Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 00:09:43 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.146        0.000                      0                 1063        0.035        0.000                      0                 1063        3.750        0.000                       0                   416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.146        0.000                      0                 1059        0.035        0.000                      0                 1059        3.750        0.000                       0                   416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.003        0.000                      0                    4        1.058        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 3.301ns (33.927%)  route 6.429ns (66.073%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.849 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.803    12.652    sm/ram_reg_i_21_1[0]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.306    12.958 f  sm/ram_reg_i_79/O
                         net (fo=1, routed)           0.162    13.120    sm/ram_reg_i_79_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.562    13.806    sm/D_registers_q_reg[5][7]
    SLICE_X49Y86         LUT4 (Prop_lut4_I3_O)        0.124    13.930 r  sm/D_registers_q[7][7]_i_1/O
                         net (fo=8, routed)           0.931    14.861    L_reg/D[7]
    SLICE_X47Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.431    14.835    L_reg/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.067    15.007    L_reg/D_registers_q_reg[6][7]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.301ns (35.672%)  route 5.953ns (64.328%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.849 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.803    12.652    sm/ram_reg_i_21_1[0]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.306    12.958 f  sm/ram_reg_i_79/O
                         net (fo=1, routed)           0.162    13.120    sm/ram_reg_i_79_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.422    13.666    display/ram_reg_9
    SLICE_X49Y85         LUT5 (Prop_lut5_I3_O)        0.124    13.790 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.595    14.385    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 2.563ns (26.383%)  route 7.152ns (73.617%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.268     6.917    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.041 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.414     7.455    sm/ram_reg_i_155_n_0
    SLICE_X46Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.579 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.801     8.380    sm/ram_reg_i_138_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.504 r  sm/ram_reg_i_124/O
                         net (fo=26, routed)          0.848     9.352    L_reg/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.476 f  L_reg/ram_reg_i_74/O
                         net (fo=1, routed)           0.573    10.050    L_reg/ram_reg_i_74_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.124    10.174 r  L_reg/ram_reg_i_26/O
                         net (fo=9, routed)           0.847    11.021    L_reg/ram_reg_i_20_1[0]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.124    11.145 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=1, routed)           0.000    11.145    alum/ram_reg_i_76_2[0]
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.677 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.677    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.899 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.403    12.302    alum/p_0_in
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.601 f  alum/ram_reg_i_59/O
                         net (fo=1, routed)           0.519    13.119    sm/D_registers_q_reg[7][12]
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.243 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.644    13.887    sm/ram_reg_i_18_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.011 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.834    14.846    L_reg/D[12]
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.839    L_reg/clk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[5][12]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)       -0.067    15.009    L_reg/D_registers_q_reg[5][12]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 1.634ns (17.098%)  route 7.923ns (82.902%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.268     6.917    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.041 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.414     7.455    sm/ram_reg_i_155_n_0
    SLICE_X46Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.579 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.801     8.380    sm/ram_reg_i_138_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.504 r  sm/ram_reg_i_124/O
                         net (fo=26, routed)          0.815     9.319    L_reg/M_sm_ra1[1]
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.443 r  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.808    10.251    L_reg/ram_reg_i_65_n_0
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.375 f  L_reg/ram_reg_i_20/O
                         net (fo=9, routed)           1.007    11.382    L_reg/ram_reg_i_20_1[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.506 r  L_reg/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.861    12.367    L_reg/D_states_q[6]_i_10_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.491 r  L_reg/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.455    12.947    sm/D_states_q_reg[0]_rep__0_3
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.071 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.670    13.741    sm/D_states_q[7]_i_7_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.865 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.823    14.688    sm/D_states_q[7]_i_1_n_0
    SLICE_X47Y80         FDSE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X47Y80         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y80         FDSE (Setup_fdse_C_CE)      -0.205    14.863    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.688    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 1.634ns (17.129%)  route 7.905ns (82.871%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.268     6.917    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.041 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.414     7.455    sm/ram_reg_i_155_n_0
    SLICE_X46Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.579 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.801     8.380    sm/ram_reg_i_138_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.504 r  sm/ram_reg_i_124/O
                         net (fo=26, routed)          0.815     9.319    L_reg/M_sm_ra1[1]
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.443 r  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.808    10.251    L_reg/ram_reg_i_65_n_0
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.375 f  L_reg/ram_reg_i_20/O
                         net (fo=9, routed)           1.007    11.382    L_reg/ram_reg_i_20_1[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.506 r  L_reg/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.861    12.367    L_reg/D_states_q[6]_i_10_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.491 r  L_reg/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.455    12.947    sm/D_states_q_reg[0]_rep__0_3
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.071 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.670    13.741    sm/D_states_q[7]_i_7_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.865 r  sm/D_states_q[7]_i_1/O
                         net (fo=19, routed)          0.806    14.670    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.433    14.837    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X45Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.869    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.299ns (35.848%)  route 5.904ns (64.152%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         0.782     6.431    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.555 r  sm/D_states_q[5]_i_16/O
                         net (fo=5, routed)           0.641     7.195    sm/D_states_q[5]_i_16_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.480     7.799    sm/ram_reg_i_136_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  sm/out_sig0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.923    sm/out_sig0_carry_i_36_n_0
    SLICE_X50Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     8.132 r  sm/out_sig0_carry_i_24/O
                         net (fo=1, routed)           0.333     8.465    sm/out_sig0_carry_i_24_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I0_O)        0.297     8.762 r  sm/out_sig0_carry_i_18/O
                         net (fo=1, routed)           0.299     9.062    sm/out_sig0_carry_i_18_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  sm/out_sig0_carry_i_9/O
                         net (fo=14, routed)          0.876    10.061    sm/M_sm_bsel[0]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.124    10.185 r  sm/out_sig0_carry_i_12/O
                         net (fo=24, routed)          0.569    10.754    sm/D_states_q_reg[6]_2
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.878 r  sm/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.878    alum/ram_reg_i_103_2[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.428 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.542    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.855 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.591    12.446    sm/ram_reg_i_21_0[4]
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.306    12.752 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.165    12.917    sm/ram_reg_i_67_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.041 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.451    13.492    sm/D_registers_q_reg[5][11]
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.616 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.718    14.334    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 3.319ns (36.085%)  route 5.879ns (63.915%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.870 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.506    12.376    alum/data0[5]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.303    12.679 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.410    13.089    sm/ram_reg_13
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.213 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.316    13.529    display/ram_reg_13
    SLICE_X46Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.653 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.676    14.329    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 3.319ns (36.135%)  route 5.866ns (63.865%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.870 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.506    12.376    alum/data0[5]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.303    12.679 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.410    13.089    sm/ram_reg_13
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.213 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.308    13.521    sm/ram_reg_i_17_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.645 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.671    14.316    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 3.223ns (35.215%)  route 5.929ns (64.785%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.775 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.301    12.077    alum/data0[6]
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.302    12.379 r  alum/ram_reg_i_82/O
                         net (fo=1, routed)           0.500    12.879    sm/D_registers_q_reg[7][6]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.003 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.326    13.329    sm/ram_reg_i_17_4
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.124    13.453 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.831    14.283    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.317ns (36.301%)  route 5.820ns (63.699%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X46Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDSE (Prop_fdse_C_Q)         0.518     5.649 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=123, routed)         1.237     6.886    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.010 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.000     7.010    sm/ram_reg_i_165_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I0_O)      0.209     7.219 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.442     7.661    sm/ram_reg_i_160_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.297     7.958 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.000     7.958    sm/ram_reg_i_149_n_0
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.167 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.616     8.783    sm/ram_reg_i_127_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297     9.080 r  sm/ram_reg_i_63/O
                         net (fo=22, routed)          0.938    10.018    L_reg/M_sm_ra1[2]
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.142 r  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.738    10.880    L_reg/ram_reg_i_36_1[0]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.004 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.004    alum/S[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.536 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.536    alum/out_sig0_carry_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.650    alum/out_sig0_carry__0_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.872 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.556    12.428    sm/ram_reg_i_21_1[1]
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.299    12.727 f  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.532    13.259    sm/ram_reg_i_76_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.383 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.185    13.568    display/ram_reg_7
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.124    13.692 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.576    14.268    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.584     1.528    sr2/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.886    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.584     1.528    sr2/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.886    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.584     1.528    sr2/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.886    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.584     1.528    sr2/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.886    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.274%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.358     2.027    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.274%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.358     2.027    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.274%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.358     2.027    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.274%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.358     2.027    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.092     1.733    display/p_0_in[0]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    display/D_pixel_idx_d[4]
    SLICE_X36Y84         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.823     2.013    display/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.092     1.606    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.588     1.532    forLoop_idx_0_110112150[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.804    forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y64         LUT3 (Prop_lut3_I1_O)        0.048     1.852 r  forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.852    forLoop_idx_0_110112150[2].cond_butt_dirs/p_0_in__5[2]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.856     2.046    forLoop_idx_0_110112150[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.131     1.676    forLoop_idx_0_110112150[2].cond_butt_dirs/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y83   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y88   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y88   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.704ns (15.414%)  route 3.863ns (84.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=122, routed)         1.378     6.968    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.092 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.722     8.814    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     9.701    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.704ns (15.414%)  route 3.863ns (84.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=122, routed)         1.378     6.968    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.092 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.722     8.814    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     9.701    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.704ns (15.414%)  route 3.863ns (84.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=122, routed)         1.378     6.968    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.092 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.722     8.814    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     9.701    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.704ns (15.414%)  route 3.863ns (84.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=122, routed)         1.378     6.968    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.092 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.722     8.814    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.763     9.701    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.609%)  route 0.814ns (81.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.558     2.201    sm/M_display_reading
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.246 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.501    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X57Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.609%)  route 0.814ns (81.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.558     2.201    sm/M_display_reading
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.246 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.501    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X57Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.609%)  route 0.814ns (81.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.558     2.201    sm/M_display_reading
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.246 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.501    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X57Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.609%)  route 0.814ns (81.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.558     2.201    sm/M_display_reading
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.246 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.501    fifo_reset_cond/AS[0]
    SLICE_X57Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X57Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.058    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.421ns  (logic 10.841ns (31.496%)  route 23.580ns (68.504%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.985    30.695    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.332    31.027 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.862    32.890    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.153    33.043 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.761    35.804    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.751    39.555 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.555    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.966ns  (logic 10.851ns (31.948%)  route 23.115ns (68.052%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.985    30.695    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.332    31.027 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.671    32.698    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.152    32.850 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.488    35.338    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.762    39.100 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.100    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.940ns  (logic 10.597ns (31.224%)  route 23.342ns (68.776%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.985    30.695    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.332    31.027 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.862    32.890    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.124    33.014 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523    35.537    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.074 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.074    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.868ns  (logic 10.821ns (31.950%)  route 23.047ns (68.050%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.820    30.530    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.332    30.862 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.872    32.734    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.146    32.880 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.384    35.264    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.738    39.002 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.002    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.841ns  (logic 10.606ns (31.341%)  route 23.235ns (68.659%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.985    30.695    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.332    31.027 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.671    32.698    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.124    32.822 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.607    35.430    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.975 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.975    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.687ns  (logic 10.605ns (31.480%)  route 23.082ns (68.520%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.820    30.530    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.332    30.862 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.476    32.339    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.124    32.463 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.815    35.277    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.821 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.821    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.598ns  (logic 10.593ns (31.530%)  route 23.004ns (68.470%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=18, routed)          2.232     7.884    L_reg/D_registers_q_reg[4][9]_0[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.152     8.036 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.966     9.002    L_reg/L_2e08b8a5_remainder0__0_carry_i_21_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.328 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.667     9.995    L_reg/L_2e08b8a5_remainder0__0_carry_i_15_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.119 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.444    10.563    L_reg/L_2e08b8a5_remainder0__0_carry_i_13_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150    10.713 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.687    11.400    L_reg/L_2e08b8a5_remainder0__0_carry_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.326    11.726 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.726    bseg_driver/decimal_renderer/i__carry_i_5__1_0[3]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.102 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.102    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.417 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.979    13.395    L_reg/L_2e08b8a5_remainder0[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.307    13.702 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.774    14.476    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.150    14.626 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.163    15.788    L_reg/i__carry_i_18__0_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.120 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.717    16.837    L_reg/i__carry_i_19_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I3_O)        0.124    16.961 f  L_reg/i__carry_i_13/O
                         net (fo=6, routed)           0.977    17.938    L_reg/i__carry_i_13_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    18.062 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.062    19.124    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.149    19.273 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.536    19.809    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.537 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.537    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.756 f  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.792    21.549    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__1[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.295    21.844 f  L_reg/i__carry__0_i_10/O
                         net (fo=14, routed)          1.001    22.844    L_reg/i__carry__0_i_10_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.968 f  L_reg/i__carry_i_23/O
                         net (fo=4, routed)           0.810    23.778    L_reg/i__carry_i_23_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.902 r  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.823    24.725    L_reg/i__carry_i_20_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.124    24.849 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.585    25.434    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.124    25.558 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    26.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X37Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.455 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.455    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.569 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.569    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.882 r  bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    27.744    bseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y71         LUT6 (Prop_lut6_I2_O)        0.306    28.050 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    28.484    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.608 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.950    29.558    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    29.710 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.820    30.530    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.332    30.862 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.872    32.734    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I2_O)        0.124    32.858 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.341    35.199    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    38.732 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.732    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.291ns  (logic 10.781ns (32.383%)  route 22.511ns (67.617%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          2.233     7.844    L_reg/M_reg_timer[5]
    SLICE_X46Y68         LUT5 (Prop_lut5_I3_O)        0.296     8.140 f  L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.691     8.831    L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.955 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.008     9.963    L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.087 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.437    10.524    L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.648 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.041    11.689    L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0_n_0
    SLICE_X47Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.813 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.363 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.585 f  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           0.926    13.511    L_reg/L_2e08b8a5_remainder0_1[4]
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.327    13.838 f  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          0.987    14.824    L_reg/i__carry__0_i_26_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.332    15.156 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.492    15.649    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.150    15.799 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.169    16.968    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.326    17.294 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           1.009    18.303    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.124    18.427 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.664    19.091    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.215 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.215    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.748 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.865 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.865    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.084 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.173    21.256    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.295    21.551 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.128    22.679    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.803 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.842    23.646    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    23.770 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.415    24.185    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    24.309 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.969    25.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I0_O)        0.124    25.402 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.402    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.952 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.952    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.066    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.180    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.402 f  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    27.236    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.299    27.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.286    27.821    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124    27.945 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           1.031    28.976    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.100 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.466    29.566    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    29.690 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.647    30.337    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.461 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.523    31.984    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.154    32.138 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.540    34.678    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    38.424 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.424    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.176ns  (logic 10.551ns (31.803%)  route 22.625ns (68.197%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          2.233     7.844    L_reg/M_reg_timer[5]
    SLICE_X46Y68         LUT5 (Prop_lut5_I3_O)        0.296     8.140 f  L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.691     8.831    L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.955 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.008     9.963    L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.087 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.437    10.524    L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.648 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.041    11.689    L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0_n_0
    SLICE_X47Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.813 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.363 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.585 f  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           0.926    13.511    L_reg/L_2e08b8a5_remainder0_1[4]
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.327    13.838 f  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          0.987    14.824    L_reg/i__carry__0_i_26_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.332    15.156 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.492    15.649    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.150    15.799 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.169    16.968    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.326    17.294 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           1.009    18.303    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.124    18.427 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.664    19.091    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.215 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.215    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.748 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.865 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.865    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.084 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.173    21.256    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.295    21.551 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.128    22.679    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.803 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.842    23.646    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    23.770 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.415    24.185    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    24.309 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.969    25.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I0_O)        0.124    25.402 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.402    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.952 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.952    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.066    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.180    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.402 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    27.236    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.299    27.535 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.286    27.821    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124    27.945 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           1.031    28.976    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.100 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.466    29.566    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    29.690 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.647    30.337    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.461 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.524    31.985    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I2_O)        0.124    32.109 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.653    34.762    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.309 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.309    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.592ns  (logic 10.530ns (32.307%)  route 22.063ns (67.693%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     5.611 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=12, routed)          2.233     7.844    L_reg/M_reg_timer[5]
    SLICE_X46Y68         LUT5 (Prop_lut5_I3_O)        0.296     8.140 f  L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.691     8.831    L_reg/L_2e08b8a5_remainder0__0_carry__1_i_9_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.955 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.008     9.963    L_reg/L_2e08b8a5_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124    10.087 f  L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.437    10.524    L_reg/L_2e08b8a5_remainder0__0_carry_i_14__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.648 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.041    11.689    L_reg/L_2e08b8a5_remainder0__0_carry_i_10__0_n_0
    SLICE_X47Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.813 r  L_reg/L_2e08b8a5_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.363 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.585 f  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0__0_carry__0/O[0]
                         net (fo=4, routed)           0.926    13.511    L_reg/L_2e08b8a5_remainder0_1[4]
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.327    13.838 f  L_reg/i__carry__0_i_26/O
                         net (fo=10, routed)          0.987    14.824    L_reg/i__carry__0_i_26_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.332    15.156 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=1, routed)           0.492    15.649    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.150    15.799 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           1.169    16.968    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.326    17.294 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           1.009    18.303    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.124    18.427 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.664    19.091    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.215 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.215    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.748 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.865 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.865    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.084 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.173    21.256    L_reg/L_2e08b8a5_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.295    21.551 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.128    22.679    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.803 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=4, routed)           0.842    23.646    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.124    23.770 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.415    24.185    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    24.309 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.969    25.278    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I0_O)        0.124    25.402 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.402    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.952 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.952    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.066    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.180    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.402 f  timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    27.236    timerseg_driver/decimal_renderer/L_2e08b8a5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.299    27.535 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.286    27.821    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124    27.945 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           1.031    28.976    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.100 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.466    29.566    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    29.690 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.647    30.337    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.461 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.133    31.594    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124    31.718 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482    34.200    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.725 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.725    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.456ns (74.180%)  route 0.507ns (25.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.392     2.270    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.499 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.499    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_536479849[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.455ns (72.828%)  route 0.543ns (27.172%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.593     1.537    forLoop_idx_0_536479849[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.141     1.806    forLoop_idx_0_536479849[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.904 r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.402     2.306    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.535 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_536479849[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.461ns (72.645%)  route 0.550ns (27.355%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.592     1.536    forLoop_idx_0_536479849[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.796    forLoop_idx_0_536479849[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.098     1.894 r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.418     2.312    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.546 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.383ns (68.184%)  route 0.645ns (31.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.582     1.526    display/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.645     2.312    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.554 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.554    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.369ns (67.226%)  route 0.667ns (32.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.582     1.526    display/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.667     2.334    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.562 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.386ns (66.935%)  route 0.684ns (33.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.582     1.526    display/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.684     2.351    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.596 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.596    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_110112150[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.617ns (38.642%)  route 2.568ns (61.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.730     3.223    forLoop_idx_0_110112150[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.347 r  forLoop_idx_0_110112150[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.838     4.186    forLoop_idx_0_110112150[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.502     4.906    forLoop_idx_0_110112150[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_110112150[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.615ns (39.105%)  route 2.515ns (60.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.685     3.176    forLoop_idx_0_110112150[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.300 r  forLoop_idx_0_110112150[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.830     4.130    forLoop_idx_0_110112150[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.502     4.906    forLoop_idx_0_110112150[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.619ns (41.183%)  route 2.312ns (58.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.832     3.326    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.450 r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.480     3.930    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.502     4.906    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.622ns (41.697%)  route 2.269ns (58.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.389    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.513 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.378     3.891    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 1.611ns (43.115%)  route 2.125ns (56.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.439     2.925    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.049 r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.687     3.736    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.618ns (43.387%)  route 2.112ns (56.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.455     2.949    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.073 r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.657     3.730    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.508     4.912    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.557ns  (logic 1.625ns (45.671%)  route 1.933ns (54.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.554     3.055    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.179 r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.378     3.557    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.502     4.906    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.313ns (30.275%)  route 0.722ns (69.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.606     0.875    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.920 r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     1.035    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.856     2.046    forLoop_idx_0_110112150[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_110112150[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.300ns (27.166%)  route 0.803ns (72.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.548     0.802    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.256     1.103    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.307ns (26.655%)  route 0.846ns (73.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.704     0.966    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.142     1.153    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.855     2.045    forLoop_idx_0_110112150[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_110112150[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.311ns (26.218%)  route 0.876ns (73.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.026    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.071 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.115     1.187    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.307ns (25.744%)  route 0.886ns (74.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.327     1.193    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     2.052    forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_536479849[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





