{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609512664760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609512664760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  1 16:51:04 2021 " "Processing started: Fri Jan  1 16:51:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609512664760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512664760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512664761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609512665017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609512665017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_1.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "RAM_1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670471 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_Processor.v(60) " "Verilog HDL information at Instruction_Processor.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609512670472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionProcessor " "Found entity 1: InstructionProcessor" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.v 1 1 " "Found 1 design units, including 1 entities, in source file SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670474 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(28) " "Verilog HDL warning at core.v(28): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609512670474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670476 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryManager.v(23) " "Verilog HDL warning at MemoryManager.v(23): extended using \"x\" or \"z\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609512670476 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryManager.v(41) " "Verilog HDL warning at MemoryManager.v(41): extended using \"x\" or \"z\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609512670476 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryManager.v(44) " "Verilog HDL warning at MemoryManager.v(44): extended using \"x\" or \"z\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609512670476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red BufferManager.v(4) " "Verilog HDL Declaration information at BufferManager.v(4): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609512670478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green BufferManager.v(5) " "Verilog HDL Declaration information at BufferManager.v(5): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609512670478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue BufferManager.v(6) " "Verilog HDL Declaration information at BufferManager.v(6): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609512670478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferManager.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_manager " "Found entity 1: buffer_manager" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file SVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "SVGA.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock/Clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock/Clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_0002 " "Found entity 1: Clock_0002" {  } { { "Clock/Clock_0002.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609512670479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin Instruction_Processor.v(43) " "Verilog HDL Implicit Net warning at Instruction_Processor.v(43): created implicit net for \"cin\"" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609512670479 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "MemoryManager.v(17) " "Verilog HDL error at MemoryManager.v(17): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 17 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "MemoryManager.v(19) " "Verilog HDL error at MemoryManager.v(19): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 19 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "cores MemoryManager.v(26) " "Verilog HDL error at MemoryManager.v(26): expression cannot reference entire array \"cores\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 26 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "cores MemoryManager.v(26) " "Verilog HDL error at MemoryManager.v(26): values cannot be assigned directly to all or part of array \"cores\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 26 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "regs MemoryManager.v(27) " "Verilog HDL error at MemoryManager.v(27): expression cannot reference entire array \"regs\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 27 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "regs MemoryManager.v(27) " "Verilog HDL error at MemoryManager.v(27): values cannot be assigned directly to all or part of array \"regs\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 27 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "core_en MemoryManager.v(30) " "Verilog HDL error at MemoryManager.v(30): values cannot be assigned directly to all or part of array \"core_en\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 30 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "reg_en MemoryManager.v(31) " "Verilog HDL error at MemoryManager.v(31): values cannot be assigned directly to all or part of array \"reg_en\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 31 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "regs MemoryManager.v(31) " "Verilog HDL error at MemoryManager.v(31): expression cannot reference entire array \"regs\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 31 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "reg_en MemoryManager.v(34) " "Verilog HDL error at MemoryManager.v(34): values cannot be assigned directly to all or part of array \"reg_en\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 34 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "core_en MemoryManager.v(35) " "Verilog HDL error at MemoryManager.v(35): values cannot be assigned directly to all or part of array \"core_en\" - assignments must be made to individual elements only" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 35 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "cores MemoryManager.v(35) " "Verilog HDL error at MemoryManager.v(35): expression cannot reference entire array \"cores\"" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 35 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609512670484 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "core_data MemoryManager.v(41) " "Verilog HDL Procedural Assignment error at MemoryManager.v(41): object \"core_data\" on left-hand side of assignment must have a variable data type" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609512670485 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "core_data MemoryManager.v(44) " "Verilog HDL Procedural Assignment error at MemoryManager.v(44): object \"core_data\" on left-hand side of assignment must have a variable data type" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609512670485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609512670541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan  1 16:51:10 2021 " "Processing ended: Fri Jan  1 16:51:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609512670541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609512670541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609512670541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512670541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609512697485 ""}
