
New3LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  0800466c  0800466c  0001466c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800488c  0800488c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800488c  0800488c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800488c  0800488c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800488c  0800488c  0001488c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004890  08004890  00014890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000068  080048fc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  080048fc  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b1b3  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002046  00000000  00000000  0002b28e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf8  00000000  00000000  0002d2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009db  00000000  00000000  0002dfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002749d  00000000  00000000  0002e9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3d4  00000000  00000000  00055e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee9d4  00000000  00000000  0006521c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d58  00000000  00000000  00153bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  00157948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004654 	.word	0x08004654

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004654 	.word	0x08004654

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000276:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <MX_DMA_Init+0x38>)
 8000278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800027a:	4a0b      	ldr	r2, [pc, #44]	; (80002a8 <MX_DMA_Init+0x38>)
 800027c:	f043 0301 	orr.w	r3, r3, #1
 8000280:	6493      	str	r3, [r2, #72]	; 0x48
 8000282:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <MX_DMA_Init+0x38>)
 8000284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000286:	f003 0301 	and.w	r3, r3, #1
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800028e:	2200      	movs	r2, #0
 8000290:	2100      	movs	r1, #0
 8000292:	2010      	movs	r0, #16
 8000294:	f000 fd2d 	bl	8000cf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000298:	2010      	movs	r0, #16
 800029a:	f000 fd46 	bl	8000d2a <HAL_NVIC_EnableIRQ>

}
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000

080002ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002b2:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <MX_GPIO_Init+0x2c>)
 80002b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b6:	4a08      	ldr	r2, [pc, #32]	; (80002d8 <MX_GPIO_Init+0x2c>)
 80002b8:	f043 0301 	orr.w	r3, r3, #1
 80002bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002be:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <MX_GPIO_Init+0x2c>)
 80002c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002c2:	f003 0301 	and.w	r3, r3, #1
 80002c6:	607b      	str	r3, [r7, #4]
 80002c8:	687b      	ldr	r3, [r7, #4]

}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	40021000 	.word	0x40021000

080002dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e2:	f000 fb92 	bl	8000a0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e6:	f000 f841 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ea:	f7ff ffdf 	bl	80002ac <MX_GPIO_Init>
  MX_DMA_Init();
 80002ee:	f7ff ffbf 	bl	8000270 <MX_DMA_Init>
  MX_TIM3_Init();
 80002f2:	f000 f9c3 	bl	800067c <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ws2812b_init();
 80002f6:	f000 faeb 	bl	80008d0 <ws2812b_init>

  while (1)
  {
    /* USER CODE END WHILE */
	  uint8_t r = gamma8[rand() % 256];
 80002fa:	f003 f9c5 	bl	8003688 <rand>
 80002fe:	4603      	mov	r3, r0
 8000300:	425a      	negs	r2, r3
 8000302:	b2db      	uxtb	r3, r3
 8000304:	b2d2      	uxtb	r2, r2
 8000306:	bf58      	it	pl
 8000308:	4253      	negpl	r3, r2
 800030a:	4a17      	ldr	r2, [pc, #92]	; (8000368 <main+0x8c>)
 800030c:	5cd3      	ldrb	r3, [r2, r3]
 800030e:	70fb      	strb	r3, [r7, #3]
	  uint8_t g = gamma8[rand() % 256];
 8000310:	f003 f9ba 	bl	8003688 <rand>
 8000314:	4603      	mov	r3, r0
 8000316:	425a      	negs	r2, r3
 8000318:	b2db      	uxtb	r3, r3
 800031a:	b2d2      	uxtb	r2, r2
 800031c:	bf58      	it	pl
 800031e:	4253      	negpl	r3, r2
 8000320:	4a11      	ldr	r2, [pc, #68]	; (8000368 <main+0x8c>)
 8000322:	5cd3      	ldrb	r3, [r2, r3]
 8000324:	70bb      	strb	r3, [r7, #2]
	  uint8_t b = gamma8[rand() % 256];
 8000326:	f003 f9af 	bl	8003688 <rand>
 800032a:	4603      	mov	r3, r0
 800032c:	425a      	negs	r2, r3
 800032e:	b2db      	uxtb	r3, r3
 8000330:	b2d2      	uxtb	r2, r2
 8000332:	bf58      	it	pl
 8000334:	4253      	negpl	r3, r2
 8000336:	4a0c      	ldr	r2, [pc, #48]	; (8000368 <main+0x8c>)
 8000338:	5cd3      	ldrb	r3, [r2, r3]
 800033a:	707b      	strb	r3, [r7, #1]

	  for (int led = 0; led < 6; led++) {
 800033c:	2300      	movs	r3, #0
 800033e:	607b      	str	r3, [r7, #4]
 8000340:	e00d      	b.n	800035e <main+0x82>
	    ws2812b_set_color(led, r, g, b);
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	787b      	ldrb	r3, [r7, #1]
 8000346:	78ba      	ldrb	r2, [r7, #2]
 8000348:	78f9      	ldrb	r1, [r7, #3]
 800034a:	f000 faff 	bl	800094c <ws2812b_set_color>
	    ws2812b_update();
 800034e:	f000 faef 	bl	8000930 <ws2812b_update>
	    HAL_Delay(100);
 8000352:	2064      	movs	r0, #100	; 0x64
 8000354:	f000 fbce 	bl	8000af4 <HAL_Delay>
	  for (int led = 0; led < 6; led++) {
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3301      	adds	r3, #1
 800035c:	607b      	str	r3, [r7, #4]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	2b05      	cmp	r3, #5
 8000362:	ddee      	ble.n	8000342 <main+0x66>
  {
 8000364:	e7c9      	b.n	80002fa <main+0x1e>
 8000366:	bf00      	nop
 8000368:	0800466c 	.word	0x0800466c

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b096      	sub	sp, #88	; 0x58
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	f107 0314 	add.w	r3, r7, #20
 8000376:	2244      	movs	r2, #68	; 0x44
 8000378:	2100      	movs	r1, #0
 800037a:	4618      	mov	r0, r3
 800037c:	f003 fac7 	bl	800390e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000380:	463b      	mov	r3, r7
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]
 800038c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800038e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000392:	f001 f895 	bl	80014c0 <HAL_PWREx_ControlVoltageScaling>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800039c:	f000 f838 	bl	8000410 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003a0:	2310      	movs	r3, #16
 80003a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003a4:	2301      	movs	r3, #1
 80003a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80003a8:	2300      	movs	r3, #0
 80003aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80003ac:	2360      	movs	r3, #96	; 0x60
 80003ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b0:	2302      	movs	r3, #2
 80003b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80003b4:	2301      	movs	r3, #1
 80003b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003b8:	2301      	movs	r3, #1
 80003ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80003bc:	2328      	movs	r3, #40	; 0x28
 80003be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80003c0:	2307      	movs	r3, #7
 80003c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003c4:	2302      	movs	r3, #2
 80003c6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003c8:	2302      	movs	r3, #2
 80003ca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003cc:	f107 0314 	add.w	r3, r7, #20
 80003d0:	4618      	mov	r0, r3
 80003d2:	f001 f8cb 	bl	800156c <HAL_RCC_OscConfig>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80003dc:	f000 f818 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e0:	230f      	movs	r3, #15
 80003e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003e4:	2303      	movs	r3, #3
 80003e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80003f4:	463b      	mov	r3, r7
 80003f6:	2104      	movs	r1, #4
 80003f8:	4618      	mov	r0, r3
 80003fa:	f001 fc93 	bl	8001d24 <HAL_RCC_ClockConfig>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000404:	f000 f804 	bl	8000410 <Error_Handler>
  }
}
 8000408:	bf00      	nop
 800040a:	3758      	adds	r7, #88	; 0x58
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000418:	e7fe      	b.n	8000418 <Error_Handler+0x8>
	...

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000422:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <HAL_MspInit+0x44>)
 8000424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000426:	4a0e      	ldr	r2, [pc, #56]	; (8000460 <HAL_MspInit+0x44>)
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6613      	str	r3, [r2, #96]	; 0x60
 800042e:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <HAL_MspInit+0x44>)
 8000430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000432:	f003 0301 	and.w	r3, r3, #1
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_MspInit+0x44>)
 800043c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800043e:	4a08      	ldr	r2, [pc, #32]	; (8000460 <HAL_MspInit+0x44>)
 8000440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000444:	6593      	str	r3, [r2, #88]	; 0x58
 8000446:	4b06      	ldr	r3, [pc, #24]	; (8000460 <HAL_MspInit+0x44>)
 8000448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800044a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800044e:	603b      	str	r3, [r7, #0]
 8000450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000452:	bf00      	nop
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	40021000 	.word	0x40021000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000468:	e7fe      	b.n	8000468 <NMI_Handler+0x4>

0800046a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800046e:	e7fe      	b.n	800046e <HardFault_Handler+0x4>

08000470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000474:	e7fe      	b.n	8000474 <MemManage_Handler+0x4>

08000476 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000476:	b480      	push	{r7}
 8000478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800047a:	e7fe      	b.n	800047a <BusFault_Handler+0x4>

0800047c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000480:	e7fe      	b.n	8000480 <UsageFault_Handler+0x4>

08000482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000482:	b480      	push	{r7}
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000486:	bf00      	nop
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr

0800049e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800049e:	b480      	push	{r7}
 80004a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a2:	bf00      	nop
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr

080004ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b0:	f000 fb00 	bl	8000ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <DMA1_Channel6_IRQHandler+0x10>)
 80004be:	f000 fd67 	bl	8000f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80004c2:	bf00      	nop
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	200000d4 	.word	0x200000d4

080004cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  return 1;
 80004d0:	2301      	movs	r3, #1
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <_kill>:

int _kill(int pid, int sig)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80004e6:	f003 fa61 	bl	80039ac <__errno>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2216      	movs	r2, #22
 80004ee:	601a      	str	r2, [r3, #0]
  return -1;
 80004f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <_exit>:

void _exit (int status)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000504:	f04f 31ff 	mov.w	r1, #4294967295
 8000508:	6878      	ldr	r0, [r7, #4]
 800050a:	f7ff ffe7 	bl	80004dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800050e:	e7fe      	b.n	800050e <_exit+0x12>

08000510 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800051c:	2300      	movs	r3, #0
 800051e:	617b      	str	r3, [r7, #20]
 8000520:	e00a      	b.n	8000538 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000522:	f3af 8000 	nop.w
 8000526:	4601      	mov	r1, r0
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	1c5a      	adds	r2, r3, #1
 800052c:	60ba      	str	r2, [r7, #8]
 800052e:	b2ca      	uxtb	r2, r1
 8000530:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	3301      	adds	r3, #1
 8000536:	617b      	str	r3, [r7, #20]
 8000538:	697a      	ldr	r2, [r7, #20]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	429a      	cmp	r2, r3
 800053e:	dbf0      	blt.n	8000522 <_read+0x12>
  }

  return len;
 8000540:	687b      	ldr	r3, [r7, #4]
}
 8000542:	4618      	mov	r0, r3
 8000544:	3718      	adds	r7, #24
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}

0800054a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800054a:	b580      	push	{r7, lr}
 800054c:	b086      	sub	sp, #24
 800054e:	af00      	add	r7, sp, #0
 8000550:	60f8      	str	r0, [r7, #12]
 8000552:	60b9      	str	r1, [r7, #8]
 8000554:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]
 800055a:	e009      	b.n	8000570 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	1c5a      	adds	r2, r3, #1
 8000560:	60ba      	str	r2, [r7, #8]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800056a:	697b      	ldr	r3, [r7, #20]
 800056c:	3301      	adds	r3, #1
 800056e:	617b      	str	r3, [r7, #20]
 8000570:	697a      	ldr	r2, [r7, #20]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	429a      	cmp	r2, r3
 8000576:	dbf1      	blt.n	800055c <_write+0x12>
  }
  return len;
 8000578:	687b      	ldr	r3, [r7, #4]
}
 800057a:	4618      	mov	r0, r3
 800057c:	3718      	adds	r7, #24
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <_close>:

int _close(int file)
{
 8000582:	b480      	push	{r7}
 8000584:	b083      	sub	sp, #12
 8000586:	af00      	add	r7, sp, #0
 8000588:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800058a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800058e:	4618      	mov	r0, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800059a:	b480      	push	{r7}
 800059c:	b083      	sub	sp, #12
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
 80005a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005aa:	605a      	str	r2, [r3, #4]
  return 0;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <_isatty>:

int _isatty(int file)
{
 80005ba:	b480      	push	{r7}
 80005bc:	b083      	sub	sp, #12
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005c2:	2301      	movs	r3, #1
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
	...

080005ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005f4:	4a14      	ldr	r2, [pc, #80]	; (8000648 <_sbrk+0x5c>)
 80005f6:	4b15      	ldr	r3, [pc, #84]	; (800064c <_sbrk+0x60>)
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000600:	4b13      	ldr	r3, [pc, #76]	; (8000650 <_sbrk+0x64>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d102      	bne.n	800060e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000608:	4b11      	ldr	r3, [pc, #68]	; (8000650 <_sbrk+0x64>)
 800060a:	4a12      	ldr	r2, [pc, #72]	; (8000654 <_sbrk+0x68>)
 800060c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <_sbrk+0x64>)
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4413      	add	r3, r2
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	429a      	cmp	r2, r3
 800061a:	d207      	bcs.n	800062c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800061c:	f003 f9c6 	bl	80039ac <__errno>
 8000620:	4603      	mov	r3, r0
 8000622:	220c      	movs	r2, #12
 8000624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000626:	f04f 33ff 	mov.w	r3, #4294967295
 800062a:	e009      	b.n	8000640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800062c:	4b08      	ldr	r3, [pc, #32]	; (8000650 <_sbrk+0x64>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000632:	4b07      	ldr	r3, [pc, #28]	; (8000650 <_sbrk+0x64>)
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4413      	add	r3, r2
 800063a:	4a05      	ldr	r2, [pc, #20]	; (8000650 <_sbrk+0x64>)
 800063c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800063e:	68fb      	ldr	r3, [r7, #12]
}
 8000640:	4618      	mov	r0, r3
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20018000 	.word	0x20018000
 800064c:	00000400 	.word	0x00000400
 8000650:	20000084 	.word	0x20000084
 8000654:	20000340 	.word	0x20000340

08000658 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800065c:	4b06      	ldr	r3, [pc, #24]	; (8000678 <SystemInit+0x20>)
 800065e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000662:	4a05      	ldr	r2, [pc, #20]	; (8000678 <SystemInit+0x20>)
 8000664:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000668:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08e      	sub	sp, #56	; 0x38
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000682:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800069c:	463b      	mov	r3, r7
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80006ae:	4b2c      	ldr	r3, [pc, #176]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006b0:	4a2c      	ldr	r2, [pc, #176]	; (8000764 <MX_TIM3_Init+0xe8>)
 80006b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80006b4:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ba:	4b29      	ldr	r3, [pc, #164]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80006c0:	4b27      	ldr	r3, [pc, #156]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006c2:	2263      	movs	r2, #99	; 0x63
 80006c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c6:	4b26      	ldr	r3, [pc, #152]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006cc:	4b24      	ldr	r3, [pc, #144]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80006d2:	4823      	ldr	r0, [pc, #140]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006d4:	f001 fd12 	bl	80020fc <HAL_TIM_Base_Init>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80006de:	f7ff fe97 	bl	8000410 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006ec:	4619      	mov	r1, r3
 80006ee:	481c      	ldr	r0, [pc, #112]	; (8000760 <MX_TIM3_Init+0xe4>)
 80006f0:	f002 f95a 	bl	80029a8 <HAL_TIM_ConfigClockSource>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80006fa:	f7ff fe89 	bl	8000410 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006fe:	4818      	ldr	r0, [pc, #96]	; (8000760 <MX_TIM3_Init+0xe4>)
 8000700:	f001 fdbc 	bl	800227c <HAL_TIM_PWM_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800070a:	f7ff fe81 	bl	8000410 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000712:	2300      	movs	r3, #0
 8000714:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	4619      	mov	r1, r3
 800071c:	4810      	ldr	r0, [pc, #64]	; (8000760 <MX_TIM3_Init+0xe4>)
 800071e:	f002 ff2b 	bl	8003578 <HAL_TIMEx_MasterConfigSynchronization>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000728:	f7ff fe72 	bl	8000410 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800072c:	2360      	movs	r3, #96	; 0x60
 800072e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000734:	2300      	movs	r3, #0
 8000736:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800073c:	463b      	mov	r3, r7
 800073e:	2200      	movs	r2, #0
 8000740:	4619      	mov	r1, r3
 8000742:	4807      	ldr	r0, [pc, #28]	; (8000760 <MX_TIM3_Init+0xe4>)
 8000744:	f002 f81c 	bl	8002780 <HAL_TIM_PWM_ConfigChannel>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800074e:	f7ff fe5f 	bl	8000410 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000752:	4803      	ldr	r0, [pc, #12]	; (8000760 <MX_TIM3_Init+0xe4>)
 8000754:	f000 f85a 	bl	800080c <HAL_TIM_MspPostInit>

}
 8000758:	bf00      	nop
 800075a:	3738      	adds	r7, #56	; 0x38
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000088 	.word	0x20000088
 8000764:	40000400 	.word	0x40000400

08000768 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a21      	ldr	r2, [pc, #132]	; (80007fc <HAL_TIM_Base_MspInit+0x94>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d13b      	bne.n	80007f2 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800077a:	4b21      	ldr	r3, [pc, #132]	; (8000800 <HAL_TIM_Base_MspInit+0x98>)
 800077c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800077e:	4a20      	ldr	r2, [pc, #128]	; (8000800 <HAL_TIM_Base_MspInit+0x98>)
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	6593      	str	r3, [r2, #88]	; 0x58
 8000786:	4b1e      	ldr	r3, [pc, #120]	; (8000800 <HAL_TIM_Base_MspInit+0x98>)
 8000788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800078a:	f003 0302 	and.w	r3, r3, #2
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8000792:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 8000794:	4a1c      	ldr	r2, [pc, #112]	; (8000808 <HAL_TIM_Base_MspInit+0xa0>)
 8000796:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Request = DMA_REQUEST_5;
 8000798:	4b1a      	ldr	r3, [pc, #104]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 800079a:	2205      	movs	r2, #5
 800079c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800079e:	4b19      	ldr	r3, [pc, #100]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007a0:	2210      	movs	r2, #16
 80007a2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a4:	4b17      	ldr	r3, [pc, #92]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80007aa:	4b16      	ldr	r3, [pc, #88]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007b6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007b8:	4b12      	ldr	r3, [pc, #72]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80007ca:	480e      	ldr	r0, [pc, #56]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007cc:	f000 fac8 	bl	8000d60 <HAL_DMA_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_TIM_Base_MspInit+0x72>
    {
      Error_Handler();
 80007d6:	f7ff fe1b 	bl	8000410 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a09      	ldr	r2, [pc, #36]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007de:	625a      	str	r2, [r3, #36]	; 0x24
 80007e0:	4a08      	ldr	r2, [pc, #32]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a06      	ldr	r2, [pc, #24]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007ea:	639a      	str	r2, [r3, #56]	; 0x38
 80007ec:	4a05      	ldr	r2, [pc, #20]	; (8000804 <HAL_TIM_Base_MspInit+0x9c>)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80007f2:	bf00      	nop
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40000400 	.word	0x40000400
 8000800:	40021000 	.word	0x40021000
 8000804:	200000d4 	.word	0x200000d4
 8000808:	4002006c 	.word	0x4002006c

0800080c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a11      	ldr	r2, [pc, #68]	; (8000870 <HAL_TIM_MspPostInit+0x64>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d11c      	bne.n	8000868 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b11      	ldr	r3, [pc, #68]	; (8000874 <HAL_TIM_MspPostInit+0x68>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	4a10      	ldr	r2, [pc, #64]	; (8000874 <HAL_TIM_MspPostInit+0x68>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <HAL_TIM_MspPostInit+0x68>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000846:	2340      	movs	r3, #64	; 0x40
 8000848:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	2302      	movs	r3, #2
 800084c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000856:	2302      	movs	r3, #2
 8000858:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085a:	f107 030c 	add.w	r3, r7, #12
 800085e:	4619      	mov	r1, r3
 8000860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000864:	f000 fc74 	bl	8001150 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000868:	bf00      	nop
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40000400 	.word	0x40000400
 8000874:	40021000 	.word	0x40021000

08000878 <set_byte>:


static uint8_t led_buffer[RESET_LEN + 24 * LED_N + 1];

static void set_byte(uint32_t pos, uint8_t value)
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	460b      	mov	r3, r1
 8000882:	70fb      	strb	r3, [r7, #3]
  int i;
  for (i = 0; i < 8; i++) {
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	e016      	b.n	80008b8 <set_byte+0x40>
    if (value & 0x80) {
 800088a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800088e:	2b00      	cmp	r3, #0
 8000890:	da06      	bge.n	80008a0 <set_byte+0x28>
      led_buffer[pos + i] = BIT_1_TIME;
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	4413      	add	r3, r2
 8000898:	4a0c      	ldr	r2, [pc, #48]	; (80008cc <set_byte+0x54>)
 800089a:	2140      	movs	r1, #64	; 0x40
 800089c:	54d1      	strb	r1, [r2, r3]
 800089e:	e005      	b.n	80008ac <set_byte+0x34>
    } else {
      led_buffer[pos + i] = BIT_0_TIME;
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4413      	add	r3, r2
 80008a6:	4a09      	ldr	r2, [pc, #36]	; (80008cc <set_byte+0x54>)
 80008a8:	2120      	movs	r1, #32
 80008aa:	54d1      	strb	r1, [r2, r3]
    }

    value <<= 1;
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	70fb      	strb	r3, [r7, #3]
  for (i = 0; i < 8; i++) {
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	3301      	adds	r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2b07      	cmp	r3, #7
 80008bc:	dde5      	ble.n	800088a <set_byte+0x12>
  }
}
 80008be:	bf00      	nop
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	2000011c 	.word	0x2000011c

080008d0 <ws2812b_init>:

void ws2812b_init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < RESET_LEN; i++)
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	e007      	b.n	80008ec <ws2812b_init+0x1c>
    led_buffer[i] = 0;
 80008dc:	4a12      	ldr	r2, [pc, #72]	; (8000928 <ws2812b_init+0x58>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4413      	add	r3, r2
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < RESET_LEN; i++)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	3301      	adds	r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2b27      	cmp	r3, #39	; 0x27
 80008f0:	ddf4      	ble.n	80008dc <ws2812b_init+0xc>

  for (i = 0; i < 24 * LED_N; i++)
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	e007      	b.n	8000908 <ws2812b_init+0x38>
    led_buffer[RESET_LEN + i] = BIT_0_TIME;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3328      	adds	r3, #40	; 0x28
 80008fc:	4a0a      	ldr	r2, [pc, #40]	; (8000928 <ws2812b_init+0x58>)
 80008fe:	2120      	movs	r1, #32
 8000900:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 24 * LED_N; i++)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3301      	adds	r3, #1
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2ba7      	cmp	r3, #167	; 0xa7
 800090c:	ddf4      	ble.n	80008f8 <ws2812b_init+0x28>

  led_buffer[RESET_LEN + 24 * LED_N] = 100;
 800090e:	4b06      	ldr	r3, [pc, #24]	; (8000928 <ws2812b_init+0x58>)
 8000910:	2264      	movs	r2, #100	; 0x64
 8000912:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0

  HAL_TIM_Base_Start(&htim3);
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <ws2812b_init+0x5c>)
 8000918:	f001 fc48 	bl	80021ac <HAL_TIM_Base_Start>
  ws2812b_update();
 800091c:	f000 f808 	bl	8000930 <ws2812b_update>
}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000011c 	.word	0x2000011c
 800092c:	20000088 	.word	0x20000088

08000930 <ws2812b_update>:


void ws2812b_update(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)led_buffer, sizeof(led_buffer));
 8000934:	23d1      	movs	r3, #209	; 0xd1
 8000936:	4a03      	ldr	r2, [pc, #12]	; (8000944 <ws2812b_update+0x14>)
 8000938:	2100      	movs	r1, #0
 800093a:	4803      	ldr	r0, [pc, #12]	; (8000948 <ws2812b_update+0x18>)
 800093c:	f001 fd00 	bl	8002340 <HAL_TIM_PWM_Start_DMA>
}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	2000011c 	.word	0x2000011c
 8000948:	20000088 	.word	0x20000088

0800094c <ws2812b_set_color>:
	while (HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_BUSY)
		{}
}

void ws2812b_set_color(uint32_t led, uint8_t red, uint8_t green, uint8_t blue)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	4608      	mov	r0, r1
 8000956:	4611      	mov	r1, r2
 8000958:	461a      	mov	r2, r3
 800095a:	4603      	mov	r3, r0
 800095c:	70fb      	strb	r3, [r7, #3]
 800095e:	460b      	mov	r3, r1
 8000960:	70bb      	strb	r3, [r7, #2]
 8000962:	4613      	mov	r3, r2
 8000964:	707b      	strb	r3, [r7, #1]
	if (led < LED_N)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2b06      	cmp	r3, #6
 800096a:	d820      	bhi.n	80009ae <ws2812b_set_color+0x62>
	{
		set_byte(RESET_LEN + 24 * led, green);
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	4613      	mov	r3, r2
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	4413      	add	r3, r2
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	3328      	adds	r3, #40	; 0x28
 8000978:	78ba      	ldrb	r2, [r7, #2]
 800097a:	4611      	mov	r1, r2
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff7b 	bl	8000878 <set_byte>
		set_byte(RESET_LEN + 24 * led + 8, red);
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	4613      	mov	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	4413      	add	r3, r2
 800098a:	00db      	lsls	r3, r3, #3
 800098c:	3330      	adds	r3, #48	; 0x30
 800098e:	78fa      	ldrb	r2, [r7, #3]
 8000990:	4611      	mov	r1, r2
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff70 	bl	8000878 <set_byte>
		set_byte(RESET_LEN + 24 * led + 16, blue);
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4613      	mov	r3, r2
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	4413      	add	r3, r2
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	3338      	adds	r3, #56	; 0x38
 80009a4:	787a      	ldrb	r2, [r7, #1]
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ff65 	bl	8000878 <set_byte>
	}
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009bc:	f7ff fe4c 	bl	8000658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009c0:	480c      	ldr	r0, [pc, #48]	; (80009f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80009c2:	490d      	ldr	r1, [pc, #52]	; (80009f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009c4:	4a0d      	ldr	r2, [pc, #52]	; (80009fc <LoopForever+0xe>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c8:	e002      	b.n	80009d0 <LoopCopyDataInit>

080009ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ce:	3304      	adds	r3, #4

080009d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d4:	d3f9      	bcc.n	80009ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009d8:	4c0a      	ldr	r4, [pc, #40]	; (8000a04 <LoopForever+0x16>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009dc:	e001      	b.n	80009e2 <LoopFillZerobss>

080009de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e0:	3204      	adds	r2, #4

080009e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e4:	d3fb      	bcc.n	80009de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009e6:	f002 ffe7 	bl	80039b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009ea:	f7ff fc77 	bl	80002dc <main>

080009ee <LoopForever>:

LoopForever:
    b LoopForever
 80009ee:	e7fe      	b.n	80009ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009fc:	08004894 	.word	0x08004894
  ldr r2, =_sbss
 8000a00:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a04:	20000340 	.word	0x20000340

08000a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC1_2_IRQHandler>

08000a0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a10:	2300      	movs	r3, #0
 8000a12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a14:	2003      	movs	r0, #3
 8000a16:	f000 f961 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a1a:	200f      	movs	r0, #15
 8000a1c:	f000 f80e 	bl	8000a3c <HAL_InitTick>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d002      	beq.n	8000a2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	71fb      	strb	r3, [r7, #7]
 8000a2a:	e001      	b.n	8000a30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a2c:	f7ff fcf6 	bl	800041c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a30:	79fb      	ldrb	r3, [r7, #7]
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a44:	2300      	movs	r3, #0
 8000a46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a48:	4b17      	ldr	r3, [pc, #92]	; (8000aa8 <HAL_InitTick+0x6c>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d023      	beq.n	8000a98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a50:	4b16      	ldr	r3, [pc, #88]	; (8000aac <HAL_InitTick+0x70>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <HAL_InitTick+0x6c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f96d 	bl	8000d46 <HAL_SYSTICK_Config>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d10f      	bne.n	8000a92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b0f      	cmp	r3, #15
 8000a76:	d809      	bhi.n	8000a8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	6879      	ldr	r1, [r7, #4]
 8000a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a80:	f000 f937 	bl	8000cf2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a84:	4a0a      	ldr	r2, [pc, #40]	; (8000ab0 <HAL_InitTick+0x74>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6013      	str	r3, [r2, #0]
 8000a8a:	e007      	b.n	8000a9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	73fb      	strb	r3, [r7, #15]
 8000a90:	e004      	b.n	8000a9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	73fb      	strb	r3, [r7, #15]
 8000a96:	e001      	b.n	8000a9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3710      	adds	r7, #16
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	20000004 	.word	0x20000004

08000ab4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <HAL_IncTick+0x20>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <HAL_IncTick+0x24>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	4a04      	ldr	r2, [pc, #16]	; (8000ad8 <HAL_IncTick+0x24>)
 8000ac6:	6013      	str	r3, [r2, #0]
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	200001f0 	.word	0x200001f0

08000adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae0:	4b03      	ldr	r3, [pc, #12]	; (8000af0 <HAL_GetTick+0x14>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	200001f0 	.word	0x200001f0

08000af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000afc:	f7ff ffee 	bl	8000adc <HAL_GetTick>
 8000b00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b0c:	d005      	beq.n	8000b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <HAL_Delay+0x44>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	461a      	mov	r2, r3
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4413      	add	r3, r2
 8000b18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b1a:	bf00      	nop
 8000b1c:	f7ff ffde 	bl	8000adc <HAL_GetTick>
 8000b20:	4602      	mov	r2, r0
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	68fa      	ldr	r2, [r7, #12]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d8f7      	bhi.n	8000b1c <HAL_Delay+0x28>
  {
  }
}
 8000b2c:	bf00      	nop
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000008 	.word	0x20000008

08000b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6e:	4a04      	ldr	r2, [pc, #16]	; (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	60d3      	str	r3, [r2, #12]
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b88:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <__NVIC_GetPriorityGrouping+0x18>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	0a1b      	lsrs	r3, r3, #8
 8000b8e:	f003 0307 	and.w	r3, r3, #7
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db0b      	blt.n	8000bca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	f003 021f 	and.w	r2, r3, #31
 8000bb8:	4907      	ldr	r1, [pc, #28]	; (8000bd8 <__NVIC_EnableIRQ+0x38>)
 8000bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbe:	095b      	lsrs	r3, r3, #5
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000e100 	.word	0xe000e100

08000bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	f1c3 0307 	rsb	r3, r3, #7
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	bf28      	it	cs
 8000c4e:	2304      	movcs	r3, #4
 8000c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3304      	adds	r3, #4
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d902      	bls.n	8000c60 <NVIC_EncodePriority+0x30>
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3b03      	subs	r3, #3
 8000c5e:	e000      	b.n	8000c62 <NVIC_EncodePriority+0x32>
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 32ff 	mov.w	r2, #4294967295
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	401a      	ands	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	43d9      	mvns	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	4313      	orrs	r3, r2
         );
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3724      	adds	r7, #36	; 0x24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ca8:	d301      	bcc.n	8000cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000caa:	2301      	movs	r3, #1
 8000cac:	e00f      	b.n	8000cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <SysTick_Config+0x40>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f7ff ff8e 	bl	8000bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc0:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc6:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc8:	2207      	movs	r2, #7
 8000cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	e000e010 	.word	0xe000e010

08000cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff ff29 	bl	8000b3c <__NVIC_SetPriorityGrouping>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff3e 	bl	8000b84 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff8e 	bl	8000c30 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5d 	bl	8000bdc <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ff31 	bl	8000ba0 <__NVIC_EnableIRQ>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ffa2 	bl	8000c98 <SysTick_Config>
 8000d54:	4603      	mov	r3, r0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e098      	b.n	8000ea4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	461a      	mov	r2, r3
 8000d78:	4b4d      	ldr	r3, [pc, #308]	; (8000eb0 <HAL_DMA_Init+0x150>)
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d80f      	bhi.n	8000d9e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b4b      	ldr	r3, [pc, #300]	; (8000eb4 <HAL_DMA_Init+0x154>)
 8000d86:	4413      	add	r3, r2
 8000d88:	4a4b      	ldr	r2, [pc, #300]	; (8000eb8 <HAL_DMA_Init+0x158>)
 8000d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8e:	091b      	lsrs	r3, r3, #4
 8000d90:	009a      	lsls	r2, r3, #2
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a48      	ldr	r2, [pc, #288]	; (8000ebc <HAL_DMA_Init+0x15c>)
 8000d9a:	641a      	str	r2, [r3, #64]	; 0x40
 8000d9c:	e00e      	b.n	8000dbc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	4b46      	ldr	r3, [pc, #280]	; (8000ec0 <HAL_DMA_Init+0x160>)
 8000da6:	4413      	add	r3, r2
 8000da8:	4a43      	ldr	r2, [pc, #268]	; (8000eb8 <HAL_DMA_Init+0x158>)
 8000daa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dae:	091b      	lsrs	r3, r3, #4
 8000db0:	009a      	lsls	r2, r3, #2
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a42      	ldr	r2, [pc, #264]	; (8000ec4 <HAL_DMA_Init+0x164>)
 8000dba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dd6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000de0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	691b      	ldr	r3, [r3, #16]
 8000de6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000df8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e00:	68fa      	ldr	r2, [r7, #12]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e16:	d039      	beq.n	8000e8c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1c:	4a27      	ldr	r2, [pc, #156]	; (8000ebc <HAL_DMA_Init+0x15c>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d11a      	bne.n	8000e58 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e22:	4b29      	ldr	r3, [pc, #164]	; (8000ec8 <HAL_DMA_Init+0x168>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2a:	f003 031c 	and.w	r3, r3, #28
 8000e2e:	210f      	movs	r1, #15
 8000e30:	fa01 f303 	lsl.w	r3, r1, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	4924      	ldr	r1, [pc, #144]	; (8000ec8 <HAL_DMA_Init+0x168>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e3c:	4b22      	ldr	r3, [pc, #136]	; (8000ec8 <HAL_DMA_Init+0x168>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6859      	ldr	r1, [r3, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e48:	f003 031c 	and.w	r3, r3, #28
 8000e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e50:	491d      	ldr	r1, [pc, #116]	; (8000ec8 <HAL_DMA_Init+0x168>)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	600b      	str	r3, [r1, #0]
 8000e56:	e019      	b.n	8000e8c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e58:	4b1c      	ldr	r3, [pc, #112]	; (8000ecc <HAL_DMA_Init+0x16c>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e60:	f003 031c 	and.w	r3, r3, #28
 8000e64:	210f      	movs	r1, #15
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	4917      	ldr	r1, [pc, #92]	; (8000ecc <HAL_DMA_Init+0x16c>)
 8000e6e:	4013      	ands	r3, r2
 8000e70:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <HAL_DMA_Init+0x16c>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6859      	ldr	r1, [r3, #4]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	f003 031c 	and.w	r3, r3, #28
 8000e82:	fa01 f303 	lsl.w	r3, r1, r3
 8000e86:	4911      	ldr	r1, [pc, #68]	; (8000ecc <HAL_DMA_Init+0x16c>)
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2201      	movs	r2, #1
 8000e96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	40020407 	.word	0x40020407
 8000eb4:	bffdfff8 	.word	0xbffdfff8
 8000eb8:	cccccccd 	.word	0xcccccccd
 8000ebc:	40020000 	.word	0x40020000
 8000ec0:	bffdfbf8 	.word	0xbffdfbf8
 8000ec4:	40020400 	.word	0x40020400
 8000ec8:	400200a8 	.word	0x400200a8
 8000ecc:	400204a8 	.word	0x400204a8

08000ed0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d101      	bne.n	8000ef0 <HAL_DMA_Start_IT+0x20>
 8000eec:	2302      	movs	r3, #2
 8000eee:	e04b      	b.n	8000f88 <HAL_DMA_Start_IT+0xb8>
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d13a      	bne.n	8000f7a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	2202      	movs	r2, #2
 8000f08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f022 0201 	bic.w	r2, r2, #1
 8000f20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	68b9      	ldr	r1, [r7, #8]
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f000 f8e0 	bl	80010ee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d008      	beq.n	8000f48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f042 020e 	orr.w	r2, r2, #14
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	e00f      	b.n	8000f68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0204 	bic.w	r2, r2, #4
 8000f56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f042 020a 	orr.w	r2, r2, #10
 8000f66:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	e005      	b.n	8000f86 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f82:	2302      	movs	r3, #2
 8000f84:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fac:	f003 031c 	and.w	r3, r3, #28
 8000fb0:	2204      	movs	r2, #4
 8000fb2:	409a      	lsls	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d026      	beq.n	800100a <HAL_DMA_IRQHandler+0x7a>
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d021      	beq.n	800100a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0320 	and.w	r3, r3, #32
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d107      	bne.n	8000fe4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f022 0204 	bic.w	r2, r2, #4
 8000fe2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe8:	f003 021c 	and.w	r2, r3, #28
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d071      	beq.n	80010e4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001008:	e06c      	b.n	80010e4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100e:	f003 031c 	and.w	r3, r3, #28
 8001012:	2202      	movs	r2, #2
 8001014:	409a      	lsls	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4013      	ands	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d02e      	beq.n	800107c <HAL_DMA_IRQHandler+0xec>
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d029      	beq.n	800107c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0320 	and.w	r3, r3, #32
 8001032:	2b00      	cmp	r3, #0
 8001034:	d10b      	bne.n	800104e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f022 020a 	bic.w	r2, r2, #10
 8001044:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2201      	movs	r2, #1
 800104a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001052:	f003 021c 	and.w	r2, r3, #28
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	2102      	movs	r1, #2
 800105c:	fa01 f202 	lsl.w	r2, r1, r2
 8001060:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	2b00      	cmp	r3, #0
 8001070:	d038      	beq.n	80010e4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800107a:	e033      	b.n	80010e4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001080:	f003 031c 	and.w	r3, r3, #28
 8001084:	2208      	movs	r2, #8
 8001086:	409a      	lsls	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4013      	ands	r3, r2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d02a      	beq.n	80010e6 <HAL_DMA_IRQHandler+0x156>
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d025      	beq.n	80010e6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 020e 	bic.w	r2, r2, #14
 80010a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ae:	f003 021c 	and.w	r2, r3, #28
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	2101      	movs	r1, #1
 80010b8:	fa01 f202 	lsl.w	r2, r1, r2
 80010bc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2201      	movs	r2, #1
 80010c2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d004      	beq.n	80010e6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
}
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	f003 021c 	and.w	r2, r3, #28
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	2101      	movs	r1, #1
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	2b10      	cmp	r3, #16
 800111e:	d108      	bne.n	8001132 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	68ba      	ldr	r2, [r7, #8]
 800112e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001130:	e007      	b.n	8001142 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	60da      	str	r2, [r3, #12]
}
 8001142:	bf00      	nop
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001150:	b480      	push	{r7}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800115e:	e17f      	b.n	8001460 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	2101      	movs	r1, #1
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	4013      	ands	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	f000 8171 	beq.w	800145a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b01      	cmp	r3, #1
 8001182:	d005      	beq.n	8001190 <HAL_GPIO_Init+0x40>
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d130      	bne.n	80011f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	2203      	movs	r2, #3
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4013      	ands	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	68da      	ldr	r2, [r3, #12]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011c6:	2201      	movs	r2, #1
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	091b      	lsrs	r3, r3, #4
 80011dc:	f003 0201 	and.w	r2, r3, #1
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d118      	bne.n	8001230 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001202:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001204:	2201      	movs	r2, #1
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4013      	ands	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	08db      	lsrs	r3, r3, #3
 800121a:	f003 0201 	and.w	r2, r3, #1
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4313      	orrs	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b03      	cmp	r3, #3
 800123a:	d017      	beq.n	800126c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	2203      	movs	r2, #3
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4313      	orrs	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d123      	bne.n	80012c0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	08da      	lsrs	r2, r3, #3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3208      	adds	r2, #8
 8001280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001284:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	220f      	movs	r2, #15
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	691a      	ldr	r2, [r3, #16]
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	f003 0307 	and.w	r3, r3, #7
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	08da      	lsrs	r2, r3, #3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3208      	adds	r2, #8
 80012ba:	6939      	ldr	r1, [r7, #16]
 80012bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	2203      	movs	r2, #3
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f003 0203 	and.w	r2, r3, #3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	f000 80ac 	beq.w	800145a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001302:	4b5f      	ldr	r3, [pc, #380]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001306:	4a5e      	ldr	r2, [pc, #376]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6613      	str	r3, [r2, #96]	; 0x60
 800130e:	4b5c      	ldr	r3, [pc, #368]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800131a:	4a5a      	ldr	r2, [pc, #360]	; (8001484 <HAL_GPIO_Init+0x334>)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	089b      	lsrs	r3, r3, #2
 8001320:	3302      	adds	r3, #2
 8001322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001326:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	220f      	movs	r2, #15
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43db      	mvns	r3, r3
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001344:	d025      	beq.n	8001392 <HAL_GPIO_Init+0x242>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4f      	ldr	r2, [pc, #316]	; (8001488 <HAL_GPIO_Init+0x338>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d01f      	beq.n	800138e <HAL_GPIO_Init+0x23e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4e      	ldr	r2, [pc, #312]	; (800148c <HAL_GPIO_Init+0x33c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d019      	beq.n	800138a <HAL_GPIO_Init+0x23a>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a4d      	ldr	r2, [pc, #308]	; (8001490 <HAL_GPIO_Init+0x340>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d013      	beq.n	8001386 <HAL_GPIO_Init+0x236>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a4c      	ldr	r2, [pc, #304]	; (8001494 <HAL_GPIO_Init+0x344>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d00d      	beq.n	8001382 <HAL_GPIO_Init+0x232>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a4b      	ldr	r2, [pc, #300]	; (8001498 <HAL_GPIO_Init+0x348>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d007      	beq.n	800137e <HAL_GPIO_Init+0x22e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a4a      	ldr	r2, [pc, #296]	; (800149c <HAL_GPIO_Init+0x34c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d101      	bne.n	800137a <HAL_GPIO_Init+0x22a>
 8001376:	2306      	movs	r3, #6
 8001378:	e00c      	b.n	8001394 <HAL_GPIO_Init+0x244>
 800137a:	2307      	movs	r3, #7
 800137c:	e00a      	b.n	8001394 <HAL_GPIO_Init+0x244>
 800137e:	2305      	movs	r3, #5
 8001380:	e008      	b.n	8001394 <HAL_GPIO_Init+0x244>
 8001382:	2304      	movs	r3, #4
 8001384:	e006      	b.n	8001394 <HAL_GPIO_Init+0x244>
 8001386:	2303      	movs	r3, #3
 8001388:	e004      	b.n	8001394 <HAL_GPIO_Init+0x244>
 800138a:	2302      	movs	r3, #2
 800138c:	e002      	b.n	8001394 <HAL_GPIO_Init+0x244>
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <HAL_GPIO_Init+0x244>
 8001392:	2300      	movs	r3, #0
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	f002 0203 	and.w	r2, r2, #3
 800139a:	0092      	lsls	r2, r2, #2
 800139c:	4093      	lsls	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013a4:	4937      	ldr	r1, [pc, #220]	; (8001484 <HAL_GPIO_Init+0x334>)
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	3302      	adds	r3, #2
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013b2:	4b3b      	ldr	r3, [pc, #236]	; (80014a0 <HAL_GPIO_Init+0x350>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	43db      	mvns	r3, r3
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	4013      	ands	r3, r2
 80013c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d003      	beq.n	80013d6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013d6:	4a32      	ldr	r2, [pc, #200]	; (80014a0 <HAL_GPIO_Init+0x350>)
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013dc:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <HAL_GPIO_Init+0x350>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	43db      	mvns	r3, r3
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d003      	beq.n	8001400 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001400:	4a27      	ldr	r2, [pc, #156]	; (80014a0 <HAL_GPIO_Init+0x350>)
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001406:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <HAL_GPIO_Init+0x350>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	43db      	mvns	r3, r3
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800142a:	4a1d      	ldr	r2, [pc, #116]	; (80014a0 <HAL_GPIO_Init+0x350>)
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <HAL_GPIO_Init+0x350>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	43db      	mvns	r3, r3
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001454:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <HAL_GPIO_Init+0x350>)
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3301      	adds	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa22 f303 	lsr.w	r3, r2, r3
 800146a:	2b00      	cmp	r3, #0
 800146c:	f47f ae78 	bne.w	8001160 <HAL_GPIO_Init+0x10>
  }
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	371c      	adds	r7, #28
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40021000 	.word	0x40021000
 8001484:	40010000 	.word	0x40010000
 8001488:	48000400 	.word	0x48000400
 800148c:	48000800 	.word	0x48000800
 8001490:	48000c00 	.word	0x48000c00
 8001494:	48001000 	.word	0x48001000
 8001498:	48001400 	.word	0x48001400
 800149c:	48001800 	.word	0x48001800
 80014a0:	40010400 	.word	0x40010400

080014a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <HAL_PWREx_GetVoltageRange+0x18>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40007000 	.word	0x40007000

080014c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014ce:	d130      	bne.n	8001532 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014d0:	4b23      	ldr	r3, [pc, #140]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014dc:	d038      	beq.n	8001550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014e6:	4a1e      	ldr	r2, [pc, #120]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014ee:	4b1d      	ldr	r3, [pc, #116]	; (8001564 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2232      	movs	r2, #50	; 0x32
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	4a1b      	ldr	r2, [pc, #108]	; (8001568 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014fa:	fba2 2303 	umull	r2, r3, r2, r3
 80014fe:	0c9b      	lsrs	r3, r3, #18
 8001500:	3301      	adds	r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001504:	e002      	b.n	800150c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3b01      	subs	r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001518:	d102      	bne.n	8001520 <HAL_PWREx_ControlVoltageScaling+0x60>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f2      	bne.n	8001506 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001520:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001522:	695b      	ldr	r3, [r3, #20]
 8001524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800152c:	d110      	bne.n	8001550 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e00f      	b.n	8001552 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800153a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800153e:	d007      	beq.n	8001550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001548:	4a05      	ldr	r2, [pc, #20]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800154a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800154e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40007000 	.word	0x40007000
 8001564:	20000000 	.word	0x20000000
 8001568:	431bde83 	.word	0x431bde83

0800156c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e3ca      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800157e:	4b97      	ldr	r3, [pc, #604]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001588:	4b94      	ldr	r3, [pc, #592]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	f003 0303 	and.w	r3, r3, #3
 8001590:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0310 	and.w	r3, r3, #16
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 80e4 	beq.w	8001768 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <HAL_RCC_OscConfig+0x4a>
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	2b0c      	cmp	r3, #12
 80015aa:	f040 808b 	bne.w	80016c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	f040 8087 	bne.w	80016c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015b6:	4b89      	ldr	r3, [pc, #548]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d005      	beq.n	80015ce <HAL_RCC_OscConfig+0x62>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e3a2      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1a      	ldr	r2, [r3, #32]
 80015d2:	4b82      	ldr	r3, [pc, #520]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d004      	beq.n	80015e8 <HAL_RCC_OscConfig+0x7c>
 80015de:	4b7f      	ldr	r3, [pc, #508]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015e6:	e005      	b.n	80015f4 <HAL_RCC_OscConfig+0x88>
 80015e8:	4b7c      	ldr	r3, [pc, #496]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80015ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ee:	091b      	lsrs	r3, r3, #4
 80015f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d223      	bcs.n	8001640 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fd1d 	bl	800203c <RCC_SetFlashLatencyFromMSIRange>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e383      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800160c:	4b73      	ldr	r3, [pc, #460]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a72      	ldr	r2, [pc, #456]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001612:	f043 0308 	orr.w	r3, r3, #8
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	4b70      	ldr	r3, [pc, #448]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	496d      	ldr	r1, [pc, #436]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162a:	4b6c      	ldr	r3, [pc, #432]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	4968      	ldr	r1, [pc, #416]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800163a:	4313      	orrs	r3, r2
 800163c:	604b      	str	r3, [r1, #4]
 800163e:	e025      	b.n	800168c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001640:	4b66      	ldr	r3, [pc, #408]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a65      	ldr	r2, [pc, #404]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001646:	f043 0308 	orr.w	r3, r3, #8
 800164a:	6013      	str	r3, [r2, #0]
 800164c:	4b63      	ldr	r3, [pc, #396]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	4960      	ldr	r1, [pc, #384]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800165e:	4b5f      	ldr	r3, [pc, #380]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	495b      	ldr	r1, [pc, #364]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800166e:	4313      	orrs	r3, r2
 8001670:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d109      	bne.n	800168c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	4618      	mov	r0, r3
 800167e:	f000 fcdd 	bl	800203c <RCC_SetFlashLatencyFromMSIRange>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e343      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800168c:	f000 fc4a 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001690:	4602      	mov	r2, r0
 8001692:	4b52      	ldr	r3, [pc, #328]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	091b      	lsrs	r3, r3, #4
 8001698:	f003 030f 	and.w	r3, r3, #15
 800169c:	4950      	ldr	r1, [pc, #320]	; (80017e0 <HAL_RCC_OscConfig+0x274>)
 800169e:	5ccb      	ldrb	r3, [r1, r3]
 80016a0:	f003 031f 	and.w	r3, r3, #31
 80016a4:	fa22 f303 	lsr.w	r3, r2, r3
 80016a8:	4a4e      	ldr	r2, [pc, #312]	; (80017e4 <HAL_RCC_OscConfig+0x278>)
 80016aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016ac:	4b4e      	ldr	r3, [pc, #312]	; (80017e8 <HAL_RCC_OscConfig+0x27c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff f9c3 	bl	8000a3c <HAL_InitTick>
 80016b6:	4603      	mov	r3, r0
 80016b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d052      	beq.n	8001766 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	e327      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d032      	beq.n	8001732 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016cc:	4b43      	ldr	r3, [pc, #268]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a42      	ldr	r2, [pc, #264]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fa00 	bl	8000adc <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016e0:	f7ff f9fc 	bl	8000adc <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e310      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016f2:	4b3a      	ldr	r3, [pc, #232]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f0      	beq.n	80016e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016fe:	4b37      	ldr	r3, [pc, #220]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a36      	ldr	r2, [pc, #216]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001704:	f043 0308 	orr.w	r3, r3, #8
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	4b34      	ldr	r3, [pc, #208]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	4931      	ldr	r1, [pc, #196]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001718:	4313      	orrs	r3, r2
 800171a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800171c:	4b2f      	ldr	r3, [pc, #188]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	021b      	lsls	r3, r3, #8
 800172a:	492c      	ldr	r1, [pc, #176]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
 8001730:	e01a      	b.n	8001768 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001732:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a29      	ldr	r2, [pc, #164]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001738:	f023 0301 	bic.w	r3, r3, #1
 800173c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800173e:	f7ff f9cd 	bl	8000adc <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001746:	f7ff f9c9 	bl	8000adc <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e2dd      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001758:	4b20      	ldr	r3, [pc, #128]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f0      	bne.n	8001746 <HAL_RCC_OscConfig+0x1da>
 8001764:	e000      	b.n	8001768 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001766:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	2b00      	cmp	r3, #0
 8001772:	d074      	beq.n	800185e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	2b08      	cmp	r3, #8
 8001778:	d005      	beq.n	8001786 <HAL_RCC_OscConfig+0x21a>
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	2b0c      	cmp	r3, #12
 800177e:	d10e      	bne.n	800179e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	2b03      	cmp	r3, #3
 8001784:	d10b      	bne.n	800179e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d064      	beq.n	800185c <HAL_RCC_OscConfig+0x2f0>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d160      	bne.n	800185c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e2ba      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a6:	d106      	bne.n	80017b6 <HAL_RCC_OscConfig+0x24a>
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0b      	ldr	r2, [pc, #44]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	e026      	b.n	8001804 <HAL_RCC_OscConfig+0x298>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017be:	d115      	bne.n	80017ec <HAL_RCC_OscConfig+0x280>
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a05      	ldr	r2, [pc, #20]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017ca:	6013      	str	r3, [r2, #0]
 80017cc:	4b03      	ldr	r3, [pc, #12]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a02      	ldr	r2, [pc, #8]	; (80017dc <HAL_RCC_OscConfig+0x270>)
 80017d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	e014      	b.n	8001804 <HAL_RCC_OscConfig+0x298>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	0800476c 	.word	0x0800476c
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000004 	.word	0x20000004
 80017ec:	4ba0      	ldr	r3, [pc, #640]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a9f      	ldr	r2, [pc, #636]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80017f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	4b9d      	ldr	r3, [pc, #628]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a9c      	ldr	r2, [pc, #624]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80017fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d013      	beq.n	8001834 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff f966 	bl	8000adc <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001814:	f7ff f962 	bl	8000adc <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b64      	cmp	r3, #100	; 0x64
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e276      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001826:	4b92      	ldr	r3, [pc, #584]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f0      	beq.n	8001814 <HAL_RCC_OscConfig+0x2a8>
 8001832:	e014      	b.n	800185e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001834:	f7ff f952 	bl	8000adc <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800183c:	f7ff f94e 	bl	8000adc <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b64      	cmp	r3, #100	; 0x64
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e262      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800184e:	4b88      	ldr	r3, [pc, #544]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1f0      	bne.n	800183c <HAL_RCC_OscConfig+0x2d0>
 800185a:	e000      	b.n	800185e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800185c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d060      	beq.n	800192c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	2b04      	cmp	r3, #4
 800186e:	d005      	beq.n	800187c <HAL_RCC_OscConfig+0x310>
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	2b0c      	cmp	r3, #12
 8001874:	d119      	bne.n	80018aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d116      	bne.n	80018aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800187c:	4b7c      	ldr	r3, [pc, #496]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <HAL_RCC_OscConfig+0x328>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e23f      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001894:	4b76      	ldr	r3, [pc, #472]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	061b      	lsls	r3, r3, #24
 80018a2:	4973      	ldr	r1, [pc, #460]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018a8:	e040      	b.n	800192c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d023      	beq.n	80018fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b2:	4b6f      	ldr	r3, [pc, #444]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a6e      	ldr	r2, [pc, #440]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018be:	f7ff f90d 	bl	8000adc <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c4:	e008      	b.n	80018d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c6:	f7ff f909 	bl	8000adc <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e21d      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018d8:	4b65      	ldr	r3, [pc, #404]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0f0      	beq.n	80018c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e4:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	061b      	lsls	r3, r3, #24
 80018f2:	495f      	ldr	r1, [pc, #380]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	604b      	str	r3, [r1, #4]
 80018f8:	e018      	b.n	800192c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018fa:	4b5d      	ldr	r3, [pc, #372]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a5c      	ldr	r2, [pc, #368]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001906:	f7ff f8e9 	bl	8000adc <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190e:	f7ff f8e5 	bl	8000adc <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e1f9      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001920:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1f0      	bne.n	800190e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0308 	and.w	r3, r3, #8
 8001934:	2b00      	cmp	r3, #0
 8001936:	d03c      	beq.n	80019b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	695b      	ldr	r3, [r3, #20]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01c      	beq.n	800197a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001940:	4b4b      	ldr	r3, [pc, #300]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001946:	4a4a      	ldr	r2, [pc, #296]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001950:	f7ff f8c4 	bl	8000adc <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001958:	f7ff f8c0 	bl	8000adc <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e1d4      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800196a:	4b41      	ldr	r3, [pc, #260]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 800196c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0ef      	beq.n	8001958 <HAL_RCC_OscConfig+0x3ec>
 8001978:	e01b      	b.n	80019b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800197a:	4b3d      	ldr	r3, [pc, #244]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 800197c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001980:	4a3b      	ldr	r2, [pc, #236]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001982:	f023 0301 	bic.w	r3, r3, #1
 8001986:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198a:	f7ff f8a7 	bl	8000adc <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001992:	f7ff f8a3 	bl	8000adc <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e1b7      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019a4:	4b32      	ldr	r3, [pc, #200]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80019a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1ef      	bne.n	8001992 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0304 	and.w	r3, r3, #4
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 80a6 	beq.w	8001b0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019c0:	2300      	movs	r3, #0
 80019c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019c4:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80019c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10d      	bne.n	80019ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	4b27      	ldr	r3, [pc, #156]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80019d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d4:	4a26      	ldr	r2, [pc, #152]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80019d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019da:	6593      	str	r3, [r2, #88]	; 0x58
 80019dc:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 80019de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019e8:	2301      	movs	r3, #1
 80019ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ec:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <HAL_RCC_OscConfig+0x508>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d118      	bne.n	8001a2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019f8:	4b1e      	ldr	r3, [pc, #120]	; (8001a74 <HAL_RCC_OscConfig+0x508>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <HAL_RCC_OscConfig+0x508>)
 80019fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a04:	f7ff f86a 	bl	8000adc <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a0c:	f7ff f866 	bl	8000adc <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e17a      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_RCC_OscConfig+0x508>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0f0      	beq.n	8001a0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d108      	bne.n	8001a44 <HAL_RCC_OscConfig+0x4d8>
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a38:	4a0d      	ldr	r2, [pc, #52]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a42:	e029      	b.n	8001a98 <HAL_RCC_OscConfig+0x52c>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	2b05      	cmp	r3, #5
 8001a4a:	d115      	bne.n	8001a78 <HAL_RCC_OscConfig+0x50c>
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a52:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a54:	f043 0304 	orr.w	r3, r3, #4
 8001a58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a5c:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a62:	4a03      	ldr	r2, [pc, #12]	; (8001a70 <HAL_RCC_OscConfig+0x504>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a6c:	e014      	b.n	8001a98 <HAL_RCC_OscConfig+0x52c>
 8001a6e:	bf00      	nop
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40007000 	.word	0x40007000
 8001a78:	4b9c      	ldr	r3, [pc, #624]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a7e:	4a9b      	ldr	r2, [pc, #620]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a88:	4b98      	ldr	r3, [pc, #608]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a8e:	4a97      	ldr	r2, [pc, #604]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001a90:	f023 0304 	bic.w	r3, r3, #4
 8001a94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d016      	beq.n	8001ace <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa0:	f7ff f81c 	bl	8000adc <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aa6:	e00a      	b.n	8001abe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa8:	f7ff f818 	bl	8000adc <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e12a      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001abe:	4b8b      	ldr	r3, [pc, #556]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0ed      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x53c>
 8001acc:	e015      	b.n	8001afa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ace:	f7ff f805 	bl	8000adc <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ad4:	e00a      	b.n	8001aec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad6:	f7ff f801 	bl	8000adc <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e113      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aec:	4b7f      	ldr	r3, [pc, #508]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1ed      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001afa:	7ffb      	ldrb	r3, [r7, #31]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d105      	bne.n	8001b0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b00:	4b7a      	ldr	r3, [pc, #488]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b04:	4a79      	ldr	r2, [pc, #484]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001b06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80fe 	beq.w	8001d12 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	f040 80d0 	bne.w	8001cc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b20:	4b72      	ldr	r3, [pc, #456]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f003 0203 	and.w	r2, r3, #3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d130      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d127      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d11f      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b60:	2a07      	cmp	r2, #7
 8001b62:	bf14      	ite	ne
 8001b64:	2201      	movne	r2, #1
 8001b66:	2200      	moveq	r2, #0
 8001b68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d113      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b78:	085b      	lsrs	r3, r3, #1
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d109      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	085b      	lsrs	r3, r3, #1
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d06e      	beq.n	8001c74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	2b0c      	cmp	r3, #12
 8001b9a:	d069      	beq.n	8001c70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b9c:	4b53      	ldr	r3, [pc, #332]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d105      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ba8:	4b50      	ldr	r3, [pc, #320]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e0ad      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001bb8:	4b4c      	ldr	r3, [pc, #304]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a4b      	ldr	r2, [pc, #300]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bc2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bc4:	f7fe ff8a 	bl	8000adc <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bcc:	f7fe ff86 	bl	8000adc <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e09a      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bde:	4b43      	ldr	r3, [pc, #268]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f0      	bne.n	8001bcc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bea:	4b40      	ldr	r3, [pc, #256]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	4b40      	ldr	r3, [pc, #256]	; (8001cf0 <HAL_RCC_OscConfig+0x784>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bfa:	3a01      	subs	r2, #1
 8001bfc:	0112      	lsls	r2, r2, #4
 8001bfe:	4311      	orrs	r1, r2
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c04:	0212      	lsls	r2, r2, #8
 8001c06:	4311      	orrs	r1, r2
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c0c:	0852      	lsrs	r2, r2, #1
 8001c0e:	3a01      	subs	r2, #1
 8001c10:	0552      	lsls	r2, r2, #21
 8001c12:	4311      	orrs	r1, r2
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c18:	0852      	lsrs	r2, r2, #1
 8001c1a:	3a01      	subs	r2, #1
 8001c1c:	0652      	lsls	r2, r2, #25
 8001c1e:	4311      	orrs	r1, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c24:	0912      	lsrs	r2, r2, #4
 8001c26:	0452      	lsls	r2, r2, #17
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	4930      	ldr	r1, [pc, #192]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c30:	4b2e      	ldr	r3, [pc, #184]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a2d      	ldr	r2, [pc, #180]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c3c:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	4a2a      	ldr	r2, [pc, #168]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c48:	f7fe ff48 	bl	8000adc <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c50:	f7fe ff44 	bl	8000adc <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e058      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c62:	4b22      	ldr	r3, [pc, #136]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d0f0      	beq.n	8001c50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c6e:	e050      	b.n	8001d12 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e04f      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d148      	bne.n	8001d12 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c80:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a19      	ldr	r2, [pc, #100]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c8c:	4b17      	ldr	r3, [pc, #92]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4a16      	ldr	r2, [pc, #88]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c98:	f7fe ff20 	bl	8000adc <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ca0:	f7fe ff1c 	bl	8000adc <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e030      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x734>
 8001cbe:	e028      	b.n	8001d12 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	2b0c      	cmp	r3, #12
 8001cc4:	d023      	beq.n	8001d0e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a08      	ldr	r2, [pc, #32]	; (8001cec <HAL_RCC_OscConfig+0x780>)
 8001ccc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd2:	f7fe ff03 	bl	8000adc <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cd8:	e00c      	b.n	8001cf4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cda:	f7fe feff 	bl	8000adc <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d905      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e013      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cf4:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <HAL_RCC_OscConfig+0x7b0>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1ec      	bne.n	8001cda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_RCC_OscConfig+0x7b0>)
 8001d02:	68da      	ldr	r2, [r3, #12]
 8001d04:	4905      	ldr	r1, [pc, #20]	; (8001d1c <HAL_RCC_OscConfig+0x7b0>)
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_RCC_OscConfig+0x7b4>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60cb      	str	r3, [r1, #12]
 8001d0c:	e001      	b.n	8001d12 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e000      	b.n	8001d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3720      	adds	r7, #32
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	feeefffc 	.word	0xfeeefffc

08001d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0e7      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d38:	4b75      	ldr	r3, [pc, #468]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d910      	bls.n	8001d68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d46:	4b72      	ldr	r3, [pc, #456]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 0207 	bic.w	r2, r3, #7
 8001d4e:	4970      	ldr	r1, [pc, #448]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d56:	4b6e      	ldr	r3, [pc, #440]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d001      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e0cf      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d010      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d908      	bls.n	8001d96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b63      	ldr	r3, [pc, #396]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	4960      	ldr	r1, [pc, #384]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d04c      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d107      	bne.n	8001dba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001daa:	4b5a      	ldr	r3, [pc, #360]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d121      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e0a6      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d107      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dc2:	4b54      	ldr	r3, [pc, #336]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d115      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e09a      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d107      	bne.n	8001dea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dda:	4b4e      	ldr	r3, [pc, #312]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d109      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e08e      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dea:	4b4a      	ldr	r3, [pc, #296]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e086      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dfa:	4b46      	ldr	r3, [pc, #280]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f023 0203 	bic.w	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	4943      	ldr	r1, [pc, #268]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e0c:	f7fe fe66 	bl	8000adc <HAL_GetTick>
 8001e10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e12:	e00a      	b.n	8001e2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e14:	f7fe fe62 	bl	8000adc <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e06e      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2a:	4b3a      	ldr	r3, [pc, #232]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 020c 	and.w	r2, r3, #12
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d1eb      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d010      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	4b31      	ldr	r3, [pc, #196]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d208      	bcs.n	8001e6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e58:	4b2e      	ldr	r3, [pc, #184]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	492b      	ldr	r1, [pc, #172]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d210      	bcs.n	8001e9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e78:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f023 0207 	bic.w	r2, r3, #7
 8001e80:	4923      	ldr	r1, [pc, #140]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e88:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <HAL_RCC_ClockConfig+0x1ec>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d001      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e036      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d008      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea6:	4b1b      	ldr	r3, [pc, #108]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	4918      	ldr	r1, [pc, #96]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d009      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ec4:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	4910      	ldr	r1, [pc, #64]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ed8:	f000 f824 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4b0d      	ldr	r3, [pc, #52]	; (8001f14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	091b      	lsrs	r3, r3, #4
 8001ee4:	f003 030f 	and.w	r3, r3, #15
 8001ee8:	490b      	ldr	r1, [pc, #44]	; (8001f18 <HAL_RCC_ClockConfig+0x1f4>)
 8001eea:	5ccb      	ldrb	r3, [r1, r3]
 8001eec:	f003 031f 	and.w	r3, r3, #31
 8001ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef4:	4a09      	ldr	r2, [pc, #36]	; (8001f1c <HAL_RCC_ClockConfig+0x1f8>)
 8001ef6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_RCC_ClockConfig+0x1fc>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe fd9d 	bl	8000a3c <HAL_InitTick>
 8001f02:	4603      	mov	r3, r0
 8001f04:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f06:	7afb      	ldrb	r3, [r7, #11]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40022000 	.word	0x40022000
 8001f14:	40021000 	.word	0x40021000
 8001f18:	0800476c 	.word	0x0800476c
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	20000004 	.word	0x20000004

08001f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	; 0x24
 8001f28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f32:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 030c 	and.w	r3, r3, #12
 8001f3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f3c:	4b3b      	ldr	r3, [pc, #236]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x34>
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	2b0c      	cmp	r3, #12
 8001f50:	d121      	bne.n	8001f96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d11e      	bne.n	8001f96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f58:	4b34      	ldr	r3, [pc, #208]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d107      	bne.n	8001f74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f64:	4b31      	ldr	r3, [pc, #196]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f6a:	0a1b      	lsrs	r3, r3, #8
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	e005      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f74:	4b2d      	ldr	r3, [pc, #180]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	091b      	lsrs	r3, r3, #4
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f80:	4a2b      	ldr	r2, [pc, #172]	; (8002030 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10d      	bne.n	8001fac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f94:	e00a      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	d102      	bne.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f9c:	4b25      	ldr	r3, [pc, #148]	; (8002034 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f9e:	61bb      	str	r3, [r7, #24]
 8001fa0:	e004      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fa8:	4b23      	ldr	r3, [pc, #140]	; (8002038 <HAL_RCC_GetSysClockFreq+0x114>)
 8001faa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	2b0c      	cmp	r3, #12
 8001fb0:	d134      	bne.n	800201c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d003      	beq.n	8001fca <HAL_RCC_GetSysClockFreq+0xa6>
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d003      	beq.n	8001fd0 <HAL_RCC_GetSysClockFreq+0xac>
 8001fc8:	e005      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001fca:	4b1a      	ldr	r3, [pc, #104]	; (8002034 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fcc:	617b      	str	r3, [r7, #20]
      break;
 8001fce:	e005      	b.n	8001fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001fd0:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_RCC_GetSysClockFreq+0x114>)
 8001fd2:	617b      	str	r3, [r7, #20]
      break;
 8001fd4:	e002      	b.n	8001fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	617b      	str	r3, [r7, #20]
      break;
 8001fda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fdc:	4b13      	ldr	r3, [pc, #76]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	091b      	lsrs	r3, r3, #4
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	0a1b      	lsrs	r3, r3, #8
 8001ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	fb03 f202 	mul.w	r2, r3, r2
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002000:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <HAL_RCC_GetSysClockFreq+0x108>)
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	0e5b      	lsrs	r3, r3, #25
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	3301      	adds	r3, #1
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	fbb2 f3f3 	udiv	r3, r2, r3
 800201a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800201c:	69bb      	ldr	r3, [r7, #24]
}
 800201e:	4618      	mov	r0, r3
 8002020:	3724      	adds	r7, #36	; 0x24
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	0800477c 	.word	0x0800477c
 8002034:	00f42400 	.word	0x00f42400
 8002038:	007a1200 	.word	0x007a1200

0800203c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002044:	2300      	movs	r3, #0
 8002046:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002048:	4b2a      	ldr	r3, [pc, #168]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002054:	f7ff fa26 	bl	80014a4 <HAL_PWREx_GetVoltageRange>
 8002058:	6178      	str	r0, [r7, #20]
 800205a:	e014      	b.n	8002086 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800205c:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002060:	4a24      	ldr	r2, [pc, #144]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002066:	6593      	str	r3, [r2, #88]	; 0x58
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002074:	f7ff fa16 	bl	80014a4 <HAL_PWREx_GetVoltageRange>
 8002078:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002080:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002084:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800208c:	d10b      	bne.n	80020a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b80      	cmp	r3, #128	; 0x80
 8002092:	d919      	bls.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2ba0      	cmp	r3, #160	; 0xa0
 8002098:	d902      	bls.n	80020a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800209a:	2302      	movs	r3, #2
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	e013      	b.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020a0:	2301      	movs	r3, #1
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	e010      	b.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b80      	cmp	r3, #128	; 0x80
 80020aa:	d902      	bls.n	80020b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020ac:	2303      	movs	r3, #3
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	e00a      	b.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b80      	cmp	r3, #128	; 0x80
 80020b6:	d102      	bne.n	80020be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020b8:	2302      	movs	r3, #2
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	e004      	b.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b70      	cmp	r3, #112	; 0x70
 80020c2:	d101      	bne.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020c4:	2301      	movs	r3, #1
 80020c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f023 0207 	bic.w	r2, r3, #7
 80020d0:	4909      	ldr	r1, [pc, #36]	; (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80020d8:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d001      	beq.n	80020ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40022000 	.word	0x40022000

080020fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e049      	b.n	80021a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d106      	bne.n	8002128 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7fe fb20 	bl	8000768 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3304      	adds	r3, #4
 8002138:	4619      	mov	r1, r3
 800213a:	4610      	mov	r0, r2
 800213c:	f000 fdec 	bl	8002d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d001      	beq.n	80021c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e047      	b.n	8002254 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2202      	movs	r2, #2
 80021c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a23      	ldr	r2, [pc, #140]	; (8002260 <HAL_TIM_Base_Start+0xb4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d01d      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021de:	d018      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a1f      	ldr	r2, [pc, #124]	; (8002264 <HAL_TIM_Base_Start+0xb8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a1e      	ldr	r2, [pc, #120]	; (8002268 <HAL_TIM_Base_Start+0xbc>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d00e      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1c      	ldr	r2, [pc, #112]	; (800226c <HAL_TIM_Base_Start+0xc0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d009      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a1b      	ldr	r2, [pc, #108]	; (8002270 <HAL_TIM_Base_Start+0xc4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d004      	beq.n	8002212 <HAL_TIM_Base_Start+0x66>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a19      	ldr	r2, [pc, #100]	; (8002274 <HAL_TIM_Base_Start+0xc8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d115      	bne.n	800223e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	4b17      	ldr	r3, [pc, #92]	; (8002278 <HAL_TIM_Base_Start+0xcc>)
 800221a:	4013      	ands	r3, r2
 800221c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2b06      	cmp	r3, #6
 8002222:	d015      	beq.n	8002250 <HAL_TIM_Base_Start+0xa4>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800222a:	d011      	beq.n	8002250 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f042 0201 	orr.w	r2, r2, #1
 800223a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800223c:	e008      	b.n	8002250 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f042 0201 	orr.w	r2, r2, #1
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	e000      	b.n	8002252 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002250:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	40012c00 	.word	0x40012c00
 8002264:	40000400 	.word	0x40000400
 8002268:	40000800 	.word	0x40000800
 800226c:	40000c00 	.word	0x40000c00
 8002270:	40013400 	.word	0x40013400
 8002274:	40014000 	.word	0x40014000
 8002278:	00010007 	.word	0x00010007

0800227c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e049      	b.n	8002322 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f841 	bl	800232a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3304      	adds	r3, #4
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f000 fd2c 	bl	8002d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
	...

08002340 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d109      	bne.n	800236c <HAL_TIM_PWM_Start_DMA+0x2c>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	bf0c      	ite	eq
 8002364:	2301      	moveq	r3, #1
 8002366:	2300      	movne	r3, #0
 8002368:	b2db      	uxtb	r3, r3
 800236a:	e03c      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b04      	cmp	r3, #4
 8002370:	d109      	bne.n	8002386 <HAL_TIM_PWM_Start_DMA+0x46>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	bf0c      	ite	eq
 800237e:	2301      	moveq	r3, #1
 8002380:	2300      	movne	r3, #0
 8002382:	b2db      	uxtb	r3, r3
 8002384:	e02f      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	2b08      	cmp	r3, #8
 800238a:	d109      	bne.n	80023a0 <HAL_TIM_PWM_Start_DMA+0x60>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	e022      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b0c      	cmp	r3, #12
 80023a4:	d109      	bne.n	80023ba <HAL_TIM_PWM_Start_DMA+0x7a>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	bf0c      	ite	eq
 80023b2:	2301      	moveq	r3, #1
 80023b4:	2300      	movne	r3, #0
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	e015      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b10      	cmp	r3, #16
 80023be:	d109      	bne.n	80023d4 <HAL_TIM_PWM_Start_DMA+0x94>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	bf0c      	ite	eq
 80023cc:	2301      	moveq	r3, #1
 80023ce:	2300      	movne	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e008      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80023ea:	2302      	movs	r3, #2
 80023ec:	e1ab      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_TIM_PWM_Start_DMA+0xc8>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	bf0c      	ite	eq
 8002400:	2301      	moveq	r3, #1
 8002402:	2300      	movne	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e03c      	b.n	8002482 <HAL_TIM_PWM_Start_DMA+0x142>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b04      	cmp	r3, #4
 800240c:	d109      	bne.n	8002422 <HAL_TIM_PWM_Start_DMA+0xe2>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b01      	cmp	r3, #1
 8002418:	bf0c      	ite	eq
 800241a:	2301      	moveq	r3, #1
 800241c:	2300      	movne	r3, #0
 800241e:	b2db      	uxtb	r3, r3
 8002420:	e02f      	b.n	8002482 <HAL_TIM_PWM_Start_DMA+0x142>
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b08      	cmp	r3, #8
 8002426:	d109      	bne.n	800243c <HAL_TIM_PWM_Start_DMA+0xfc>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b01      	cmp	r3, #1
 8002432:	bf0c      	ite	eq
 8002434:	2301      	moveq	r3, #1
 8002436:	2300      	movne	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	e022      	b.n	8002482 <HAL_TIM_PWM_Start_DMA+0x142>
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2b0c      	cmp	r3, #12
 8002440:	d109      	bne.n	8002456 <HAL_TIM_PWM_Start_DMA+0x116>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b01      	cmp	r3, #1
 800244c:	bf0c      	ite	eq
 800244e:	2301      	moveq	r3, #1
 8002450:	2300      	movne	r3, #0
 8002452:	b2db      	uxtb	r3, r3
 8002454:	e015      	b.n	8002482 <HAL_TIM_PWM_Start_DMA+0x142>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	2b10      	cmp	r3, #16
 800245a:	d109      	bne.n	8002470 <HAL_TIM_PWM_Start_DMA+0x130>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b01      	cmp	r3, #1
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	e008      	b.n	8002482 <HAL_TIM_PWM_Start_DMA+0x142>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b01      	cmp	r3, #1
 800247a:	bf0c      	ite	eq
 800247c:	2301      	moveq	r3, #1
 800247e:	2300      	movne	r3, #0
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d034      	beq.n	80024f0 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <HAL_TIM_PWM_Start_DMA+0x152>
 800248c:	887b      	ldrh	r3, [r7, #2]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e157      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d104      	bne.n	80024a6 <HAL_TIM_PWM_Start_DMA+0x166>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2202      	movs	r2, #2
 80024a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024a4:	e026      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	d104      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x176>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2202      	movs	r2, #2
 80024b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024b4:	e01e      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d104      	bne.n	80024c6 <HAL_TIM_PWM_Start_DMA+0x186>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2202      	movs	r2, #2
 80024c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024c4:	e016      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b0c      	cmp	r3, #12
 80024ca:	d104      	bne.n	80024d6 <HAL_TIM_PWM_Start_DMA+0x196>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2202      	movs	r2, #2
 80024d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80024d4:	e00e      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	2b10      	cmp	r3, #16
 80024da:	d104      	bne.n	80024e6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2202      	movs	r2, #2
 80024e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024e4:	e006      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2202      	movs	r2, #2
 80024ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024ee:	e001      	b.n	80024f4 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e128      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b0c      	cmp	r3, #12
 80024f8:	f200 80ae 	bhi.w	8002658 <HAL_TIM_PWM_Start_DMA+0x318>
 80024fc:	a201      	add	r2, pc, #4	; (adr r2, 8002504 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80024fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002502:	bf00      	nop
 8002504:	08002539 	.word	0x08002539
 8002508:	08002659 	.word	0x08002659
 800250c:	08002659 	.word	0x08002659
 8002510:	08002659 	.word	0x08002659
 8002514:	08002581 	.word	0x08002581
 8002518:	08002659 	.word	0x08002659
 800251c:	08002659 	.word	0x08002659
 8002520:	08002659 	.word	0x08002659
 8002524:	080025c9 	.word	0x080025c9
 8002528:	08002659 	.word	0x08002659
 800252c:	08002659 	.word	0x08002659
 8002530:	08002659 	.word	0x08002659
 8002534:	08002611 	.word	0x08002611
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	4a84      	ldr	r2, [pc, #528]	; (8002750 <HAL_TIM_PWM_Start_DMA+0x410>)
 800253e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	4a83      	ldr	r2, [pc, #524]	; (8002754 <HAL_TIM_PWM_Start_DMA+0x414>)
 8002546:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	4a82      	ldr	r2, [pc, #520]	; (8002758 <HAL_TIM_PWM_Start_DMA+0x418>)
 800254e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	3334      	adds	r3, #52	; 0x34
 800255c:	461a      	mov	r2, r3
 800255e:	887b      	ldrh	r3, [r7, #2]
 8002560:	f7fe fcb6 	bl	8000ed0 <HAL_DMA_Start_IT>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0eb      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800257c:	60da      	str	r2, [r3, #12]
      break;
 800257e:	e06e      	b.n	800265e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002584:	4a72      	ldr	r2, [pc, #456]	; (8002750 <HAL_TIM_PWM_Start_DMA+0x410>)
 8002586:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258c:	4a71      	ldr	r2, [pc, #452]	; (8002754 <HAL_TIM_PWM_Start_DMA+0x414>)
 800258e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002594:	4a70      	ldr	r2, [pc, #448]	; (8002758 <HAL_TIM_PWM_Start_DMA+0x418>)
 8002596:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	3338      	adds	r3, #56	; 0x38
 80025a4:	461a      	mov	r2, r3
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	f7fe fc92 	bl	8000ed0 <HAL_DMA_Start_IT>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e0c7      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025c4:	60da      	str	r2, [r3, #12]
      break;
 80025c6:	e04a      	b.n	800265e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	4a60      	ldr	r2, [pc, #384]	; (8002750 <HAL_TIM_PWM_Start_DMA+0x410>)
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d4:	4a5f      	ldr	r2, [pc, #380]	; (8002754 <HAL_TIM_PWM_Start_DMA+0x414>)
 80025d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	4a5e      	ldr	r2, [pc, #376]	; (8002758 <HAL_TIM_PWM_Start_DMA+0x418>)
 80025de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	333c      	adds	r3, #60	; 0x3c
 80025ec:	461a      	mov	r2, r3
 80025ee:	887b      	ldrh	r3, [r7, #2]
 80025f0:	f7fe fc6e 	bl	8000ed0 <HAL_DMA_Start_IT>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e0a3      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800260c:	60da      	str	r2, [r3, #12]
      break;
 800260e:	e026      	b.n	800265e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	4a4e      	ldr	r2, [pc, #312]	; (8002750 <HAL_TIM_PWM_Start_DMA+0x410>)
 8002616:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	4a4d      	ldr	r2, [pc, #308]	; (8002754 <HAL_TIM_PWM_Start_DMA+0x414>)
 800261e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	4a4c      	ldr	r2, [pc, #304]	; (8002758 <HAL_TIM_PWM_Start_DMA+0x418>)
 8002626:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	3340      	adds	r3, #64	; 0x40
 8002634:	461a      	mov	r2, r3
 8002636:	887b      	ldrh	r3, [r7, #2]
 8002638:	f7fe fc4a 	bl	8000ed0 <HAL_DMA_Start_IT>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e07f      	b.n	8002746 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002654:	60da      	str	r2, [r3, #12]
      break;
 8002656:	e002      	b.n	800265e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	75fb      	strb	r3, [r7, #23]
      break;
 800265c:	bf00      	nop
  }

  if (status == HAL_OK)
 800265e:	7dfb      	ldrb	r3, [r7, #23]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d16f      	bne.n	8002744 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2201      	movs	r2, #1
 800266a:	68b9      	ldr	r1, [r7, #8]
 800266c:	4618      	mov	r0, r3
 800266e:	f000 ff5d 	bl	800352c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a39      	ldr	r2, [pc, #228]	; (800275c <HAL_TIM_PWM_Start_DMA+0x41c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d013      	beq.n	80026a4 <HAL_TIM_PWM_Start_DMA+0x364>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a37      	ldr	r2, [pc, #220]	; (8002760 <HAL_TIM_PWM_Start_DMA+0x420>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d00e      	beq.n	80026a4 <HAL_TIM_PWM_Start_DMA+0x364>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a36      	ldr	r2, [pc, #216]	; (8002764 <HAL_TIM_PWM_Start_DMA+0x424>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d009      	beq.n	80026a4 <HAL_TIM_PWM_Start_DMA+0x364>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a34      	ldr	r2, [pc, #208]	; (8002768 <HAL_TIM_PWM_Start_DMA+0x428>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d004      	beq.n	80026a4 <HAL_TIM_PWM_Start_DMA+0x364>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a33      	ldr	r2, [pc, #204]	; (800276c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d101      	bne.n	80026a8 <HAL_TIM_PWM_Start_DMA+0x368>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_TIM_PWM_Start_DMA+0x36a>
 80026a8:	2300      	movs	r3, #0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a26      	ldr	r2, [pc, #152]	; (800275c <HAL_TIM_PWM_Start_DMA+0x41c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d01d      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d0:	d018      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a26      	ldr	r2, [pc, #152]	; (8002770 <HAL_TIM_PWM_Start_DMA+0x430>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d013      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a24      	ldr	r2, [pc, #144]	; (8002774 <HAL_TIM_PWM_Start_DMA+0x434>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d00e      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a23      	ldr	r2, [pc, #140]	; (8002778 <HAL_TIM_PWM_Start_DMA+0x438>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d009      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1a      	ldr	r2, [pc, #104]	; (8002760 <HAL_TIM_PWM_Start_DMA+0x420>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d004      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a19      	ldr	r2, [pc, #100]	; (8002764 <HAL_TIM_PWM_Start_DMA+0x424>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d115      	bne.n	8002730 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	4b1c      	ldr	r3, [pc, #112]	; (800277c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	2b06      	cmp	r3, #6
 8002714:	d015      	beq.n	8002742 <HAL_TIM_PWM_Start_DMA+0x402>
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800271c:	d011      	beq.n	8002742 <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 0201 	orr.w	r2, r2, #1
 800272c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800272e:	e008      	b.n	8002742 <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 0201 	orr.w	r2, r2, #1
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	e000      	b.n	8002744 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002742:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8002744:	7dfb      	ldrb	r3, [r7, #23]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	08002c09 	.word	0x08002c09
 8002754:	08002cb1 	.word	0x08002cb1
 8002758:	08002b77 	.word	0x08002b77
 800275c:	40012c00 	.word	0x40012c00
 8002760:	40013400 	.word	0x40013400
 8002764:	40014000 	.word	0x40014000
 8002768:	40014400 	.word	0x40014400
 800276c:	40014800 	.word	0x40014800
 8002770:	40000400 	.word	0x40000400
 8002774:	40000800 	.word	0x40000800
 8002778:	40000c00 	.word	0x40000c00
 800277c:	00010007 	.word	0x00010007

08002780 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800279a:	2302      	movs	r3, #2
 800279c:	e0ff      	b.n	800299e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b14      	cmp	r3, #20
 80027aa:	f200 80f0 	bhi.w	800298e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80027ae:	a201      	add	r2, pc, #4	; (adr r2, 80027b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80027b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b4:	08002809 	.word	0x08002809
 80027b8:	0800298f 	.word	0x0800298f
 80027bc:	0800298f 	.word	0x0800298f
 80027c0:	0800298f 	.word	0x0800298f
 80027c4:	08002849 	.word	0x08002849
 80027c8:	0800298f 	.word	0x0800298f
 80027cc:	0800298f 	.word	0x0800298f
 80027d0:	0800298f 	.word	0x0800298f
 80027d4:	0800288b 	.word	0x0800288b
 80027d8:	0800298f 	.word	0x0800298f
 80027dc:	0800298f 	.word	0x0800298f
 80027e0:	0800298f 	.word	0x0800298f
 80027e4:	080028cb 	.word	0x080028cb
 80027e8:	0800298f 	.word	0x0800298f
 80027ec:	0800298f 	.word	0x0800298f
 80027f0:	0800298f 	.word	0x0800298f
 80027f4:	0800290d 	.word	0x0800290d
 80027f8:	0800298f 	.word	0x0800298f
 80027fc:	0800298f 	.word	0x0800298f
 8002800:	0800298f 	.word	0x0800298f
 8002804:	0800294d 	.word	0x0800294d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68b9      	ldr	r1, [r7, #8]
 800280e:	4618      	mov	r0, r3
 8002810:	f000 fb1c 	bl	8002e4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699a      	ldr	r2, [r3, #24]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0208 	orr.w	r2, r2, #8
 8002822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699a      	ldr	r2, [r3, #24]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0204 	bic.w	r2, r2, #4
 8002832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6999      	ldr	r1, [r3, #24]
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	619a      	str	r2, [r3, #24]
      break;
 8002846:	e0a5      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68b9      	ldr	r1, [r7, #8]
 800284e:	4618      	mov	r0, r3
 8002850:	f000 fb8c 	bl	8002f6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699a      	ldr	r2, [r3, #24]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002862:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	699a      	ldr	r2, [r3, #24]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002872:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6999      	ldr	r1, [r3, #24]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	021a      	lsls	r2, r3, #8
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]
      break;
 8002888:	e084      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68b9      	ldr	r1, [r7, #8]
 8002890:	4618      	mov	r0, r3
 8002892:	f000 fbf5 	bl	8003080 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	69da      	ldr	r2, [r3, #28]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0208 	orr.w	r2, r2, #8
 80028a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	69da      	ldr	r2, [r3, #28]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f022 0204 	bic.w	r2, r2, #4
 80028b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	69d9      	ldr	r1, [r3, #28]
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	61da      	str	r2, [r3, #28]
      break;
 80028c8:	e064      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68b9      	ldr	r1, [r7, #8]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f000 fc5d 	bl	8003190 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69da      	ldr	r2, [r3, #28]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	69da      	ldr	r2, [r3, #28]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	69d9      	ldr	r1, [r3, #28]
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	021a      	lsls	r2, r3, #8
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	61da      	str	r2, [r3, #28]
      break;
 800290a:	e043      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	4618      	mov	r0, r3
 8002914:	f000 fca6 	bl	8003264 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0208 	orr.w	r2, r2, #8
 8002926:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0204 	bic.w	r2, r2, #4
 8002936:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800294a:	e023      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fcea 	bl	800332c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002966:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002976:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	021a      	lsls	r2, r3, #8
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800298c:	e002      	b.n	8002994 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	75fb      	strb	r3, [r7, #23]
      break;
 8002992:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800299c:	7dfb      	ldrb	r3, [r7, #23]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop

080029a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_TIM_ConfigClockSource+0x1c>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e0b6      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x18a>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a00:	d03e      	beq.n	8002a80 <HAL_TIM_ConfigClockSource+0xd8>
 8002a02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a06:	f200 8087 	bhi.w	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a0e:	f000 8086 	beq.w	8002b1e <HAL_TIM_ConfigClockSource+0x176>
 8002a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a16:	d87f      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a18:	2b70      	cmp	r3, #112	; 0x70
 8002a1a:	d01a      	beq.n	8002a52 <HAL_TIM_ConfigClockSource+0xaa>
 8002a1c:	2b70      	cmp	r3, #112	; 0x70
 8002a1e:	d87b      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a20:	2b60      	cmp	r3, #96	; 0x60
 8002a22:	d050      	beq.n	8002ac6 <HAL_TIM_ConfigClockSource+0x11e>
 8002a24:	2b60      	cmp	r3, #96	; 0x60
 8002a26:	d877      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a28:	2b50      	cmp	r3, #80	; 0x50
 8002a2a:	d03c      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0xfe>
 8002a2c:	2b50      	cmp	r3, #80	; 0x50
 8002a2e:	d873      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a30:	2b40      	cmp	r3, #64	; 0x40
 8002a32:	d058      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x13e>
 8002a34:	2b40      	cmp	r3, #64	; 0x40
 8002a36:	d86f      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a38:	2b30      	cmp	r3, #48	; 0x30
 8002a3a:	d064      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x15e>
 8002a3c:	2b30      	cmp	r3, #48	; 0x30
 8002a3e:	d86b      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d060      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x15e>
 8002a44:	2b20      	cmp	r3, #32
 8002a46:	d867      	bhi.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d05c      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x15e>
 8002a4c:	2b10      	cmp	r3, #16
 8002a4e:	d05a      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0x15e>
 8002a50:	e062      	b.n	8002b18 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a62:	f000 fd43 	bl	80034ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	609a      	str	r2, [r3, #8]
      break;
 8002a7e:	e04f      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a90:	f000 fd2c 	bl	80034ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aa2:	609a      	str	r2, [r3, #8]
      break;
 8002aa4:	e03c      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	f000 fca0 	bl	80033f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2150      	movs	r1, #80	; 0x50
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fcf9 	bl	80034b6 <TIM_ITRx_SetConfig>
      break;
 8002ac4:	e02c      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f000 fcbf 	bl	8003456 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2160      	movs	r1, #96	; 0x60
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 fce9 	bl	80034b6 <TIM_ITRx_SetConfig>
      break;
 8002ae4:	e01c      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002af2:	461a      	mov	r2, r3
 8002af4:	f000 fc80 	bl	80033f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2140      	movs	r1, #64	; 0x40
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fcd9 	bl	80034b6 <TIM_ITRx_SetConfig>
      break;
 8002b04:	e00c      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4610      	mov	r0, r2
 8002b12:	f000 fcd0 	bl	80034b6 <TIM_ITRx_SetConfig>
      break;
 8002b16:	e003      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b1c:	e000      	b.n	8002b20 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002b1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b82:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d107      	bne.n	8002b9e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b9c:	e02a      	b.n	8002bf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d107      	bne.n	8002bb8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2202      	movs	r2, #2
 8002bac:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bb6:	e01d      	b.n	8002bf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d107      	bne.n	8002bd2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2204      	movs	r2, #4
 8002bc6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bd0:	e010      	b.n	8002bf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d107      	bne.n	8002bec <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2208      	movs	r2, #8
 8002be0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bea:	e003      	b.n	8002bf4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7ff ffb4 	bl	8002b62 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	771a      	strb	r2, [r3, #28]
}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c14:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d10b      	bne.n	8002c38 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d136      	bne.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c36:	e031      	b.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d10b      	bne.n	8002c5a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2202      	movs	r2, #2
 8002c46:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69db      	ldr	r3, [r3, #28]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d125      	bne.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c58:	e020      	b.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d10b      	bne.n	8002c7c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2204      	movs	r2, #4
 8002c68:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d114      	bne.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c7a:	e00f      	b.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d10a      	bne.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2208      	movs	r2, #8
 8002c8a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d103      	bne.n	8002c9c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f7ff ff4c 	bl	8002b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	771a      	strb	r2, [r3, #28]
}
 8002ca8:	bf00      	nop
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d103      	bne.n	8002cd0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	771a      	strb	r2, [r3, #28]
 8002cce:	e019      	b.n	8002d04 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d103      	bne.n	8002ce2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2202      	movs	r2, #2
 8002cde:	771a      	strb	r2, [r3, #28]
 8002ce0:	e010      	b.n	8002d04 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d103      	bne.n	8002cf4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2204      	movs	r2, #4
 8002cf0:	771a      	strb	r2, [r3, #28]
 8002cf2:	e007      	b.n	8002d04 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d102      	bne.n	8002d04 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2208      	movs	r2, #8
 8002d02:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff ff22 	bl	8002b4e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	771a      	strb	r2, [r3, #28]
}
 8002d10:	bf00      	nop
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a40      	ldr	r2, [pc, #256]	; (8002e2c <TIM_Base_SetConfig+0x114>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d013      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d36:	d00f      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3d      	ldr	r2, [pc, #244]	; (8002e30 <TIM_Base_SetConfig+0x118>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d00b      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3c      	ldr	r2, [pc, #240]	; (8002e34 <TIM_Base_SetConfig+0x11c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d007      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3b      	ldr	r2, [pc, #236]	; (8002e38 <TIM_Base_SetConfig+0x120>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d003      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a3a      	ldr	r2, [pc, #232]	; (8002e3c <TIM_Base_SetConfig+0x124>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d108      	bne.n	8002d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a2f      	ldr	r2, [pc, #188]	; (8002e2c <TIM_Base_SetConfig+0x114>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d01f      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d78:	d01b      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a2c      	ldr	r2, [pc, #176]	; (8002e30 <TIM_Base_SetConfig+0x118>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d017      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a2b      	ldr	r2, [pc, #172]	; (8002e34 <TIM_Base_SetConfig+0x11c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d013      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a2a      	ldr	r2, [pc, #168]	; (8002e38 <TIM_Base_SetConfig+0x120>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00f      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a29      	ldr	r2, [pc, #164]	; (8002e3c <TIM_Base_SetConfig+0x124>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00b      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a28      	ldr	r2, [pc, #160]	; (8002e40 <TIM_Base_SetConfig+0x128>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d007      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a27      	ldr	r2, [pc, #156]	; (8002e44 <TIM_Base_SetConfig+0x12c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d003      	beq.n	8002db2 <TIM_Base_SetConfig+0x9a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a26      	ldr	r2, [pc, #152]	; (8002e48 <TIM_Base_SetConfig+0x130>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d108      	bne.n	8002dc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a10      	ldr	r2, [pc, #64]	; (8002e2c <TIM_Base_SetConfig+0x114>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d00f      	beq.n	8002e10 <TIM_Base_SetConfig+0xf8>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a12      	ldr	r2, [pc, #72]	; (8002e3c <TIM_Base_SetConfig+0x124>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d00b      	beq.n	8002e10 <TIM_Base_SetConfig+0xf8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a11      	ldr	r2, [pc, #68]	; (8002e40 <TIM_Base_SetConfig+0x128>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d007      	beq.n	8002e10 <TIM_Base_SetConfig+0xf8>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a10      	ldr	r2, [pc, #64]	; (8002e44 <TIM_Base_SetConfig+0x12c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d003      	beq.n	8002e10 <TIM_Base_SetConfig+0xf8>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a0f      	ldr	r2, [pc, #60]	; (8002e48 <TIM_Base_SetConfig+0x130>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d103      	bne.n	8002e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	691a      	ldr	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	615a      	str	r2, [r3, #20]
}
 8002e1e:	bf00      	nop
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	40000400 	.word	0x40000400
 8002e34:	40000800 	.word	0x40000800
 8002e38:	40000c00 	.word	0x40000c00
 8002e3c:	40013400 	.word	0x40013400
 8002e40:	40014000 	.word	0x40014000
 8002e44:	40014400 	.word	0x40014400
 8002e48:	40014800 	.word	0x40014800

08002e4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	f023 0201 	bic.w	r2, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f023 0303 	bic.w	r3, r3, #3
 8002e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f023 0302 	bic.w	r3, r3, #2
 8002e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a2c      	ldr	r2, [pc, #176]	; (8002f58 <TIM_OC1_SetConfig+0x10c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d00f      	beq.n	8002ecc <TIM_OC1_SetConfig+0x80>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a2b      	ldr	r2, [pc, #172]	; (8002f5c <TIM_OC1_SetConfig+0x110>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d00b      	beq.n	8002ecc <TIM_OC1_SetConfig+0x80>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a2a      	ldr	r2, [pc, #168]	; (8002f60 <TIM_OC1_SetConfig+0x114>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d007      	beq.n	8002ecc <TIM_OC1_SetConfig+0x80>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a29      	ldr	r2, [pc, #164]	; (8002f64 <TIM_OC1_SetConfig+0x118>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d003      	beq.n	8002ecc <TIM_OC1_SetConfig+0x80>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a28      	ldr	r2, [pc, #160]	; (8002f68 <TIM_OC1_SetConfig+0x11c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d10c      	bne.n	8002ee6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f023 0308 	bic.w	r3, r3, #8
 8002ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f023 0304 	bic.w	r3, r3, #4
 8002ee4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a1b      	ldr	r2, [pc, #108]	; (8002f58 <TIM_OC1_SetConfig+0x10c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d00f      	beq.n	8002f0e <TIM_OC1_SetConfig+0xc2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a1a      	ldr	r2, [pc, #104]	; (8002f5c <TIM_OC1_SetConfig+0x110>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d00b      	beq.n	8002f0e <TIM_OC1_SetConfig+0xc2>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a19      	ldr	r2, [pc, #100]	; (8002f60 <TIM_OC1_SetConfig+0x114>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d007      	beq.n	8002f0e <TIM_OC1_SetConfig+0xc2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a18      	ldr	r2, [pc, #96]	; (8002f64 <TIM_OC1_SetConfig+0x118>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d003      	beq.n	8002f0e <TIM_OC1_SetConfig+0xc2>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a17      	ldr	r2, [pc, #92]	; (8002f68 <TIM_OC1_SetConfig+0x11c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d111      	bne.n	8002f32 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	621a      	str	r2, [r3, #32]
}
 8002f4c:	bf00      	nop
 8002f4e:	371c      	adds	r7, #28
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	40012c00 	.word	0x40012c00
 8002f5c:	40013400 	.word	0x40013400
 8002f60:	40014000 	.word	0x40014000
 8002f64:	40014400 	.word	0x40014400
 8002f68:	40014800 	.word	0x40014800

08002f6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b087      	sub	sp, #28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	f023 0210 	bic.w	r2, r3, #16
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	021b      	lsls	r3, r3, #8
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f023 0320 	bic.w	r3, r3, #32
 8002fba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a28      	ldr	r2, [pc, #160]	; (800306c <TIM_OC2_SetConfig+0x100>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d003      	beq.n	8002fd8 <TIM_OC2_SetConfig+0x6c>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a27      	ldr	r2, [pc, #156]	; (8003070 <TIM_OC2_SetConfig+0x104>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d10d      	bne.n	8002ff4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ff2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a1d      	ldr	r2, [pc, #116]	; (800306c <TIM_OC2_SetConfig+0x100>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d00f      	beq.n	800301c <TIM_OC2_SetConfig+0xb0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a1c      	ldr	r2, [pc, #112]	; (8003070 <TIM_OC2_SetConfig+0x104>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d00b      	beq.n	800301c <TIM_OC2_SetConfig+0xb0>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a1b      	ldr	r2, [pc, #108]	; (8003074 <TIM_OC2_SetConfig+0x108>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d007      	beq.n	800301c <TIM_OC2_SetConfig+0xb0>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a1a      	ldr	r2, [pc, #104]	; (8003078 <TIM_OC2_SetConfig+0x10c>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d003      	beq.n	800301c <TIM_OC2_SetConfig+0xb0>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a19      	ldr	r2, [pc, #100]	; (800307c <TIM_OC2_SetConfig+0x110>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d113      	bne.n	8003044 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003022:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800302a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4313      	orrs	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	621a      	str	r2, [r3, #32]
}
 800305e:	bf00      	nop
 8003060:	371c      	adds	r7, #28
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40013400 	.word	0x40013400
 8003074:	40014000 	.word	0x40014000
 8003078:	40014400 	.word	0x40014400
 800307c:	40014800 	.word	0x40014800

08003080 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0303 	bic.w	r3, r3, #3
 80030ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a27      	ldr	r2, [pc, #156]	; (800317c <TIM_OC3_SetConfig+0xfc>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d003      	beq.n	80030ea <TIM_OC3_SetConfig+0x6a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a26      	ldr	r2, [pc, #152]	; (8003180 <TIM_OC3_SetConfig+0x100>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d10d      	bne.n	8003106 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a1c      	ldr	r2, [pc, #112]	; (800317c <TIM_OC3_SetConfig+0xfc>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d00f      	beq.n	800312e <TIM_OC3_SetConfig+0xae>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a1b      	ldr	r2, [pc, #108]	; (8003180 <TIM_OC3_SetConfig+0x100>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d00b      	beq.n	800312e <TIM_OC3_SetConfig+0xae>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a1a      	ldr	r2, [pc, #104]	; (8003184 <TIM_OC3_SetConfig+0x104>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d007      	beq.n	800312e <TIM_OC3_SetConfig+0xae>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a19      	ldr	r2, [pc, #100]	; (8003188 <TIM_OC3_SetConfig+0x108>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d003      	beq.n	800312e <TIM_OC3_SetConfig+0xae>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a18      	ldr	r2, [pc, #96]	; (800318c <TIM_OC3_SetConfig+0x10c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d113      	bne.n	8003156 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800313c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4313      	orrs	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	4313      	orrs	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	621a      	str	r2, [r3, #32]
}
 8003170:	bf00      	nop
 8003172:	371c      	adds	r7, #28
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	40012c00 	.word	0x40012c00
 8003180:	40013400 	.word	0x40013400
 8003184:	40014000 	.word	0x40014000
 8003188:	40014400 	.word	0x40014400
 800318c:	40014800 	.word	0x40014800

08003190 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	031b      	lsls	r3, r3, #12
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a18      	ldr	r2, [pc, #96]	; (8003250 <TIM_OC4_SetConfig+0xc0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00f      	beq.n	8003214 <TIM_OC4_SetConfig+0x84>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a17      	ldr	r2, [pc, #92]	; (8003254 <TIM_OC4_SetConfig+0xc4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00b      	beq.n	8003214 <TIM_OC4_SetConfig+0x84>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a16      	ldr	r2, [pc, #88]	; (8003258 <TIM_OC4_SetConfig+0xc8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d007      	beq.n	8003214 <TIM_OC4_SetConfig+0x84>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a15      	ldr	r2, [pc, #84]	; (800325c <TIM_OC4_SetConfig+0xcc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d003      	beq.n	8003214 <TIM_OC4_SetConfig+0x84>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a14      	ldr	r2, [pc, #80]	; (8003260 <TIM_OC4_SetConfig+0xd0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d109      	bne.n	8003228 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800321a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	019b      	lsls	r3, r3, #6
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	621a      	str	r2, [r3, #32]
}
 8003242:	bf00      	nop
 8003244:	371c      	adds	r7, #28
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40013400 	.word	0x40013400
 8003258:	40014000 	.word	0x40014000
 800325c:	40014400 	.word	0x40014400
 8003260:	40014800 	.word	0x40014800

08003264 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80032a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	041b      	lsls	r3, r3, #16
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a17      	ldr	r2, [pc, #92]	; (8003318 <TIM_OC5_SetConfig+0xb4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00f      	beq.n	80032de <TIM_OC5_SetConfig+0x7a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a16      	ldr	r2, [pc, #88]	; (800331c <TIM_OC5_SetConfig+0xb8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d00b      	beq.n	80032de <TIM_OC5_SetConfig+0x7a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a15      	ldr	r2, [pc, #84]	; (8003320 <TIM_OC5_SetConfig+0xbc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d007      	beq.n	80032de <TIM_OC5_SetConfig+0x7a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a14      	ldr	r2, [pc, #80]	; (8003324 <TIM_OC5_SetConfig+0xc0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d003      	beq.n	80032de <TIM_OC5_SetConfig+0x7a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a13      	ldr	r2, [pc, #76]	; (8003328 <TIM_OC5_SetConfig+0xc4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d109      	bne.n	80032f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	621a      	str	r2, [r3, #32]
}
 800330c:	bf00      	nop
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	40012c00 	.word	0x40012c00
 800331c:	40013400 	.word	0x40013400
 8003320:	40014000 	.word	0x40014000
 8003324:	40014400 	.word	0x40014400
 8003328:	40014800 	.word	0x40014800

0800332c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800335a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	021b      	lsls	r3, r3, #8
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	4313      	orrs	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003372:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	051b      	lsls	r3, r3, #20
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	4313      	orrs	r3, r2
 800337e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a18      	ldr	r2, [pc, #96]	; (80033e4 <TIM_OC6_SetConfig+0xb8>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00f      	beq.n	80033a8 <TIM_OC6_SetConfig+0x7c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a17      	ldr	r2, [pc, #92]	; (80033e8 <TIM_OC6_SetConfig+0xbc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d00b      	beq.n	80033a8 <TIM_OC6_SetConfig+0x7c>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a16      	ldr	r2, [pc, #88]	; (80033ec <TIM_OC6_SetConfig+0xc0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d007      	beq.n	80033a8 <TIM_OC6_SetConfig+0x7c>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a15      	ldr	r2, [pc, #84]	; (80033f0 <TIM_OC6_SetConfig+0xc4>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d003      	beq.n	80033a8 <TIM_OC6_SetConfig+0x7c>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a14      	ldr	r2, [pc, #80]	; (80033f4 <TIM_OC6_SetConfig+0xc8>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d109      	bne.n	80033bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	029b      	lsls	r3, r3, #10
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	621a      	str	r2, [r3, #32]
}
 80033d6:	bf00      	nop
 80033d8:	371c      	adds	r7, #28
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	40012c00 	.word	0x40012c00
 80033e8:	40013400 	.word	0x40013400
 80033ec:	40014000 	.word	0x40014000
 80033f0:	40014400 	.word	0x40014400
 80033f4:	40014800 	.word	0x40014800

080033f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b087      	sub	sp, #28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	f023 0201 	bic.w	r2, r3, #1
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	4313      	orrs	r3, r2
 800342c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f023 030a 	bic.w	r3, r3, #10
 8003434:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
 800343c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	621a      	str	r2, [r3, #32]
}
 800344a:	bf00      	nop
 800344c:	371c      	adds	r7, #28
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003456:	b480      	push	{r7}
 8003458:	b087      	sub	sp, #28
 800345a:	af00      	add	r7, sp, #0
 800345c:	60f8      	str	r0, [r7, #12]
 800345e:	60b9      	str	r1, [r7, #8]
 8003460:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f023 0210 	bic.w	r2, r3, #16
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003480:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	031b      	lsls	r3, r3, #12
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003492:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	4313      	orrs	r3, r2
 800349c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	621a      	str	r2, [r3, #32]
}
 80034aa:	bf00      	nop
 80034ac:	371c      	adds	r7, #28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b085      	sub	sp, #20
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f043 0307 	orr.w	r3, r3, #7
 80034d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	609a      	str	r2, [r3, #8]
}
 80034e0:	bf00      	nop
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
 80034f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003506:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	021a      	lsls	r2, r3, #8
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	431a      	orrs	r2, r3
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	4313      	orrs	r3, r2
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4313      	orrs	r3, r2
 8003518:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	609a      	str	r2, [r3, #8]
}
 8003520:	bf00      	nop
 8003522:	371c      	adds	r7, #28
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800352c:	b480      	push	{r7}
 800352e:	b087      	sub	sp, #28
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	2201      	movs	r2, #1
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a1a      	ldr	r2, [r3, #32]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	43db      	mvns	r3, r3
 800354e:	401a      	ands	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6a1a      	ldr	r2, [r3, #32]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 031f 	and.w	r3, r3, #31
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	fa01 f303 	lsl.w	r3, r1, r3
 8003564:	431a      	orrs	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	621a      	str	r2, [r3, #32]
}
 800356a:	bf00      	nop
 800356c:	371c      	adds	r7, #28
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800358c:	2302      	movs	r3, #2
 800358e:	e068      	b.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a2e      	ldr	r2, [pc, #184]	; (8003670 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d004      	beq.n	80035c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a2d      	ldr	r2, [pc, #180]	; (8003674 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d108      	bne.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80035ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1e      	ldr	r2, [pc, #120]	; (8003670 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d01d      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003602:	d018      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1b      	ldr	r2, [pc, #108]	; (8003678 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d013      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1a      	ldr	r2, [pc, #104]	; (800367c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d00e      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a18      	ldr	r2, [pc, #96]	; (8003680 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d009      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a13      	ldr	r2, [pc, #76]	; (8003674 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d004      	beq.n	8003636 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a14      	ldr	r2, [pc, #80]	; (8003684 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d10c      	bne.n	8003650 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800363c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	4313      	orrs	r3, r2
 8003646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3714      	adds	r7, #20
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	40012c00 	.word	0x40012c00
 8003674:	40013400 	.word	0x40013400
 8003678:	40000400 	.word	0x40000400
 800367c:	40000800 	.word	0x40000800
 8003680:	40000c00 	.word	0x40000c00
 8003684:	40014000 	.word	0x40014000

08003688 <rand>:
 8003688:	4b16      	ldr	r3, [pc, #88]	; (80036e4 <rand+0x5c>)
 800368a:	b510      	push	{r4, lr}
 800368c:	681c      	ldr	r4, [r3, #0]
 800368e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003690:	b9b3      	cbnz	r3, 80036c0 <rand+0x38>
 8003692:	2018      	movs	r0, #24
 8003694:	f000 fa22 	bl	8003adc <malloc>
 8003698:	4602      	mov	r2, r0
 800369a:	6320      	str	r0, [r4, #48]	; 0x30
 800369c:	b920      	cbnz	r0, 80036a8 <rand+0x20>
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <rand+0x60>)
 80036a0:	4812      	ldr	r0, [pc, #72]	; (80036ec <rand+0x64>)
 80036a2:	2152      	movs	r1, #82	; 0x52
 80036a4:	f000 f9b0 	bl	8003a08 <__assert_func>
 80036a8:	4911      	ldr	r1, [pc, #68]	; (80036f0 <rand+0x68>)
 80036aa:	4b12      	ldr	r3, [pc, #72]	; (80036f4 <rand+0x6c>)
 80036ac:	e9c0 1300 	strd	r1, r3, [r0]
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <rand+0x70>)
 80036b2:	6083      	str	r3, [r0, #8]
 80036b4:	230b      	movs	r3, #11
 80036b6:	8183      	strh	r3, [r0, #12]
 80036b8:	2100      	movs	r1, #0
 80036ba:	2001      	movs	r0, #1
 80036bc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80036c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80036c2:	480e      	ldr	r0, [pc, #56]	; (80036fc <rand+0x74>)
 80036c4:	690b      	ldr	r3, [r1, #16]
 80036c6:	694c      	ldr	r4, [r1, #20]
 80036c8:	4a0d      	ldr	r2, [pc, #52]	; (8003700 <rand+0x78>)
 80036ca:	4358      	muls	r0, r3
 80036cc:	fb02 0004 	mla	r0, r2, r4, r0
 80036d0:	fba3 3202 	umull	r3, r2, r3, r2
 80036d4:	3301      	adds	r3, #1
 80036d6:	eb40 0002 	adc.w	r0, r0, r2
 80036da:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80036de:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80036e2:	bd10      	pop	{r4, pc}
 80036e4:	20000064 	.word	0x20000064
 80036e8:	080047ac 	.word	0x080047ac
 80036ec:	080047c3 	.word	0x080047c3
 80036f0:	abcd330e 	.word	0xabcd330e
 80036f4:	e66d1234 	.word	0xe66d1234
 80036f8:	0005deec 	.word	0x0005deec
 80036fc:	5851f42d 	.word	0x5851f42d
 8003700:	4c957f2d 	.word	0x4c957f2d

08003704 <std>:
 8003704:	2300      	movs	r3, #0
 8003706:	b510      	push	{r4, lr}
 8003708:	4604      	mov	r4, r0
 800370a:	e9c0 3300 	strd	r3, r3, [r0]
 800370e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003712:	6083      	str	r3, [r0, #8]
 8003714:	8181      	strh	r1, [r0, #12]
 8003716:	6643      	str	r3, [r0, #100]	; 0x64
 8003718:	81c2      	strh	r2, [r0, #14]
 800371a:	6183      	str	r3, [r0, #24]
 800371c:	4619      	mov	r1, r3
 800371e:	2208      	movs	r2, #8
 8003720:	305c      	adds	r0, #92	; 0x5c
 8003722:	f000 f8f4 	bl	800390e <memset>
 8003726:	4b0d      	ldr	r3, [pc, #52]	; (800375c <std+0x58>)
 8003728:	6263      	str	r3, [r4, #36]	; 0x24
 800372a:	4b0d      	ldr	r3, [pc, #52]	; (8003760 <std+0x5c>)
 800372c:	62a3      	str	r3, [r4, #40]	; 0x28
 800372e:	4b0d      	ldr	r3, [pc, #52]	; (8003764 <std+0x60>)
 8003730:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <std+0x64>)
 8003734:	6323      	str	r3, [r4, #48]	; 0x30
 8003736:	4b0d      	ldr	r3, [pc, #52]	; (800376c <std+0x68>)
 8003738:	6224      	str	r4, [r4, #32]
 800373a:	429c      	cmp	r4, r3
 800373c:	d006      	beq.n	800374c <std+0x48>
 800373e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003742:	4294      	cmp	r4, r2
 8003744:	d002      	beq.n	800374c <std+0x48>
 8003746:	33d0      	adds	r3, #208	; 0xd0
 8003748:	429c      	cmp	r4, r3
 800374a:	d105      	bne.n	8003758 <std+0x54>
 800374c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003754:	f000 b954 	b.w	8003a00 <__retarget_lock_init_recursive>
 8003758:	bd10      	pop	{r4, pc}
 800375a:	bf00      	nop
 800375c:	08003889 	.word	0x08003889
 8003760:	080038ab 	.word	0x080038ab
 8003764:	080038e3 	.word	0x080038e3
 8003768:	08003907 	.word	0x08003907
 800376c:	200001f4 	.word	0x200001f4

08003770 <stdio_exit_handler>:
 8003770:	4a02      	ldr	r2, [pc, #8]	; (800377c <stdio_exit_handler+0xc>)
 8003772:	4903      	ldr	r1, [pc, #12]	; (8003780 <stdio_exit_handler+0x10>)
 8003774:	4803      	ldr	r0, [pc, #12]	; (8003784 <stdio_exit_handler+0x14>)
 8003776:	f000 b869 	b.w	800384c <_fwalk_sglue>
 800377a:	bf00      	nop
 800377c:	2000000c 	.word	0x2000000c
 8003780:	08003d51 	.word	0x08003d51
 8003784:	20000018 	.word	0x20000018

08003788 <cleanup_stdio>:
 8003788:	6841      	ldr	r1, [r0, #4]
 800378a:	4b0c      	ldr	r3, [pc, #48]	; (80037bc <cleanup_stdio+0x34>)
 800378c:	4299      	cmp	r1, r3
 800378e:	b510      	push	{r4, lr}
 8003790:	4604      	mov	r4, r0
 8003792:	d001      	beq.n	8003798 <cleanup_stdio+0x10>
 8003794:	f000 fadc 	bl	8003d50 <_fflush_r>
 8003798:	68a1      	ldr	r1, [r4, #8]
 800379a:	4b09      	ldr	r3, [pc, #36]	; (80037c0 <cleanup_stdio+0x38>)
 800379c:	4299      	cmp	r1, r3
 800379e:	d002      	beq.n	80037a6 <cleanup_stdio+0x1e>
 80037a0:	4620      	mov	r0, r4
 80037a2:	f000 fad5 	bl	8003d50 <_fflush_r>
 80037a6:	68e1      	ldr	r1, [r4, #12]
 80037a8:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <cleanup_stdio+0x3c>)
 80037aa:	4299      	cmp	r1, r3
 80037ac:	d004      	beq.n	80037b8 <cleanup_stdio+0x30>
 80037ae:	4620      	mov	r0, r4
 80037b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037b4:	f000 bacc 	b.w	8003d50 <_fflush_r>
 80037b8:	bd10      	pop	{r4, pc}
 80037ba:	bf00      	nop
 80037bc:	200001f4 	.word	0x200001f4
 80037c0:	2000025c 	.word	0x2000025c
 80037c4:	200002c4 	.word	0x200002c4

080037c8 <global_stdio_init.part.0>:
 80037c8:	b510      	push	{r4, lr}
 80037ca:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <global_stdio_init.part.0+0x30>)
 80037cc:	4c0b      	ldr	r4, [pc, #44]	; (80037fc <global_stdio_init.part.0+0x34>)
 80037ce:	4a0c      	ldr	r2, [pc, #48]	; (8003800 <global_stdio_init.part.0+0x38>)
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4620      	mov	r0, r4
 80037d4:	2200      	movs	r2, #0
 80037d6:	2104      	movs	r1, #4
 80037d8:	f7ff ff94 	bl	8003704 <std>
 80037dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80037e0:	2201      	movs	r2, #1
 80037e2:	2109      	movs	r1, #9
 80037e4:	f7ff ff8e 	bl	8003704 <std>
 80037e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80037ec:	2202      	movs	r2, #2
 80037ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f2:	2112      	movs	r1, #18
 80037f4:	f7ff bf86 	b.w	8003704 <std>
 80037f8:	2000032c 	.word	0x2000032c
 80037fc:	200001f4 	.word	0x200001f4
 8003800:	08003771 	.word	0x08003771

08003804 <__sfp_lock_acquire>:
 8003804:	4801      	ldr	r0, [pc, #4]	; (800380c <__sfp_lock_acquire+0x8>)
 8003806:	f000 b8fc 	b.w	8003a02 <__retarget_lock_acquire_recursive>
 800380a:	bf00      	nop
 800380c:	20000335 	.word	0x20000335

08003810 <__sfp_lock_release>:
 8003810:	4801      	ldr	r0, [pc, #4]	; (8003818 <__sfp_lock_release+0x8>)
 8003812:	f000 b8f7 	b.w	8003a04 <__retarget_lock_release_recursive>
 8003816:	bf00      	nop
 8003818:	20000335 	.word	0x20000335

0800381c <__sinit>:
 800381c:	b510      	push	{r4, lr}
 800381e:	4604      	mov	r4, r0
 8003820:	f7ff fff0 	bl	8003804 <__sfp_lock_acquire>
 8003824:	6a23      	ldr	r3, [r4, #32]
 8003826:	b11b      	cbz	r3, 8003830 <__sinit+0x14>
 8003828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800382c:	f7ff bff0 	b.w	8003810 <__sfp_lock_release>
 8003830:	4b04      	ldr	r3, [pc, #16]	; (8003844 <__sinit+0x28>)
 8003832:	6223      	str	r3, [r4, #32]
 8003834:	4b04      	ldr	r3, [pc, #16]	; (8003848 <__sinit+0x2c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1f5      	bne.n	8003828 <__sinit+0xc>
 800383c:	f7ff ffc4 	bl	80037c8 <global_stdio_init.part.0>
 8003840:	e7f2      	b.n	8003828 <__sinit+0xc>
 8003842:	bf00      	nop
 8003844:	08003789 	.word	0x08003789
 8003848:	2000032c 	.word	0x2000032c

0800384c <_fwalk_sglue>:
 800384c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003850:	4607      	mov	r7, r0
 8003852:	4688      	mov	r8, r1
 8003854:	4614      	mov	r4, r2
 8003856:	2600      	movs	r6, #0
 8003858:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800385c:	f1b9 0901 	subs.w	r9, r9, #1
 8003860:	d505      	bpl.n	800386e <_fwalk_sglue+0x22>
 8003862:	6824      	ldr	r4, [r4, #0]
 8003864:	2c00      	cmp	r4, #0
 8003866:	d1f7      	bne.n	8003858 <_fwalk_sglue+0xc>
 8003868:	4630      	mov	r0, r6
 800386a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800386e:	89ab      	ldrh	r3, [r5, #12]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d907      	bls.n	8003884 <_fwalk_sglue+0x38>
 8003874:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003878:	3301      	adds	r3, #1
 800387a:	d003      	beq.n	8003884 <_fwalk_sglue+0x38>
 800387c:	4629      	mov	r1, r5
 800387e:	4638      	mov	r0, r7
 8003880:	47c0      	blx	r8
 8003882:	4306      	orrs	r6, r0
 8003884:	3568      	adds	r5, #104	; 0x68
 8003886:	e7e9      	b.n	800385c <_fwalk_sglue+0x10>

08003888 <__sread>:
 8003888:	b510      	push	{r4, lr}
 800388a:	460c      	mov	r4, r1
 800388c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003890:	f000 f868 	bl	8003964 <_read_r>
 8003894:	2800      	cmp	r0, #0
 8003896:	bfab      	itete	ge
 8003898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800389a:	89a3      	ldrhlt	r3, [r4, #12]
 800389c:	181b      	addge	r3, r3, r0
 800389e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80038a2:	bfac      	ite	ge
 80038a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80038a6:	81a3      	strhlt	r3, [r4, #12]
 80038a8:	bd10      	pop	{r4, pc}

080038aa <__swrite>:
 80038aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038ae:	461f      	mov	r7, r3
 80038b0:	898b      	ldrh	r3, [r1, #12]
 80038b2:	05db      	lsls	r3, r3, #23
 80038b4:	4605      	mov	r5, r0
 80038b6:	460c      	mov	r4, r1
 80038b8:	4616      	mov	r6, r2
 80038ba:	d505      	bpl.n	80038c8 <__swrite+0x1e>
 80038bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038c0:	2302      	movs	r3, #2
 80038c2:	2200      	movs	r2, #0
 80038c4:	f000 f83c 	bl	8003940 <_lseek_r>
 80038c8:	89a3      	ldrh	r3, [r4, #12]
 80038ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038d2:	81a3      	strh	r3, [r4, #12]
 80038d4:	4632      	mov	r2, r6
 80038d6:	463b      	mov	r3, r7
 80038d8:	4628      	mov	r0, r5
 80038da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038de:	f000 b853 	b.w	8003988 <_write_r>

080038e2 <__sseek>:
 80038e2:	b510      	push	{r4, lr}
 80038e4:	460c      	mov	r4, r1
 80038e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038ea:	f000 f829 	bl	8003940 <_lseek_r>
 80038ee:	1c43      	adds	r3, r0, #1
 80038f0:	89a3      	ldrh	r3, [r4, #12]
 80038f2:	bf15      	itete	ne
 80038f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80038f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80038fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80038fe:	81a3      	strheq	r3, [r4, #12]
 8003900:	bf18      	it	ne
 8003902:	81a3      	strhne	r3, [r4, #12]
 8003904:	bd10      	pop	{r4, pc}

08003906 <__sclose>:
 8003906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800390a:	f000 b809 	b.w	8003920 <_close_r>

0800390e <memset>:
 800390e:	4402      	add	r2, r0
 8003910:	4603      	mov	r3, r0
 8003912:	4293      	cmp	r3, r2
 8003914:	d100      	bne.n	8003918 <memset+0xa>
 8003916:	4770      	bx	lr
 8003918:	f803 1b01 	strb.w	r1, [r3], #1
 800391c:	e7f9      	b.n	8003912 <memset+0x4>
	...

08003920 <_close_r>:
 8003920:	b538      	push	{r3, r4, r5, lr}
 8003922:	4d06      	ldr	r5, [pc, #24]	; (800393c <_close_r+0x1c>)
 8003924:	2300      	movs	r3, #0
 8003926:	4604      	mov	r4, r0
 8003928:	4608      	mov	r0, r1
 800392a:	602b      	str	r3, [r5, #0]
 800392c:	f7fc fe29 	bl	8000582 <_close>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	d102      	bne.n	800393a <_close_r+0x1a>
 8003934:	682b      	ldr	r3, [r5, #0]
 8003936:	b103      	cbz	r3, 800393a <_close_r+0x1a>
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	bd38      	pop	{r3, r4, r5, pc}
 800393c:	20000330 	.word	0x20000330

08003940 <_lseek_r>:
 8003940:	b538      	push	{r3, r4, r5, lr}
 8003942:	4d07      	ldr	r5, [pc, #28]	; (8003960 <_lseek_r+0x20>)
 8003944:	4604      	mov	r4, r0
 8003946:	4608      	mov	r0, r1
 8003948:	4611      	mov	r1, r2
 800394a:	2200      	movs	r2, #0
 800394c:	602a      	str	r2, [r5, #0]
 800394e:	461a      	mov	r2, r3
 8003950:	f7fc fe3e 	bl	80005d0 <_lseek>
 8003954:	1c43      	adds	r3, r0, #1
 8003956:	d102      	bne.n	800395e <_lseek_r+0x1e>
 8003958:	682b      	ldr	r3, [r5, #0]
 800395a:	b103      	cbz	r3, 800395e <_lseek_r+0x1e>
 800395c:	6023      	str	r3, [r4, #0]
 800395e:	bd38      	pop	{r3, r4, r5, pc}
 8003960:	20000330 	.word	0x20000330

08003964 <_read_r>:
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4d07      	ldr	r5, [pc, #28]	; (8003984 <_read_r+0x20>)
 8003968:	4604      	mov	r4, r0
 800396a:	4608      	mov	r0, r1
 800396c:	4611      	mov	r1, r2
 800396e:	2200      	movs	r2, #0
 8003970:	602a      	str	r2, [r5, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	f7fc fdcc 	bl	8000510 <_read>
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d102      	bne.n	8003982 <_read_r+0x1e>
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	b103      	cbz	r3, 8003982 <_read_r+0x1e>
 8003980:	6023      	str	r3, [r4, #0]
 8003982:	bd38      	pop	{r3, r4, r5, pc}
 8003984:	20000330 	.word	0x20000330

08003988 <_write_r>:
 8003988:	b538      	push	{r3, r4, r5, lr}
 800398a:	4d07      	ldr	r5, [pc, #28]	; (80039a8 <_write_r+0x20>)
 800398c:	4604      	mov	r4, r0
 800398e:	4608      	mov	r0, r1
 8003990:	4611      	mov	r1, r2
 8003992:	2200      	movs	r2, #0
 8003994:	602a      	str	r2, [r5, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	f7fc fdd7 	bl	800054a <_write>
 800399c:	1c43      	adds	r3, r0, #1
 800399e:	d102      	bne.n	80039a6 <_write_r+0x1e>
 80039a0:	682b      	ldr	r3, [r5, #0]
 80039a2:	b103      	cbz	r3, 80039a6 <_write_r+0x1e>
 80039a4:	6023      	str	r3, [r4, #0]
 80039a6:	bd38      	pop	{r3, r4, r5, pc}
 80039a8:	20000330 	.word	0x20000330

080039ac <__errno>:
 80039ac:	4b01      	ldr	r3, [pc, #4]	; (80039b4 <__errno+0x8>)
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	20000064 	.word	0x20000064

080039b8 <__libc_init_array>:
 80039b8:	b570      	push	{r4, r5, r6, lr}
 80039ba:	4d0d      	ldr	r5, [pc, #52]	; (80039f0 <__libc_init_array+0x38>)
 80039bc:	4c0d      	ldr	r4, [pc, #52]	; (80039f4 <__libc_init_array+0x3c>)
 80039be:	1b64      	subs	r4, r4, r5
 80039c0:	10a4      	asrs	r4, r4, #2
 80039c2:	2600      	movs	r6, #0
 80039c4:	42a6      	cmp	r6, r4
 80039c6:	d109      	bne.n	80039dc <__libc_init_array+0x24>
 80039c8:	4d0b      	ldr	r5, [pc, #44]	; (80039f8 <__libc_init_array+0x40>)
 80039ca:	4c0c      	ldr	r4, [pc, #48]	; (80039fc <__libc_init_array+0x44>)
 80039cc:	f000 fe42 	bl	8004654 <_init>
 80039d0:	1b64      	subs	r4, r4, r5
 80039d2:	10a4      	asrs	r4, r4, #2
 80039d4:	2600      	movs	r6, #0
 80039d6:	42a6      	cmp	r6, r4
 80039d8:	d105      	bne.n	80039e6 <__libc_init_array+0x2e>
 80039da:	bd70      	pop	{r4, r5, r6, pc}
 80039dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e0:	4798      	blx	r3
 80039e2:	3601      	adds	r6, #1
 80039e4:	e7ee      	b.n	80039c4 <__libc_init_array+0xc>
 80039e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ea:	4798      	blx	r3
 80039ec:	3601      	adds	r6, #1
 80039ee:	e7f2      	b.n	80039d6 <__libc_init_array+0x1e>
 80039f0:	0800488c 	.word	0x0800488c
 80039f4:	0800488c 	.word	0x0800488c
 80039f8:	0800488c 	.word	0x0800488c
 80039fc:	08004890 	.word	0x08004890

08003a00 <__retarget_lock_init_recursive>:
 8003a00:	4770      	bx	lr

08003a02 <__retarget_lock_acquire_recursive>:
 8003a02:	4770      	bx	lr

08003a04 <__retarget_lock_release_recursive>:
 8003a04:	4770      	bx	lr
	...

08003a08 <__assert_func>:
 8003a08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003a0a:	4614      	mov	r4, r2
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <__assert_func+0x2c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4605      	mov	r5, r0
 8003a14:	68d8      	ldr	r0, [r3, #12]
 8003a16:	b14c      	cbz	r4, 8003a2c <__assert_func+0x24>
 8003a18:	4b07      	ldr	r3, [pc, #28]	; (8003a38 <__assert_func+0x30>)
 8003a1a:	9100      	str	r1, [sp, #0]
 8003a1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003a20:	4906      	ldr	r1, [pc, #24]	; (8003a3c <__assert_func+0x34>)
 8003a22:	462b      	mov	r3, r5
 8003a24:	f000 f9bc 	bl	8003da0 <fiprintf>
 8003a28:	f000 f9dc 	bl	8003de4 <abort>
 8003a2c:	4b04      	ldr	r3, [pc, #16]	; (8003a40 <__assert_func+0x38>)
 8003a2e:	461c      	mov	r4, r3
 8003a30:	e7f3      	b.n	8003a1a <__assert_func+0x12>
 8003a32:	bf00      	nop
 8003a34:	20000064 	.word	0x20000064
 8003a38:	0800481b 	.word	0x0800481b
 8003a3c:	08004828 	.word	0x08004828
 8003a40:	08004856 	.word	0x08004856

08003a44 <_free_r>:
 8003a44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a46:	2900      	cmp	r1, #0
 8003a48:	d044      	beq.n	8003ad4 <_free_r+0x90>
 8003a4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a4e:	9001      	str	r0, [sp, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f1a1 0404 	sub.w	r4, r1, #4
 8003a56:	bfb8      	it	lt
 8003a58:	18e4      	addlt	r4, r4, r3
 8003a5a:	f000 f8e7 	bl	8003c2c <__malloc_lock>
 8003a5e:	4a1e      	ldr	r2, [pc, #120]	; (8003ad8 <_free_r+0x94>)
 8003a60:	9801      	ldr	r0, [sp, #4]
 8003a62:	6813      	ldr	r3, [r2, #0]
 8003a64:	b933      	cbnz	r3, 8003a74 <_free_r+0x30>
 8003a66:	6063      	str	r3, [r4, #4]
 8003a68:	6014      	str	r4, [r2, #0]
 8003a6a:	b003      	add	sp, #12
 8003a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a70:	f000 b8e2 	b.w	8003c38 <__malloc_unlock>
 8003a74:	42a3      	cmp	r3, r4
 8003a76:	d908      	bls.n	8003a8a <_free_r+0x46>
 8003a78:	6825      	ldr	r5, [r4, #0]
 8003a7a:	1961      	adds	r1, r4, r5
 8003a7c:	428b      	cmp	r3, r1
 8003a7e:	bf01      	itttt	eq
 8003a80:	6819      	ldreq	r1, [r3, #0]
 8003a82:	685b      	ldreq	r3, [r3, #4]
 8003a84:	1949      	addeq	r1, r1, r5
 8003a86:	6021      	streq	r1, [r4, #0]
 8003a88:	e7ed      	b.n	8003a66 <_free_r+0x22>
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	b10b      	cbz	r3, 8003a94 <_free_r+0x50>
 8003a90:	42a3      	cmp	r3, r4
 8003a92:	d9fa      	bls.n	8003a8a <_free_r+0x46>
 8003a94:	6811      	ldr	r1, [r2, #0]
 8003a96:	1855      	adds	r5, r2, r1
 8003a98:	42a5      	cmp	r5, r4
 8003a9a:	d10b      	bne.n	8003ab4 <_free_r+0x70>
 8003a9c:	6824      	ldr	r4, [r4, #0]
 8003a9e:	4421      	add	r1, r4
 8003aa0:	1854      	adds	r4, r2, r1
 8003aa2:	42a3      	cmp	r3, r4
 8003aa4:	6011      	str	r1, [r2, #0]
 8003aa6:	d1e0      	bne.n	8003a6a <_free_r+0x26>
 8003aa8:	681c      	ldr	r4, [r3, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	6053      	str	r3, [r2, #4]
 8003aae:	440c      	add	r4, r1
 8003ab0:	6014      	str	r4, [r2, #0]
 8003ab2:	e7da      	b.n	8003a6a <_free_r+0x26>
 8003ab4:	d902      	bls.n	8003abc <_free_r+0x78>
 8003ab6:	230c      	movs	r3, #12
 8003ab8:	6003      	str	r3, [r0, #0]
 8003aba:	e7d6      	b.n	8003a6a <_free_r+0x26>
 8003abc:	6825      	ldr	r5, [r4, #0]
 8003abe:	1961      	adds	r1, r4, r5
 8003ac0:	428b      	cmp	r3, r1
 8003ac2:	bf04      	itt	eq
 8003ac4:	6819      	ldreq	r1, [r3, #0]
 8003ac6:	685b      	ldreq	r3, [r3, #4]
 8003ac8:	6063      	str	r3, [r4, #4]
 8003aca:	bf04      	itt	eq
 8003acc:	1949      	addeq	r1, r1, r5
 8003ace:	6021      	streq	r1, [r4, #0]
 8003ad0:	6054      	str	r4, [r2, #4]
 8003ad2:	e7ca      	b.n	8003a6a <_free_r+0x26>
 8003ad4:	b003      	add	sp, #12
 8003ad6:	bd30      	pop	{r4, r5, pc}
 8003ad8:	20000338 	.word	0x20000338

08003adc <malloc>:
 8003adc:	4b02      	ldr	r3, [pc, #8]	; (8003ae8 <malloc+0xc>)
 8003ade:	4601      	mov	r1, r0
 8003ae0:	6818      	ldr	r0, [r3, #0]
 8003ae2:	f000 b823 	b.w	8003b2c <_malloc_r>
 8003ae6:	bf00      	nop
 8003ae8:	20000064 	.word	0x20000064

08003aec <sbrk_aligned>:
 8003aec:	b570      	push	{r4, r5, r6, lr}
 8003aee:	4e0e      	ldr	r6, [pc, #56]	; (8003b28 <sbrk_aligned+0x3c>)
 8003af0:	460c      	mov	r4, r1
 8003af2:	6831      	ldr	r1, [r6, #0]
 8003af4:	4605      	mov	r5, r0
 8003af6:	b911      	cbnz	r1, 8003afe <sbrk_aligned+0x12>
 8003af8:	f000 f964 	bl	8003dc4 <_sbrk_r>
 8003afc:	6030      	str	r0, [r6, #0]
 8003afe:	4621      	mov	r1, r4
 8003b00:	4628      	mov	r0, r5
 8003b02:	f000 f95f 	bl	8003dc4 <_sbrk_r>
 8003b06:	1c43      	adds	r3, r0, #1
 8003b08:	d00a      	beq.n	8003b20 <sbrk_aligned+0x34>
 8003b0a:	1cc4      	adds	r4, r0, #3
 8003b0c:	f024 0403 	bic.w	r4, r4, #3
 8003b10:	42a0      	cmp	r0, r4
 8003b12:	d007      	beq.n	8003b24 <sbrk_aligned+0x38>
 8003b14:	1a21      	subs	r1, r4, r0
 8003b16:	4628      	mov	r0, r5
 8003b18:	f000 f954 	bl	8003dc4 <_sbrk_r>
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	d101      	bne.n	8003b24 <sbrk_aligned+0x38>
 8003b20:	f04f 34ff 	mov.w	r4, #4294967295
 8003b24:	4620      	mov	r0, r4
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	2000033c 	.word	0x2000033c

08003b2c <_malloc_r>:
 8003b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b30:	1ccd      	adds	r5, r1, #3
 8003b32:	f025 0503 	bic.w	r5, r5, #3
 8003b36:	3508      	adds	r5, #8
 8003b38:	2d0c      	cmp	r5, #12
 8003b3a:	bf38      	it	cc
 8003b3c:	250c      	movcc	r5, #12
 8003b3e:	2d00      	cmp	r5, #0
 8003b40:	4607      	mov	r7, r0
 8003b42:	db01      	blt.n	8003b48 <_malloc_r+0x1c>
 8003b44:	42a9      	cmp	r1, r5
 8003b46:	d905      	bls.n	8003b54 <_malloc_r+0x28>
 8003b48:	230c      	movs	r3, #12
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	2600      	movs	r6, #0
 8003b4e:	4630      	mov	r0, r6
 8003b50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003c28 <_malloc_r+0xfc>
 8003b58:	f000 f868 	bl	8003c2c <__malloc_lock>
 8003b5c:	f8d8 3000 	ldr.w	r3, [r8]
 8003b60:	461c      	mov	r4, r3
 8003b62:	bb5c      	cbnz	r4, 8003bbc <_malloc_r+0x90>
 8003b64:	4629      	mov	r1, r5
 8003b66:	4638      	mov	r0, r7
 8003b68:	f7ff ffc0 	bl	8003aec <sbrk_aligned>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	4604      	mov	r4, r0
 8003b70:	d155      	bne.n	8003c1e <_malloc_r+0xf2>
 8003b72:	f8d8 4000 	ldr.w	r4, [r8]
 8003b76:	4626      	mov	r6, r4
 8003b78:	2e00      	cmp	r6, #0
 8003b7a:	d145      	bne.n	8003c08 <_malloc_r+0xdc>
 8003b7c:	2c00      	cmp	r4, #0
 8003b7e:	d048      	beq.n	8003c12 <_malloc_r+0xe6>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	4631      	mov	r1, r6
 8003b84:	4638      	mov	r0, r7
 8003b86:	eb04 0903 	add.w	r9, r4, r3
 8003b8a:	f000 f91b 	bl	8003dc4 <_sbrk_r>
 8003b8e:	4581      	cmp	r9, r0
 8003b90:	d13f      	bne.n	8003c12 <_malloc_r+0xe6>
 8003b92:	6821      	ldr	r1, [r4, #0]
 8003b94:	1a6d      	subs	r5, r5, r1
 8003b96:	4629      	mov	r1, r5
 8003b98:	4638      	mov	r0, r7
 8003b9a:	f7ff ffa7 	bl	8003aec <sbrk_aligned>
 8003b9e:	3001      	adds	r0, #1
 8003ba0:	d037      	beq.n	8003c12 <_malloc_r+0xe6>
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	442b      	add	r3, r5
 8003ba6:	6023      	str	r3, [r4, #0]
 8003ba8:	f8d8 3000 	ldr.w	r3, [r8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d038      	beq.n	8003c22 <_malloc_r+0xf6>
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	42a2      	cmp	r2, r4
 8003bb4:	d12b      	bne.n	8003c0e <_malloc_r+0xe2>
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	e00f      	b.n	8003bdc <_malloc_r+0xb0>
 8003bbc:	6822      	ldr	r2, [r4, #0]
 8003bbe:	1b52      	subs	r2, r2, r5
 8003bc0:	d41f      	bmi.n	8003c02 <_malloc_r+0xd6>
 8003bc2:	2a0b      	cmp	r2, #11
 8003bc4:	d917      	bls.n	8003bf6 <_malloc_r+0xca>
 8003bc6:	1961      	adds	r1, r4, r5
 8003bc8:	42a3      	cmp	r3, r4
 8003bca:	6025      	str	r5, [r4, #0]
 8003bcc:	bf18      	it	ne
 8003bce:	6059      	strne	r1, [r3, #4]
 8003bd0:	6863      	ldr	r3, [r4, #4]
 8003bd2:	bf08      	it	eq
 8003bd4:	f8c8 1000 	streq.w	r1, [r8]
 8003bd8:	5162      	str	r2, [r4, r5]
 8003bda:	604b      	str	r3, [r1, #4]
 8003bdc:	4638      	mov	r0, r7
 8003bde:	f104 060b 	add.w	r6, r4, #11
 8003be2:	f000 f829 	bl	8003c38 <__malloc_unlock>
 8003be6:	f026 0607 	bic.w	r6, r6, #7
 8003bea:	1d23      	adds	r3, r4, #4
 8003bec:	1af2      	subs	r2, r6, r3
 8003bee:	d0ae      	beq.n	8003b4e <_malloc_r+0x22>
 8003bf0:	1b9b      	subs	r3, r3, r6
 8003bf2:	50a3      	str	r3, [r4, r2]
 8003bf4:	e7ab      	b.n	8003b4e <_malloc_r+0x22>
 8003bf6:	42a3      	cmp	r3, r4
 8003bf8:	6862      	ldr	r2, [r4, #4]
 8003bfa:	d1dd      	bne.n	8003bb8 <_malloc_r+0x8c>
 8003bfc:	f8c8 2000 	str.w	r2, [r8]
 8003c00:	e7ec      	b.n	8003bdc <_malloc_r+0xb0>
 8003c02:	4623      	mov	r3, r4
 8003c04:	6864      	ldr	r4, [r4, #4]
 8003c06:	e7ac      	b.n	8003b62 <_malloc_r+0x36>
 8003c08:	4634      	mov	r4, r6
 8003c0a:	6876      	ldr	r6, [r6, #4]
 8003c0c:	e7b4      	b.n	8003b78 <_malloc_r+0x4c>
 8003c0e:	4613      	mov	r3, r2
 8003c10:	e7cc      	b.n	8003bac <_malloc_r+0x80>
 8003c12:	230c      	movs	r3, #12
 8003c14:	603b      	str	r3, [r7, #0]
 8003c16:	4638      	mov	r0, r7
 8003c18:	f000 f80e 	bl	8003c38 <__malloc_unlock>
 8003c1c:	e797      	b.n	8003b4e <_malloc_r+0x22>
 8003c1e:	6025      	str	r5, [r4, #0]
 8003c20:	e7dc      	b.n	8003bdc <_malloc_r+0xb0>
 8003c22:	605b      	str	r3, [r3, #4]
 8003c24:	deff      	udf	#255	; 0xff
 8003c26:	bf00      	nop
 8003c28:	20000338 	.word	0x20000338

08003c2c <__malloc_lock>:
 8003c2c:	4801      	ldr	r0, [pc, #4]	; (8003c34 <__malloc_lock+0x8>)
 8003c2e:	f7ff bee8 	b.w	8003a02 <__retarget_lock_acquire_recursive>
 8003c32:	bf00      	nop
 8003c34:	20000334 	.word	0x20000334

08003c38 <__malloc_unlock>:
 8003c38:	4801      	ldr	r0, [pc, #4]	; (8003c40 <__malloc_unlock+0x8>)
 8003c3a:	f7ff bee3 	b.w	8003a04 <__retarget_lock_release_recursive>
 8003c3e:	bf00      	nop
 8003c40:	20000334 	.word	0x20000334

08003c44 <__sflush_r>:
 8003c44:	898a      	ldrh	r2, [r1, #12]
 8003c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c4a:	4605      	mov	r5, r0
 8003c4c:	0710      	lsls	r0, r2, #28
 8003c4e:	460c      	mov	r4, r1
 8003c50:	d458      	bmi.n	8003d04 <__sflush_r+0xc0>
 8003c52:	684b      	ldr	r3, [r1, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	dc05      	bgt.n	8003c64 <__sflush_r+0x20>
 8003c58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	dc02      	bgt.n	8003c64 <__sflush_r+0x20>
 8003c5e:	2000      	movs	r0, #0
 8003c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c66:	2e00      	cmp	r6, #0
 8003c68:	d0f9      	beq.n	8003c5e <__sflush_r+0x1a>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003c70:	682f      	ldr	r7, [r5, #0]
 8003c72:	6a21      	ldr	r1, [r4, #32]
 8003c74:	602b      	str	r3, [r5, #0]
 8003c76:	d032      	beq.n	8003cde <__sflush_r+0x9a>
 8003c78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c7a:	89a3      	ldrh	r3, [r4, #12]
 8003c7c:	075a      	lsls	r2, r3, #29
 8003c7e:	d505      	bpl.n	8003c8c <__sflush_r+0x48>
 8003c80:	6863      	ldr	r3, [r4, #4]
 8003c82:	1ac0      	subs	r0, r0, r3
 8003c84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c86:	b10b      	cbz	r3, 8003c8c <__sflush_r+0x48>
 8003c88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c8a:	1ac0      	subs	r0, r0, r3
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	4602      	mov	r2, r0
 8003c90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c92:	6a21      	ldr	r1, [r4, #32]
 8003c94:	4628      	mov	r0, r5
 8003c96:	47b0      	blx	r6
 8003c98:	1c43      	adds	r3, r0, #1
 8003c9a:	89a3      	ldrh	r3, [r4, #12]
 8003c9c:	d106      	bne.n	8003cac <__sflush_r+0x68>
 8003c9e:	6829      	ldr	r1, [r5, #0]
 8003ca0:	291d      	cmp	r1, #29
 8003ca2:	d82b      	bhi.n	8003cfc <__sflush_r+0xb8>
 8003ca4:	4a29      	ldr	r2, [pc, #164]	; (8003d4c <__sflush_r+0x108>)
 8003ca6:	410a      	asrs	r2, r1
 8003ca8:	07d6      	lsls	r6, r2, #31
 8003caa:	d427      	bmi.n	8003cfc <__sflush_r+0xb8>
 8003cac:	2200      	movs	r2, #0
 8003cae:	6062      	str	r2, [r4, #4]
 8003cb0:	04d9      	lsls	r1, r3, #19
 8003cb2:	6922      	ldr	r2, [r4, #16]
 8003cb4:	6022      	str	r2, [r4, #0]
 8003cb6:	d504      	bpl.n	8003cc2 <__sflush_r+0x7e>
 8003cb8:	1c42      	adds	r2, r0, #1
 8003cba:	d101      	bne.n	8003cc0 <__sflush_r+0x7c>
 8003cbc:	682b      	ldr	r3, [r5, #0]
 8003cbe:	b903      	cbnz	r3, 8003cc2 <__sflush_r+0x7e>
 8003cc0:	6560      	str	r0, [r4, #84]	; 0x54
 8003cc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cc4:	602f      	str	r7, [r5, #0]
 8003cc6:	2900      	cmp	r1, #0
 8003cc8:	d0c9      	beq.n	8003c5e <__sflush_r+0x1a>
 8003cca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cce:	4299      	cmp	r1, r3
 8003cd0:	d002      	beq.n	8003cd8 <__sflush_r+0x94>
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	f7ff feb6 	bl	8003a44 <_free_r>
 8003cd8:	2000      	movs	r0, #0
 8003cda:	6360      	str	r0, [r4, #52]	; 0x34
 8003cdc:	e7c0      	b.n	8003c60 <__sflush_r+0x1c>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	4628      	mov	r0, r5
 8003ce2:	47b0      	blx	r6
 8003ce4:	1c41      	adds	r1, r0, #1
 8003ce6:	d1c8      	bne.n	8003c7a <__sflush_r+0x36>
 8003ce8:	682b      	ldr	r3, [r5, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0c5      	beq.n	8003c7a <__sflush_r+0x36>
 8003cee:	2b1d      	cmp	r3, #29
 8003cf0:	d001      	beq.n	8003cf6 <__sflush_r+0xb2>
 8003cf2:	2b16      	cmp	r3, #22
 8003cf4:	d101      	bne.n	8003cfa <__sflush_r+0xb6>
 8003cf6:	602f      	str	r7, [r5, #0]
 8003cf8:	e7b1      	b.n	8003c5e <__sflush_r+0x1a>
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d00:	81a3      	strh	r3, [r4, #12]
 8003d02:	e7ad      	b.n	8003c60 <__sflush_r+0x1c>
 8003d04:	690f      	ldr	r7, [r1, #16]
 8003d06:	2f00      	cmp	r7, #0
 8003d08:	d0a9      	beq.n	8003c5e <__sflush_r+0x1a>
 8003d0a:	0793      	lsls	r3, r2, #30
 8003d0c:	680e      	ldr	r6, [r1, #0]
 8003d0e:	bf08      	it	eq
 8003d10:	694b      	ldreq	r3, [r1, #20]
 8003d12:	600f      	str	r7, [r1, #0]
 8003d14:	bf18      	it	ne
 8003d16:	2300      	movne	r3, #0
 8003d18:	eba6 0807 	sub.w	r8, r6, r7
 8003d1c:	608b      	str	r3, [r1, #8]
 8003d1e:	f1b8 0f00 	cmp.w	r8, #0
 8003d22:	dd9c      	ble.n	8003c5e <__sflush_r+0x1a>
 8003d24:	6a21      	ldr	r1, [r4, #32]
 8003d26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d28:	4643      	mov	r3, r8
 8003d2a:	463a      	mov	r2, r7
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	47b0      	blx	r6
 8003d30:	2800      	cmp	r0, #0
 8003d32:	dc06      	bgt.n	8003d42 <__sflush_r+0xfe>
 8003d34:	89a3      	ldrh	r3, [r4, #12]
 8003d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d3a:	81a3      	strh	r3, [r4, #12]
 8003d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d40:	e78e      	b.n	8003c60 <__sflush_r+0x1c>
 8003d42:	4407      	add	r7, r0
 8003d44:	eba8 0800 	sub.w	r8, r8, r0
 8003d48:	e7e9      	b.n	8003d1e <__sflush_r+0xda>
 8003d4a:	bf00      	nop
 8003d4c:	dfbffffe 	.word	0xdfbffffe

08003d50 <_fflush_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	690b      	ldr	r3, [r1, #16]
 8003d54:	4605      	mov	r5, r0
 8003d56:	460c      	mov	r4, r1
 8003d58:	b913      	cbnz	r3, 8003d60 <_fflush_r+0x10>
 8003d5a:	2500      	movs	r5, #0
 8003d5c:	4628      	mov	r0, r5
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	b118      	cbz	r0, 8003d6a <_fflush_r+0x1a>
 8003d62:	6a03      	ldr	r3, [r0, #32]
 8003d64:	b90b      	cbnz	r3, 8003d6a <_fflush_r+0x1a>
 8003d66:	f7ff fd59 	bl	800381c <__sinit>
 8003d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f3      	beq.n	8003d5a <_fflush_r+0xa>
 8003d72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003d74:	07d0      	lsls	r0, r2, #31
 8003d76:	d404      	bmi.n	8003d82 <_fflush_r+0x32>
 8003d78:	0599      	lsls	r1, r3, #22
 8003d7a:	d402      	bmi.n	8003d82 <_fflush_r+0x32>
 8003d7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d7e:	f7ff fe40 	bl	8003a02 <__retarget_lock_acquire_recursive>
 8003d82:	4628      	mov	r0, r5
 8003d84:	4621      	mov	r1, r4
 8003d86:	f7ff ff5d 	bl	8003c44 <__sflush_r>
 8003d8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d8c:	07da      	lsls	r2, r3, #31
 8003d8e:	4605      	mov	r5, r0
 8003d90:	d4e4      	bmi.n	8003d5c <_fflush_r+0xc>
 8003d92:	89a3      	ldrh	r3, [r4, #12]
 8003d94:	059b      	lsls	r3, r3, #22
 8003d96:	d4e1      	bmi.n	8003d5c <_fflush_r+0xc>
 8003d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d9a:	f7ff fe33 	bl	8003a04 <__retarget_lock_release_recursive>
 8003d9e:	e7dd      	b.n	8003d5c <_fflush_r+0xc>

08003da0 <fiprintf>:
 8003da0:	b40e      	push	{r1, r2, r3}
 8003da2:	b503      	push	{r0, r1, lr}
 8003da4:	4601      	mov	r1, r0
 8003da6:	ab03      	add	r3, sp, #12
 8003da8:	4805      	ldr	r0, [pc, #20]	; (8003dc0 <fiprintf+0x20>)
 8003daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dae:	6800      	ldr	r0, [r0, #0]
 8003db0:	9301      	str	r3, [sp, #4]
 8003db2:	f000 f847 	bl	8003e44 <_vfiprintf_r>
 8003db6:	b002      	add	sp, #8
 8003db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dbc:	b003      	add	sp, #12
 8003dbe:	4770      	bx	lr
 8003dc0:	20000064 	.word	0x20000064

08003dc4 <_sbrk_r>:
 8003dc4:	b538      	push	{r3, r4, r5, lr}
 8003dc6:	4d06      	ldr	r5, [pc, #24]	; (8003de0 <_sbrk_r+0x1c>)
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4604      	mov	r4, r0
 8003dcc:	4608      	mov	r0, r1
 8003dce:	602b      	str	r3, [r5, #0]
 8003dd0:	f7fc fc0c 	bl	80005ec <_sbrk>
 8003dd4:	1c43      	adds	r3, r0, #1
 8003dd6:	d102      	bne.n	8003dde <_sbrk_r+0x1a>
 8003dd8:	682b      	ldr	r3, [r5, #0]
 8003dda:	b103      	cbz	r3, 8003dde <_sbrk_r+0x1a>
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	bd38      	pop	{r3, r4, r5, pc}
 8003de0:	20000330 	.word	0x20000330

08003de4 <abort>:
 8003de4:	b508      	push	{r3, lr}
 8003de6:	2006      	movs	r0, #6
 8003de8:	f000 fb94 	bl	8004514 <raise>
 8003dec:	2001      	movs	r0, #1
 8003dee:	f7fc fb85 	bl	80004fc <_exit>

08003df2 <__sfputc_r>:
 8003df2:	6893      	ldr	r3, [r2, #8]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	b410      	push	{r4}
 8003dfa:	6093      	str	r3, [r2, #8]
 8003dfc:	da08      	bge.n	8003e10 <__sfputc_r+0x1e>
 8003dfe:	6994      	ldr	r4, [r2, #24]
 8003e00:	42a3      	cmp	r3, r4
 8003e02:	db01      	blt.n	8003e08 <__sfputc_r+0x16>
 8003e04:	290a      	cmp	r1, #10
 8003e06:	d103      	bne.n	8003e10 <__sfputc_r+0x1e>
 8003e08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e0c:	f000 bac4 	b.w	8004398 <__swbuf_r>
 8003e10:	6813      	ldr	r3, [r2, #0]
 8003e12:	1c58      	adds	r0, r3, #1
 8003e14:	6010      	str	r0, [r2, #0]
 8003e16:	7019      	strb	r1, [r3, #0]
 8003e18:	4608      	mov	r0, r1
 8003e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <__sfputs_r>:
 8003e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e22:	4606      	mov	r6, r0
 8003e24:	460f      	mov	r7, r1
 8003e26:	4614      	mov	r4, r2
 8003e28:	18d5      	adds	r5, r2, r3
 8003e2a:	42ac      	cmp	r4, r5
 8003e2c:	d101      	bne.n	8003e32 <__sfputs_r+0x12>
 8003e2e:	2000      	movs	r0, #0
 8003e30:	e007      	b.n	8003e42 <__sfputs_r+0x22>
 8003e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e36:	463a      	mov	r2, r7
 8003e38:	4630      	mov	r0, r6
 8003e3a:	f7ff ffda 	bl	8003df2 <__sfputc_r>
 8003e3e:	1c43      	adds	r3, r0, #1
 8003e40:	d1f3      	bne.n	8003e2a <__sfputs_r+0xa>
 8003e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e44 <_vfiprintf_r>:
 8003e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e48:	460d      	mov	r5, r1
 8003e4a:	b09d      	sub	sp, #116	; 0x74
 8003e4c:	4614      	mov	r4, r2
 8003e4e:	4698      	mov	r8, r3
 8003e50:	4606      	mov	r6, r0
 8003e52:	b118      	cbz	r0, 8003e5c <_vfiprintf_r+0x18>
 8003e54:	6a03      	ldr	r3, [r0, #32]
 8003e56:	b90b      	cbnz	r3, 8003e5c <_vfiprintf_r+0x18>
 8003e58:	f7ff fce0 	bl	800381c <__sinit>
 8003e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e5e:	07d9      	lsls	r1, r3, #31
 8003e60:	d405      	bmi.n	8003e6e <_vfiprintf_r+0x2a>
 8003e62:	89ab      	ldrh	r3, [r5, #12]
 8003e64:	059a      	lsls	r2, r3, #22
 8003e66:	d402      	bmi.n	8003e6e <_vfiprintf_r+0x2a>
 8003e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e6a:	f7ff fdca 	bl	8003a02 <__retarget_lock_acquire_recursive>
 8003e6e:	89ab      	ldrh	r3, [r5, #12]
 8003e70:	071b      	lsls	r3, r3, #28
 8003e72:	d501      	bpl.n	8003e78 <_vfiprintf_r+0x34>
 8003e74:	692b      	ldr	r3, [r5, #16]
 8003e76:	b99b      	cbnz	r3, 8003ea0 <_vfiprintf_r+0x5c>
 8003e78:	4629      	mov	r1, r5
 8003e7a:	4630      	mov	r0, r6
 8003e7c:	f000 faca 	bl	8004414 <__swsetup_r>
 8003e80:	b170      	cbz	r0, 8003ea0 <_vfiprintf_r+0x5c>
 8003e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e84:	07dc      	lsls	r4, r3, #31
 8003e86:	d504      	bpl.n	8003e92 <_vfiprintf_r+0x4e>
 8003e88:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8c:	b01d      	add	sp, #116	; 0x74
 8003e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e92:	89ab      	ldrh	r3, [r5, #12]
 8003e94:	0598      	lsls	r0, r3, #22
 8003e96:	d4f7      	bmi.n	8003e88 <_vfiprintf_r+0x44>
 8003e98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e9a:	f7ff fdb3 	bl	8003a04 <__retarget_lock_release_recursive>
 8003e9e:	e7f3      	b.n	8003e88 <_vfiprintf_r+0x44>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ea4:	2320      	movs	r3, #32
 8003ea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eae:	2330      	movs	r3, #48	; 0x30
 8003eb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004064 <_vfiprintf_r+0x220>
 8003eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003eb8:	f04f 0901 	mov.w	r9, #1
 8003ebc:	4623      	mov	r3, r4
 8003ebe:	469a      	mov	sl, r3
 8003ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ec4:	b10a      	cbz	r2, 8003eca <_vfiprintf_r+0x86>
 8003ec6:	2a25      	cmp	r2, #37	; 0x25
 8003ec8:	d1f9      	bne.n	8003ebe <_vfiprintf_r+0x7a>
 8003eca:	ebba 0b04 	subs.w	fp, sl, r4
 8003ece:	d00b      	beq.n	8003ee8 <_vfiprintf_r+0xa4>
 8003ed0:	465b      	mov	r3, fp
 8003ed2:	4622      	mov	r2, r4
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	4630      	mov	r0, r6
 8003ed8:	f7ff ffa2 	bl	8003e20 <__sfputs_r>
 8003edc:	3001      	adds	r0, #1
 8003ede:	f000 80a9 	beq.w	8004034 <_vfiprintf_r+0x1f0>
 8003ee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ee4:	445a      	add	r2, fp
 8003ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8003ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 80a1 	beq.w	8004034 <_vfiprintf_r+0x1f0>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003efc:	f10a 0a01 	add.w	sl, sl, #1
 8003f00:	9304      	str	r3, [sp, #16]
 8003f02:	9307      	str	r3, [sp, #28]
 8003f04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f08:	931a      	str	r3, [sp, #104]	; 0x68
 8003f0a:	4654      	mov	r4, sl
 8003f0c:	2205      	movs	r2, #5
 8003f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f12:	4854      	ldr	r0, [pc, #336]	; (8004064 <_vfiprintf_r+0x220>)
 8003f14:	f7fc f95c 	bl	80001d0 <memchr>
 8003f18:	9a04      	ldr	r2, [sp, #16]
 8003f1a:	b9d8      	cbnz	r0, 8003f54 <_vfiprintf_r+0x110>
 8003f1c:	06d1      	lsls	r1, r2, #27
 8003f1e:	bf44      	itt	mi
 8003f20:	2320      	movmi	r3, #32
 8003f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f26:	0713      	lsls	r3, r2, #28
 8003f28:	bf44      	itt	mi
 8003f2a:	232b      	movmi	r3, #43	; 0x2b
 8003f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f30:	f89a 3000 	ldrb.w	r3, [sl]
 8003f34:	2b2a      	cmp	r3, #42	; 0x2a
 8003f36:	d015      	beq.n	8003f64 <_vfiprintf_r+0x120>
 8003f38:	9a07      	ldr	r2, [sp, #28]
 8003f3a:	4654      	mov	r4, sl
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f04f 0c0a 	mov.w	ip, #10
 8003f42:	4621      	mov	r1, r4
 8003f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f48:	3b30      	subs	r3, #48	; 0x30
 8003f4a:	2b09      	cmp	r3, #9
 8003f4c:	d94d      	bls.n	8003fea <_vfiprintf_r+0x1a6>
 8003f4e:	b1b0      	cbz	r0, 8003f7e <_vfiprintf_r+0x13a>
 8003f50:	9207      	str	r2, [sp, #28]
 8003f52:	e014      	b.n	8003f7e <_vfiprintf_r+0x13a>
 8003f54:	eba0 0308 	sub.w	r3, r0, r8
 8003f58:	fa09 f303 	lsl.w	r3, r9, r3
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	9304      	str	r3, [sp, #16]
 8003f60:	46a2      	mov	sl, r4
 8003f62:	e7d2      	b.n	8003f0a <_vfiprintf_r+0xc6>
 8003f64:	9b03      	ldr	r3, [sp, #12]
 8003f66:	1d19      	adds	r1, r3, #4
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	9103      	str	r1, [sp, #12]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	bfbb      	ittet	lt
 8003f70:	425b      	neglt	r3, r3
 8003f72:	f042 0202 	orrlt.w	r2, r2, #2
 8003f76:	9307      	strge	r3, [sp, #28]
 8003f78:	9307      	strlt	r3, [sp, #28]
 8003f7a:	bfb8      	it	lt
 8003f7c:	9204      	strlt	r2, [sp, #16]
 8003f7e:	7823      	ldrb	r3, [r4, #0]
 8003f80:	2b2e      	cmp	r3, #46	; 0x2e
 8003f82:	d10c      	bne.n	8003f9e <_vfiprintf_r+0x15a>
 8003f84:	7863      	ldrb	r3, [r4, #1]
 8003f86:	2b2a      	cmp	r3, #42	; 0x2a
 8003f88:	d134      	bne.n	8003ff4 <_vfiprintf_r+0x1b0>
 8003f8a:	9b03      	ldr	r3, [sp, #12]
 8003f8c:	1d1a      	adds	r2, r3, #4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	9203      	str	r2, [sp, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	bfb8      	it	lt
 8003f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f9a:	3402      	adds	r4, #2
 8003f9c:	9305      	str	r3, [sp, #20]
 8003f9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004074 <_vfiprintf_r+0x230>
 8003fa2:	7821      	ldrb	r1, [r4, #0]
 8003fa4:	2203      	movs	r2, #3
 8003fa6:	4650      	mov	r0, sl
 8003fa8:	f7fc f912 	bl	80001d0 <memchr>
 8003fac:	b138      	cbz	r0, 8003fbe <_vfiprintf_r+0x17a>
 8003fae:	9b04      	ldr	r3, [sp, #16]
 8003fb0:	eba0 000a 	sub.w	r0, r0, sl
 8003fb4:	2240      	movs	r2, #64	; 0x40
 8003fb6:	4082      	lsls	r2, r0
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	3401      	adds	r4, #1
 8003fbc:	9304      	str	r3, [sp, #16]
 8003fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fc2:	4829      	ldr	r0, [pc, #164]	; (8004068 <_vfiprintf_r+0x224>)
 8003fc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003fc8:	2206      	movs	r2, #6
 8003fca:	f7fc f901 	bl	80001d0 <memchr>
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	d03f      	beq.n	8004052 <_vfiprintf_r+0x20e>
 8003fd2:	4b26      	ldr	r3, [pc, #152]	; (800406c <_vfiprintf_r+0x228>)
 8003fd4:	bb1b      	cbnz	r3, 800401e <_vfiprintf_r+0x1da>
 8003fd6:	9b03      	ldr	r3, [sp, #12]
 8003fd8:	3307      	adds	r3, #7
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	3308      	adds	r3, #8
 8003fe0:	9303      	str	r3, [sp, #12]
 8003fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe4:	443b      	add	r3, r7
 8003fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fe8:	e768      	b.n	8003ebc <_vfiprintf_r+0x78>
 8003fea:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fee:	460c      	mov	r4, r1
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	e7a6      	b.n	8003f42 <_vfiprintf_r+0xfe>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	3401      	adds	r4, #1
 8003ff8:	9305      	str	r3, [sp, #20]
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	f04f 0c0a 	mov.w	ip, #10
 8004000:	4620      	mov	r0, r4
 8004002:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004006:	3a30      	subs	r2, #48	; 0x30
 8004008:	2a09      	cmp	r2, #9
 800400a:	d903      	bls.n	8004014 <_vfiprintf_r+0x1d0>
 800400c:	2b00      	cmp	r3, #0
 800400e:	d0c6      	beq.n	8003f9e <_vfiprintf_r+0x15a>
 8004010:	9105      	str	r1, [sp, #20]
 8004012:	e7c4      	b.n	8003f9e <_vfiprintf_r+0x15a>
 8004014:	fb0c 2101 	mla	r1, ip, r1, r2
 8004018:	4604      	mov	r4, r0
 800401a:	2301      	movs	r3, #1
 800401c:	e7f0      	b.n	8004000 <_vfiprintf_r+0x1bc>
 800401e:	ab03      	add	r3, sp, #12
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	462a      	mov	r2, r5
 8004024:	4b12      	ldr	r3, [pc, #72]	; (8004070 <_vfiprintf_r+0x22c>)
 8004026:	a904      	add	r1, sp, #16
 8004028:	4630      	mov	r0, r6
 800402a:	f3af 8000 	nop.w
 800402e:	4607      	mov	r7, r0
 8004030:	1c78      	adds	r0, r7, #1
 8004032:	d1d6      	bne.n	8003fe2 <_vfiprintf_r+0x19e>
 8004034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004036:	07d9      	lsls	r1, r3, #31
 8004038:	d405      	bmi.n	8004046 <_vfiprintf_r+0x202>
 800403a:	89ab      	ldrh	r3, [r5, #12]
 800403c:	059a      	lsls	r2, r3, #22
 800403e:	d402      	bmi.n	8004046 <_vfiprintf_r+0x202>
 8004040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004042:	f7ff fcdf 	bl	8003a04 <__retarget_lock_release_recursive>
 8004046:	89ab      	ldrh	r3, [r5, #12]
 8004048:	065b      	lsls	r3, r3, #25
 800404a:	f53f af1d 	bmi.w	8003e88 <_vfiprintf_r+0x44>
 800404e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004050:	e71c      	b.n	8003e8c <_vfiprintf_r+0x48>
 8004052:	ab03      	add	r3, sp, #12
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	462a      	mov	r2, r5
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <_vfiprintf_r+0x22c>)
 800405a:	a904      	add	r1, sp, #16
 800405c:	4630      	mov	r0, r6
 800405e:	f000 f879 	bl	8004154 <_printf_i>
 8004062:	e7e4      	b.n	800402e <_vfiprintf_r+0x1ea>
 8004064:	08004857 	.word	0x08004857
 8004068:	08004861 	.word	0x08004861
 800406c:	00000000 	.word	0x00000000
 8004070:	08003e21 	.word	0x08003e21
 8004074:	0800485d 	.word	0x0800485d

08004078 <_printf_common>:
 8004078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800407c:	4616      	mov	r6, r2
 800407e:	4699      	mov	r9, r3
 8004080:	688a      	ldr	r2, [r1, #8]
 8004082:	690b      	ldr	r3, [r1, #16]
 8004084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004088:	4293      	cmp	r3, r2
 800408a:	bfb8      	it	lt
 800408c:	4613      	movlt	r3, r2
 800408e:	6033      	str	r3, [r6, #0]
 8004090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004094:	4607      	mov	r7, r0
 8004096:	460c      	mov	r4, r1
 8004098:	b10a      	cbz	r2, 800409e <_printf_common+0x26>
 800409a:	3301      	adds	r3, #1
 800409c:	6033      	str	r3, [r6, #0]
 800409e:	6823      	ldr	r3, [r4, #0]
 80040a0:	0699      	lsls	r1, r3, #26
 80040a2:	bf42      	ittt	mi
 80040a4:	6833      	ldrmi	r3, [r6, #0]
 80040a6:	3302      	addmi	r3, #2
 80040a8:	6033      	strmi	r3, [r6, #0]
 80040aa:	6825      	ldr	r5, [r4, #0]
 80040ac:	f015 0506 	ands.w	r5, r5, #6
 80040b0:	d106      	bne.n	80040c0 <_printf_common+0x48>
 80040b2:	f104 0a19 	add.w	sl, r4, #25
 80040b6:	68e3      	ldr	r3, [r4, #12]
 80040b8:	6832      	ldr	r2, [r6, #0]
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	42ab      	cmp	r3, r5
 80040be:	dc26      	bgt.n	800410e <_printf_common+0x96>
 80040c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040c4:	1e13      	subs	r3, r2, #0
 80040c6:	6822      	ldr	r2, [r4, #0]
 80040c8:	bf18      	it	ne
 80040ca:	2301      	movne	r3, #1
 80040cc:	0692      	lsls	r2, r2, #26
 80040ce:	d42b      	bmi.n	8004128 <_printf_common+0xb0>
 80040d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040d4:	4649      	mov	r1, r9
 80040d6:	4638      	mov	r0, r7
 80040d8:	47c0      	blx	r8
 80040da:	3001      	adds	r0, #1
 80040dc:	d01e      	beq.n	800411c <_printf_common+0xa4>
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	6922      	ldr	r2, [r4, #16]
 80040e2:	f003 0306 	and.w	r3, r3, #6
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	bf02      	ittt	eq
 80040ea:	68e5      	ldreq	r5, [r4, #12]
 80040ec:	6833      	ldreq	r3, [r6, #0]
 80040ee:	1aed      	subeq	r5, r5, r3
 80040f0:	68a3      	ldr	r3, [r4, #8]
 80040f2:	bf0c      	ite	eq
 80040f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040f8:	2500      	movne	r5, #0
 80040fa:	4293      	cmp	r3, r2
 80040fc:	bfc4      	itt	gt
 80040fe:	1a9b      	subgt	r3, r3, r2
 8004100:	18ed      	addgt	r5, r5, r3
 8004102:	2600      	movs	r6, #0
 8004104:	341a      	adds	r4, #26
 8004106:	42b5      	cmp	r5, r6
 8004108:	d11a      	bne.n	8004140 <_printf_common+0xc8>
 800410a:	2000      	movs	r0, #0
 800410c:	e008      	b.n	8004120 <_printf_common+0xa8>
 800410e:	2301      	movs	r3, #1
 8004110:	4652      	mov	r2, sl
 8004112:	4649      	mov	r1, r9
 8004114:	4638      	mov	r0, r7
 8004116:	47c0      	blx	r8
 8004118:	3001      	adds	r0, #1
 800411a:	d103      	bne.n	8004124 <_printf_common+0xac>
 800411c:	f04f 30ff 	mov.w	r0, #4294967295
 8004120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004124:	3501      	adds	r5, #1
 8004126:	e7c6      	b.n	80040b6 <_printf_common+0x3e>
 8004128:	18e1      	adds	r1, r4, r3
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	2030      	movs	r0, #48	; 0x30
 800412e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004132:	4422      	add	r2, r4
 8004134:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004138:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800413c:	3302      	adds	r3, #2
 800413e:	e7c7      	b.n	80040d0 <_printf_common+0x58>
 8004140:	2301      	movs	r3, #1
 8004142:	4622      	mov	r2, r4
 8004144:	4649      	mov	r1, r9
 8004146:	4638      	mov	r0, r7
 8004148:	47c0      	blx	r8
 800414a:	3001      	adds	r0, #1
 800414c:	d0e6      	beq.n	800411c <_printf_common+0xa4>
 800414e:	3601      	adds	r6, #1
 8004150:	e7d9      	b.n	8004106 <_printf_common+0x8e>
	...

08004154 <_printf_i>:
 8004154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004158:	7e0f      	ldrb	r7, [r1, #24]
 800415a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800415c:	2f78      	cmp	r7, #120	; 0x78
 800415e:	4691      	mov	r9, r2
 8004160:	4680      	mov	r8, r0
 8004162:	460c      	mov	r4, r1
 8004164:	469a      	mov	sl, r3
 8004166:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800416a:	d807      	bhi.n	800417c <_printf_i+0x28>
 800416c:	2f62      	cmp	r7, #98	; 0x62
 800416e:	d80a      	bhi.n	8004186 <_printf_i+0x32>
 8004170:	2f00      	cmp	r7, #0
 8004172:	f000 80d4 	beq.w	800431e <_printf_i+0x1ca>
 8004176:	2f58      	cmp	r7, #88	; 0x58
 8004178:	f000 80c0 	beq.w	80042fc <_printf_i+0x1a8>
 800417c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004180:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004184:	e03a      	b.n	80041fc <_printf_i+0xa8>
 8004186:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800418a:	2b15      	cmp	r3, #21
 800418c:	d8f6      	bhi.n	800417c <_printf_i+0x28>
 800418e:	a101      	add	r1, pc, #4	; (adr r1, 8004194 <_printf_i+0x40>)
 8004190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004194:	080041ed 	.word	0x080041ed
 8004198:	08004201 	.word	0x08004201
 800419c:	0800417d 	.word	0x0800417d
 80041a0:	0800417d 	.word	0x0800417d
 80041a4:	0800417d 	.word	0x0800417d
 80041a8:	0800417d 	.word	0x0800417d
 80041ac:	08004201 	.word	0x08004201
 80041b0:	0800417d 	.word	0x0800417d
 80041b4:	0800417d 	.word	0x0800417d
 80041b8:	0800417d 	.word	0x0800417d
 80041bc:	0800417d 	.word	0x0800417d
 80041c0:	08004305 	.word	0x08004305
 80041c4:	0800422d 	.word	0x0800422d
 80041c8:	080042bf 	.word	0x080042bf
 80041cc:	0800417d 	.word	0x0800417d
 80041d0:	0800417d 	.word	0x0800417d
 80041d4:	08004327 	.word	0x08004327
 80041d8:	0800417d 	.word	0x0800417d
 80041dc:	0800422d 	.word	0x0800422d
 80041e0:	0800417d 	.word	0x0800417d
 80041e4:	0800417d 	.word	0x0800417d
 80041e8:	080042c7 	.word	0x080042c7
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	1d1a      	adds	r2, r3, #4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	602a      	str	r2, [r5, #0]
 80041f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041fc:	2301      	movs	r3, #1
 80041fe:	e09f      	b.n	8004340 <_printf_i+0x1ec>
 8004200:	6820      	ldr	r0, [r4, #0]
 8004202:	682b      	ldr	r3, [r5, #0]
 8004204:	0607      	lsls	r7, r0, #24
 8004206:	f103 0104 	add.w	r1, r3, #4
 800420a:	6029      	str	r1, [r5, #0]
 800420c:	d501      	bpl.n	8004212 <_printf_i+0xbe>
 800420e:	681e      	ldr	r6, [r3, #0]
 8004210:	e003      	b.n	800421a <_printf_i+0xc6>
 8004212:	0646      	lsls	r6, r0, #25
 8004214:	d5fb      	bpl.n	800420e <_printf_i+0xba>
 8004216:	f9b3 6000 	ldrsh.w	r6, [r3]
 800421a:	2e00      	cmp	r6, #0
 800421c:	da03      	bge.n	8004226 <_printf_i+0xd2>
 800421e:	232d      	movs	r3, #45	; 0x2d
 8004220:	4276      	negs	r6, r6
 8004222:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004226:	485a      	ldr	r0, [pc, #360]	; (8004390 <_printf_i+0x23c>)
 8004228:	230a      	movs	r3, #10
 800422a:	e012      	b.n	8004252 <_printf_i+0xfe>
 800422c:	682b      	ldr	r3, [r5, #0]
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	1d19      	adds	r1, r3, #4
 8004232:	6029      	str	r1, [r5, #0]
 8004234:	0605      	lsls	r5, r0, #24
 8004236:	d501      	bpl.n	800423c <_printf_i+0xe8>
 8004238:	681e      	ldr	r6, [r3, #0]
 800423a:	e002      	b.n	8004242 <_printf_i+0xee>
 800423c:	0641      	lsls	r1, r0, #25
 800423e:	d5fb      	bpl.n	8004238 <_printf_i+0xe4>
 8004240:	881e      	ldrh	r6, [r3, #0]
 8004242:	4853      	ldr	r0, [pc, #332]	; (8004390 <_printf_i+0x23c>)
 8004244:	2f6f      	cmp	r7, #111	; 0x6f
 8004246:	bf0c      	ite	eq
 8004248:	2308      	moveq	r3, #8
 800424a:	230a      	movne	r3, #10
 800424c:	2100      	movs	r1, #0
 800424e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004252:	6865      	ldr	r5, [r4, #4]
 8004254:	60a5      	str	r5, [r4, #8]
 8004256:	2d00      	cmp	r5, #0
 8004258:	bfa2      	ittt	ge
 800425a:	6821      	ldrge	r1, [r4, #0]
 800425c:	f021 0104 	bicge.w	r1, r1, #4
 8004260:	6021      	strge	r1, [r4, #0]
 8004262:	b90e      	cbnz	r6, 8004268 <_printf_i+0x114>
 8004264:	2d00      	cmp	r5, #0
 8004266:	d04b      	beq.n	8004300 <_printf_i+0x1ac>
 8004268:	4615      	mov	r5, r2
 800426a:	fbb6 f1f3 	udiv	r1, r6, r3
 800426e:	fb03 6711 	mls	r7, r3, r1, r6
 8004272:	5dc7      	ldrb	r7, [r0, r7]
 8004274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004278:	4637      	mov	r7, r6
 800427a:	42bb      	cmp	r3, r7
 800427c:	460e      	mov	r6, r1
 800427e:	d9f4      	bls.n	800426a <_printf_i+0x116>
 8004280:	2b08      	cmp	r3, #8
 8004282:	d10b      	bne.n	800429c <_printf_i+0x148>
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	07de      	lsls	r6, r3, #31
 8004288:	d508      	bpl.n	800429c <_printf_i+0x148>
 800428a:	6923      	ldr	r3, [r4, #16]
 800428c:	6861      	ldr	r1, [r4, #4]
 800428e:	4299      	cmp	r1, r3
 8004290:	bfde      	ittt	le
 8004292:	2330      	movle	r3, #48	; 0x30
 8004294:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004298:	f105 35ff 	addle.w	r5, r5, #4294967295
 800429c:	1b52      	subs	r2, r2, r5
 800429e:	6122      	str	r2, [r4, #16]
 80042a0:	f8cd a000 	str.w	sl, [sp]
 80042a4:	464b      	mov	r3, r9
 80042a6:	aa03      	add	r2, sp, #12
 80042a8:	4621      	mov	r1, r4
 80042aa:	4640      	mov	r0, r8
 80042ac:	f7ff fee4 	bl	8004078 <_printf_common>
 80042b0:	3001      	adds	r0, #1
 80042b2:	d14a      	bne.n	800434a <_printf_i+0x1f6>
 80042b4:	f04f 30ff 	mov.w	r0, #4294967295
 80042b8:	b004      	add	sp, #16
 80042ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	f043 0320 	orr.w	r3, r3, #32
 80042c4:	6023      	str	r3, [r4, #0]
 80042c6:	4833      	ldr	r0, [pc, #204]	; (8004394 <_printf_i+0x240>)
 80042c8:	2778      	movs	r7, #120	; 0x78
 80042ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	6829      	ldr	r1, [r5, #0]
 80042d2:	061f      	lsls	r7, r3, #24
 80042d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80042d8:	d402      	bmi.n	80042e0 <_printf_i+0x18c>
 80042da:	065f      	lsls	r7, r3, #25
 80042dc:	bf48      	it	mi
 80042de:	b2b6      	uxthmi	r6, r6
 80042e0:	07df      	lsls	r7, r3, #31
 80042e2:	bf48      	it	mi
 80042e4:	f043 0320 	orrmi.w	r3, r3, #32
 80042e8:	6029      	str	r1, [r5, #0]
 80042ea:	bf48      	it	mi
 80042ec:	6023      	strmi	r3, [r4, #0]
 80042ee:	b91e      	cbnz	r6, 80042f8 <_printf_i+0x1a4>
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	f023 0320 	bic.w	r3, r3, #32
 80042f6:	6023      	str	r3, [r4, #0]
 80042f8:	2310      	movs	r3, #16
 80042fa:	e7a7      	b.n	800424c <_printf_i+0xf8>
 80042fc:	4824      	ldr	r0, [pc, #144]	; (8004390 <_printf_i+0x23c>)
 80042fe:	e7e4      	b.n	80042ca <_printf_i+0x176>
 8004300:	4615      	mov	r5, r2
 8004302:	e7bd      	b.n	8004280 <_printf_i+0x12c>
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	6826      	ldr	r6, [r4, #0]
 8004308:	6961      	ldr	r1, [r4, #20]
 800430a:	1d18      	adds	r0, r3, #4
 800430c:	6028      	str	r0, [r5, #0]
 800430e:	0635      	lsls	r5, r6, #24
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	d501      	bpl.n	8004318 <_printf_i+0x1c4>
 8004314:	6019      	str	r1, [r3, #0]
 8004316:	e002      	b.n	800431e <_printf_i+0x1ca>
 8004318:	0670      	lsls	r0, r6, #25
 800431a:	d5fb      	bpl.n	8004314 <_printf_i+0x1c0>
 800431c:	8019      	strh	r1, [r3, #0]
 800431e:	2300      	movs	r3, #0
 8004320:	6123      	str	r3, [r4, #16]
 8004322:	4615      	mov	r5, r2
 8004324:	e7bc      	b.n	80042a0 <_printf_i+0x14c>
 8004326:	682b      	ldr	r3, [r5, #0]
 8004328:	1d1a      	adds	r2, r3, #4
 800432a:	602a      	str	r2, [r5, #0]
 800432c:	681d      	ldr	r5, [r3, #0]
 800432e:	6862      	ldr	r2, [r4, #4]
 8004330:	2100      	movs	r1, #0
 8004332:	4628      	mov	r0, r5
 8004334:	f7fb ff4c 	bl	80001d0 <memchr>
 8004338:	b108      	cbz	r0, 800433e <_printf_i+0x1ea>
 800433a:	1b40      	subs	r0, r0, r5
 800433c:	6060      	str	r0, [r4, #4]
 800433e:	6863      	ldr	r3, [r4, #4]
 8004340:	6123      	str	r3, [r4, #16]
 8004342:	2300      	movs	r3, #0
 8004344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004348:	e7aa      	b.n	80042a0 <_printf_i+0x14c>
 800434a:	6923      	ldr	r3, [r4, #16]
 800434c:	462a      	mov	r2, r5
 800434e:	4649      	mov	r1, r9
 8004350:	4640      	mov	r0, r8
 8004352:	47d0      	blx	sl
 8004354:	3001      	adds	r0, #1
 8004356:	d0ad      	beq.n	80042b4 <_printf_i+0x160>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	079b      	lsls	r3, r3, #30
 800435c:	d413      	bmi.n	8004386 <_printf_i+0x232>
 800435e:	68e0      	ldr	r0, [r4, #12]
 8004360:	9b03      	ldr	r3, [sp, #12]
 8004362:	4298      	cmp	r0, r3
 8004364:	bfb8      	it	lt
 8004366:	4618      	movlt	r0, r3
 8004368:	e7a6      	b.n	80042b8 <_printf_i+0x164>
 800436a:	2301      	movs	r3, #1
 800436c:	4632      	mov	r2, r6
 800436e:	4649      	mov	r1, r9
 8004370:	4640      	mov	r0, r8
 8004372:	47d0      	blx	sl
 8004374:	3001      	adds	r0, #1
 8004376:	d09d      	beq.n	80042b4 <_printf_i+0x160>
 8004378:	3501      	adds	r5, #1
 800437a:	68e3      	ldr	r3, [r4, #12]
 800437c:	9903      	ldr	r1, [sp, #12]
 800437e:	1a5b      	subs	r3, r3, r1
 8004380:	42ab      	cmp	r3, r5
 8004382:	dcf2      	bgt.n	800436a <_printf_i+0x216>
 8004384:	e7eb      	b.n	800435e <_printf_i+0x20a>
 8004386:	2500      	movs	r5, #0
 8004388:	f104 0619 	add.w	r6, r4, #25
 800438c:	e7f5      	b.n	800437a <_printf_i+0x226>
 800438e:	bf00      	nop
 8004390:	08004868 	.word	0x08004868
 8004394:	08004879 	.word	0x08004879

08004398 <__swbuf_r>:
 8004398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800439a:	460e      	mov	r6, r1
 800439c:	4614      	mov	r4, r2
 800439e:	4605      	mov	r5, r0
 80043a0:	b118      	cbz	r0, 80043aa <__swbuf_r+0x12>
 80043a2:	6a03      	ldr	r3, [r0, #32]
 80043a4:	b90b      	cbnz	r3, 80043aa <__swbuf_r+0x12>
 80043a6:	f7ff fa39 	bl	800381c <__sinit>
 80043aa:	69a3      	ldr	r3, [r4, #24]
 80043ac:	60a3      	str	r3, [r4, #8]
 80043ae:	89a3      	ldrh	r3, [r4, #12]
 80043b0:	071a      	lsls	r2, r3, #28
 80043b2:	d525      	bpl.n	8004400 <__swbuf_r+0x68>
 80043b4:	6923      	ldr	r3, [r4, #16]
 80043b6:	b31b      	cbz	r3, 8004400 <__swbuf_r+0x68>
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	6922      	ldr	r2, [r4, #16]
 80043bc:	1a98      	subs	r0, r3, r2
 80043be:	6963      	ldr	r3, [r4, #20]
 80043c0:	b2f6      	uxtb	r6, r6
 80043c2:	4283      	cmp	r3, r0
 80043c4:	4637      	mov	r7, r6
 80043c6:	dc04      	bgt.n	80043d2 <__swbuf_r+0x3a>
 80043c8:	4621      	mov	r1, r4
 80043ca:	4628      	mov	r0, r5
 80043cc:	f7ff fcc0 	bl	8003d50 <_fflush_r>
 80043d0:	b9e0      	cbnz	r0, 800440c <__swbuf_r+0x74>
 80043d2:	68a3      	ldr	r3, [r4, #8]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	60a3      	str	r3, [r4, #8]
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	6022      	str	r2, [r4, #0]
 80043de:	701e      	strb	r6, [r3, #0]
 80043e0:	6962      	ldr	r2, [r4, #20]
 80043e2:	1c43      	adds	r3, r0, #1
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d004      	beq.n	80043f2 <__swbuf_r+0x5a>
 80043e8:	89a3      	ldrh	r3, [r4, #12]
 80043ea:	07db      	lsls	r3, r3, #31
 80043ec:	d506      	bpl.n	80043fc <__swbuf_r+0x64>
 80043ee:	2e0a      	cmp	r6, #10
 80043f0:	d104      	bne.n	80043fc <__swbuf_r+0x64>
 80043f2:	4621      	mov	r1, r4
 80043f4:	4628      	mov	r0, r5
 80043f6:	f7ff fcab 	bl	8003d50 <_fflush_r>
 80043fa:	b938      	cbnz	r0, 800440c <__swbuf_r+0x74>
 80043fc:	4638      	mov	r0, r7
 80043fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004400:	4621      	mov	r1, r4
 8004402:	4628      	mov	r0, r5
 8004404:	f000 f806 	bl	8004414 <__swsetup_r>
 8004408:	2800      	cmp	r0, #0
 800440a:	d0d5      	beq.n	80043b8 <__swbuf_r+0x20>
 800440c:	f04f 37ff 	mov.w	r7, #4294967295
 8004410:	e7f4      	b.n	80043fc <__swbuf_r+0x64>
	...

08004414 <__swsetup_r>:
 8004414:	b538      	push	{r3, r4, r5, lr}
 8004416:	4b2a      	ldr	r3, [pc, #168]	; (80044c0 <__swsetup_r+0xac>)
 8004418:	4605      	mov	r5, r0
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	460c      	mov	r4, r1
 800441e:	b118      	cbz	r0, 8004428 <__swsetup_r+0x14>
 8004420:	6a03      	ldr	r3, [r0, #32]
 8004422:	b90b      	cbnz	r3, 8004428 <__swsetup_r+0x14>
 8004424:	f7ff f9fa 	bl	800381c <__sinit>
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800442e:	0718      	lsls	r0, r3, #28
 8004430:	d422      	bmi.n	8004478 <__swsetup_r+0x64>
 8004432:	06d9      	lsls	r1, r3, #27
 8004434:	d407      	bmi.n	8004446 <__swsetup_r+0x32>
 8004436:	2309      	movs	r3, #9
 8004438:	602b      	str	r3, [r5, #0]
 800443a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800443e:	81a3      	strh	r3, [r4, #12]
 8004440:	f04f 30ff 	mov.w	r0, #4294967295
 8004444:	e034      	b.n	80044b0 <__swsetup_r+0x9c>
 8004446:	0758      	lsls	r0, r3, #29
 8004448:	d512      	bpl.n	8004470 <__swsetup_r+0x5c>
 800444a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800444c:	b141      	cbz	r1, 8004460 <__swsetup_r+0x4c>
 800444e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004452:	4299      	cmp	r1, r3
 8004454:	d002      	beq.n	800445c <__swsetup_r+0x48>
 8004456:	4628      	mov	r0, r5
 8004458:	f7ff faf4 	bl	8003a44 <_free_r>
 800445c:	2300      	movs	r3, #0
 800445e:	6363      	str	r3, [r4, #52]	; 0x34
 8004460:	89a3      	ldrh	r3, [r4, #12]
 8004462:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004466:	81a3      	strh	r3, [r4, #12]
 8004468:	2300      	movs	r3, #0
 800446a:	6063      	str	r3, [r4, #4]
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	6023      	str	r3, [r4, #0]
 8004470:	89a3      	ldrh	r3, [r4, #12]
 8004472:	f043 0308 	orr.w	r3, r3, #8
 8004476:	81a3      	strh	r3, [r4, #12]
 8004478:	6923      	ldr	r3, [r4, #16]
 800447a:	b94b      	cbnz	r3, 8004490 <__swsetup_r+0x7c>
 800447c:	89a3      	ldrh	r3, [r4, #12]
 800447e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004486:	d003      	beq.n	8004490 <__swsetup_r+0x7c>
 8004488:	4621      	mov	r1, r4
 800448a:	4628      	mov	r0, r5
 800448c:	f000 f884 	bl	8004598 <__smakebuf_r>
 8004490:	89a0      	ldrh	r0, [r4, #12]
 8004492:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004496:	f010 0301 	ands.w	r3, r0, #1
 800449a:	d00a      	beq.n	80044b2 <__swsetup_r+0x9e>
 800449c:	2300      	movs	r3, #0
 800449e:	60a3      	str	r3, [r4, #8]
 80044a0:	6963      	ldr	r3, [r4, #20]
 80044a2:	425b      	negs	r3, r3
 80044a4:	61a3      	str	r3, [r4, #24]
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	b943      	cbnz	r3, 80044bc <__swsetup_r+0xa8>
 80044aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80044ae:	d1c4      	bne.n	800443a <__swsetup_r+0x26>
 80044b0:	bd38      	pop	{r3, r4, r5, pc}
 80044b2:	0781      	lsls	r1, r0, #30
 80044b4:	bf58      	it	pl
 80044b6:	6963      	ldrpl	r3, [r4, #20]
 80044b8:	60a3      	str	r3, [r4, #8]
 80044ba:	e7f4      	b.n	80044a6 <__swsetup_r+0x92>
 80044bc:	2000      	movs	r0, #0
 80044be:	e7f7      	b.n	80044b0 <__swsetup_r+0x9c>
 80044c0:	20000064 	.word	0x20000064

080044c4 <_raise_r>:
 80044c4:	291f      	cmp	r1, #31
 80044c6:	b538      	push	{r3, r4, r5, lr}
 80044c8:	4604      	mov	r4, r0
 80044ca:	460d      	mov	r5, r1
 80044cc:	d904      	bls.n	80044d8 <_raise_r+0x14>
 80044ce:	2316      	movs	r3, #22
 80044d0:	6003      	str	r3, [r0, #0]
 80044d2:	f04f 30ff 	mov.w	r0, #4294967295
 80044d6:	bd38      	pop	{r3, r4, r5, pc}
 80044d8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80044da:	b112      	cbz	r2, 80044e2 <_raise_r+0x1e>
 80044dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80044e0:	b94b      	cbnz	r3, 80044f6 <_raise_r+0x32>
 80044e2:	4620      	mov	r0, r4
 80044e4:	f000 f830 	bl	8004548 <_getpid_r>
 80044e8:	462a      	mov	r2, r5
 80044ea:	4601      	mov	r1, r0
 80044ec:	4620      	mov	r0, r4
 80044ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044f2:	f000 b817 	b.w	8004524 <_kill_r>
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d00a      	beq.n	8004510 <_raise_r+0x4c>
 80044fa:	1c59      	adds	r1, r3, #1
 80044fc:	d103      	bne.n	8004506 <_raise_r+0x42>
 80044fe:	2316      	movs	r3, #22
 8004500:	6003      	str	r3, [r0, #0]
 8004502:	2001      	movs	r0, #1
 8004504:	e7e7      	b.n	80044d6 <_raise_r+0x12>
 8004506:	2400      	movs	r4, #0
 8004508:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800450c:	4628      	mov	r0, r5
 800450e:	4798      	blx	r3
 8004510:	2000      	movs	r0, #0
 8004512:	e7e0      	b.n	80044d6 <_raise_r+0x12>

08004514 <raise>:
 8004514:	4b02      	ldr	r3, [pc, #8]	; (8004520 <raise+0xc>)
 8004516:	4601      	mov	r1, r0
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	f7ff bfd3 	b.w	80044c4 <_raise_r>
 800451e:	bf00      	nop
 8004520:	20000064 	.word	0x20000064

08004524 <_kill_r>:
 8004524:	b538      	push	{r3, r4, r5, lr}
 8004526:	4d07      	ldr	r5, [pc, #28]	; (8004544 <_kill_r+0x20>)
 8004528:	2300      	movs	r3, #0
 800452a:	4604      	mov	r4, r0
 800452c:	4608      	mov	r0, r1
 800452e:	4611      	mov	r1, r2
 8004530:	602b      	str	r3, [r5, #0]
 8004532:	f7fb ffd3 	bl	80004dc <_kill>
 8004536:	1c43      	adds	r3, r0, #1
 8004538:	d102      	bne.n	8004540 <_kill_r+0x1c>
 800453a:	682b      	ldr	r3, [r5, #0]
 800453c:	b103      	cbz	r3, 8004540 <_kill_r+0x1c>
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	bd38      	pop	{r3, r4, r5, pc}
 8004542:	bf00      	nop
 8004544:	20000330 	.word	0x20000330

08004548 <_getpid_r>:
 8004548:	f7fb bfc0 	b.w	80004cc <_getpid>

0800454c <__swhatbuf_r>:
 800454c:	b570      	push	{r4, r5, r6, lr}
 800454e:	460c      	mov	r4, r1
 8004550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004554:	2900      	cmp	r1, #0
 8004556:	b096      	sub	sp, #88	; 0x58
 8004558:	4615      	mov	r5, r2
 800455a:	461e      	mov	r6, r3
 800455c:	da0d      	bge.n	800457a <__swhatbuf_r+0x2e>
 800455e:	89a3      	ldrh	r3, [r4, #12]
 8004560:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004564:	f04f 0100 	mov.w	r1, #0
 8004568:	bf0c      	ite	eq
 800456a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800456e:	2340      	movne	r3, #64	; 0x40
 8004570:	2000      	movs	r0, #0
 8004572:	6031      	str	r1, [r6, #0]
 8004574:	602b      	str	r3, [r5, #0]
 8004576:	b016      	add	sp, #88	; 0x58
 8004578:	bd70      	pop	{r4, r5, r6, pc}
 800457a:	466a      	mov	r2, sp
 800457c:	f000 f848 	bl	8004610 <_fstat_r>
 8004580:	2800      	cmp	r0, #0
 8004582:	dbec      	blt.n	800455e <__swhatbuf_r+0x12>
 8004584:	9901      	ldr	r1, [sp, #4]
 8004586:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800458a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800458e:	4259      	negs	r1, r3
 8004590:	4159      	adcs	r1, r3
 8004592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004596:	e7eb      	b.n	8004570 <__swhatbuf_r+0x24>

08004598 <__smakebuf_r>:
 8004598:	898b      	ldrh	r3, [r1, #12]
 800459a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800459c:	079d      	lsls	r5, r3, #30
 800459e:	4606      	mov	r6, r0
 80045a0:	460c      	mov	r4, r1
 80045a2:	d507      	bpl.n	80045b4 <__smakebuf_r+0x1c>
 80045a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80045a8:	6023      	str	r3, [r4, #0]
 80045aa:	6123      	str	r3, [r4, #16]
 80045ac:	2301      	movs	r3, #1
 80045ae:	6163      	str	r3, [r4, #20]
 80045b0:	b002      	add	sp, #8
 80045b2:	bd70      	pop	{r4, r5, r6, pc}
 80045b4:	ab01      	add	r3, sp, #4
 80045b6:	466a      	mov	r2, sp
 80045b8:	f7ff ffc8 	bl	800454c <__swhatbuf_r>
 80045bc:	9900      	ldr	r1, [sp, #0]
 80045be:	4605      	mov	r5, r0
 80045c0:	4630      	mov	r0, r6
 80045c2:	f7ff fab3 	bl	8003b2c <_malloc_r>
 80045c6:	b948      	cbnz	r0, 80045dc <__smakebuf_r+0x44>
 80045c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045cc:	059a      	lsls	r2, r3, #22
 80045ce:	d4ef      	bmi.n	80045b0 <__smakebuf_r+0x18>
 80045d0:	f023 0303 	bic.w	r3, r3, #3
 80045d4:	f043 0302 	orr.w	r3, r3, #2
 80045d8:	81a3      	strh	r3, [r4, #12]
 80045da:	e7e3      	b.n	80045a4 <__smakebuf_r+0xc>
 80045dc:	89a3      	ldrh	r3, [r4, #12]
 80045de:	6020      	str	r0, [r4, #0]
 80045e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045e4:	81a3      	strh	r3, [r4, #12]
 80045e6:	9b00      	ldr	r3, [sp, #0]
 80045e8:	6163      	str	r3, [r4, #20]
 80045ea:	9b01      	ldr	r3, [sp, #4]
 80045ec:	6120      	str	r0, [r4, #16]
 80045ee:	b15b      	cbz	r3, 8004608 <__smakebuf_r+0x70>
 80045f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045f4:	4630      	mov	r0, r6
 80045f6:	f000 f81d 	bl	8004634 <_isatty_r>
 80045fa:	b128      	cbz	r0, 8004608 <__smakebuf_r+0x70>
 80045fc:	89a3      	ldrh	r3, [r4, #12]
 80045fe:	f023 0303 	bic.w	r3, r3, #3
 8004602:	f043 0301 	orr.w	r3, r3, #1
 8004606:	81a3      	strh	r3, [r4, #12]
 8004608:	89a3      	ldrh	r3, [r4, #12]
 800460a:	431d      	orrs	r5, r3
 800460c:	81a5      	strh	r5, [r4, #12]
 800460e:	e7cf      	b.n	80045b0 <__smakebuf_r+0x18>

08004610 <_fstat_r>:
 8004610:	b538      	push	{r3, r4, r5, lr}
 8004612:	4d07      	ldr	r5, [pc, #28]	; (8004630 <_fstat_r+0x20>)
 8004614:	2300      	movs	r3, #0
 8004616:	4604      	mov	r4, r0
 8004618:	4608      	mov	r0, r1
 800461a:	4611      	mov	r1, r2
 800461c:	602b      	str	r3, [r5, #0]
 800461e:	f7fb ffbc 	bl	800059a <_fstat>
 8004622:	1c43      	adds	r3, r0, #1
 8004624:	d102      	bne.n	800462c <_fstat_r+0x1c>
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	b103      	cbz	r3, 800462c <_fstat_r+0x1c>
 800462a:	6023      	str	r3, [r4, #0]
 800462c:	bd38      	pop	{r3, r4, r5, pc}
 800462e:	bf00      	nop
 8004630:	20000330 	.word	0x20000330

08004634 <_isatty_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4d06      	ldr	r5, [pc, #24]	; (8004650 <_isatty_r+0x1c>)
 8004638:	2300      	movs	r3, #0
 800463a:	4604      	mov	r4, r0
 800463c:	4608      	mov	r0, r1
 800463e:	602b      	str	r3, [r5, #0]
 8004640:	f7fb ffbb 	bl	80005ba <_isatty>
 8004644:	1c43      	adds	r3, r0, #1
 8004646:	d102      	bne.n	800464e <_isatty_r+0x1a>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	b103      	cbz	r3, 800464e <_isatty_r+0x1a>
 800464c:	6023      	str	r3, [r4, #0]
 800464e:	bd38      	pop	{r3, r4, r5, pc}
 8004650:	20000330 	.word	0x20000330

08004654 <_init>:
 8004654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004656:	bf00      	nop
 8004658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465a:	bc08      	pop	{r3}
 800465c:	469e      	mov	lr, r3
 800465e:	4770      	bx	lr

08004660 <_fini>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	bf00      	nop
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr
