

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">clock_lm3s.c</div>  </div>
</div>
<div class="contents">
<a href="clock__lm3s_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="clock__lm3s_8h.html" title="Low-level clocking driver for LM3S1968.">clock_lm3s.h</a>&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="lm3s_8h.html">io/lm3s.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="comment">/* The PLL VCO frequency is 400 MHz */</span>
<a name="l00047"></a>00047 <span class="preprocessor">#define PLL_VCO 400000000UL</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="comment">/* Extract the system clock divisor from the RCC register */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define RCC_TO_DIV(rcc)                     \</span>
<a name="l00051"></a>00051 <span class="preprocessor">        (((rcc &amp; SYSCTL_RCC_SYSDIV_MASK) &gt;&gt;     \</span>
<a name="l00052"></a>00052 <span class="preprocessor">                SYSCTL_RCC_SYSDIV_SHIFT) + 1)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a>00054 <span class="comment">/*</span>
<a name="l00055"></a>00055 <span class="comment"> * Very small delay: each loop takes 3 cycles.</span>
<a name="l00056"></a>00056 <span class="comment"> */</span>
<a name="l00057"></a>00057 <span class="keywordtype">void</span> NAKED lm3s_busyWait(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> iterations)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keyword">register</span> uint32_t __n <span class="keyword">asm</span>(<span class="stringliteral">&quot;r0&quot;</span>) = iterations;
<a name="l00060"></a>00060 
<a name="l00061"></a>00061     <span class="keyword">asm</span> <span class="keyword">volatile</span> (
<a name="l00062"></a>00062         <span class="stringliteral">&quot;1: subs r0, #1\n\t&quot;</span>
<a name="l00063"></a>00063         <span class="stringliteral">&quot;bne 1b\n\t&quot;</span>
<a name="l00064"></a>00064         <span class="stringliteral">&quot;bx lr\n\t&quot;</span>
<a name="l00065"></a>00065         : : <span class="stringliteral">&quot;r&quot;</span>(__n) : <span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);
<a name="l00066"></a>00066 }
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 INLINE <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> clock_get_rate(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     reg32_t rcc = <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>);
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     <span class="keywordflow">return</span> rcc &amp; <a class="code" href="lm3s__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001" title="Enable System Clock Divider.">SYSCTL_RCC_USESYSDIV</a> ?
<a name="l00073"></a>00073             PLL_VCO / 2 / RCC_TO_DIV(rcc) : PLL_VCO;
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="comment">/*</span>
<a name="l00077"></a>00077 <span class="comment"> * Try to evaluate the correct SYSDIV value depending on the desired CPU</span>
<a name="l00078"></a>00078 <span class="comment"> * frequency.</span>
<a name="l00079"></a>00079 <span class="comment"> */</span>
<a name="l00080"></a>00080 INLINE <span class="keywordtype">int</span> evaluate_sysdiv(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> freq)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordtype">int</span> i;
<a name="l00083"></a>00083 
<a name="l00084"></a>00084      <span class="comment">/*</span>
<a name="l00085"></a>00085 <span class="comment">      * NOTE: with BYPASS=0, SYSDIV &lt; 3 are reserved values (see LM3S1968</span>
<a name="l00086"></a>00086 <span class="comment">      * Microcontroller DATASHEET, p.78).</span>
<a name="l00087"></a>00087 <span class="comment">      */</span>
<a name="l00088"></a>00088     <span class="keywordflow">for</span> (i = 3; i &lt; 16; i++)
<a name="l00089"></a>00089         <span class="keywordflow">if</span> (freq &gt;= (PLL_VCO / 2 / (i + 1)))
<a name="l00090"></a>00090             <span class="keywordflow">break</span>;
<a name="l00091"></a>00091     <span class="keywordflow">return</span> i;
<a name="l00092"></a>00092 }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="keywordtype">void</span> clock_init(<span class="keywordtype">void</span>)
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096     reg32_t rcc, rcc2;
<a name="l00097"></a>00097     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> clk;
<a name="l00098"></a>00098     <span class="keywordtype">int</span> i;
<a name="l00099"></a>00099 
<a name="l00100"></a>00100     <span class="comment">/*</span>
<a name="l00101"></a>00101 <span class="comment">     * PLL may not function properly at default LDO setting.</span>
<a name="l00102"></a>00102 <span class="comment">     *</span>
<a name="l00103"></a>00103 <span class="comment">     * Description:</span>
<a name="l00104"></a>00104 <span class="comment">     *</span>
<a name="l00105"></a>00105 <span class="comment">     * In designs that enable and use the PLL module, unstable device</span>
<a name="l00106"></a>00106 <span class="comment">     * behavior may occur with the LDO set at its default of 2.5 volts or</span>
<a name="l00107"></a>00107 <span class="comment">     * below (minimum of 2.25 volts). Designs that do not use the PLL</span>
<a name="l00108"></a>00108 <span class="comment">     * module are not affected.</span>
<a name="l00109"></a>00109 <span class="comment">     *</span>
<a name="l00110"></a>00110 <span class="comment">     * Workaround: Prior to enabling the PLL module, it is recommended that</span>
<a name="l00111"></a>00111 <span class="comment">     * the default LDO voltage setting of 2.5 V be adjusted to 2.75 V using</span>
<a name="l00112"></a>00112 <span class="comment">     * the LDO Power Control (LDOPCTL) register.</span>
<a name="l00113"></a>00113 <span class="comment">     *</span>
<a name="l00114"></a>00114 <span class="comment">     * Silicon Revision Affected: A1, A2</span>
<a name="l00115"></a>00115 <span class="comment">     *</span>
<a name="l00116"></a>00116 <span class="comment">     * See also: Stellaris LM3S1968 A2 Errata documentation.</span>
<a name="l00117"></a>00117 <span class="comment">     */</span>
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (<a class="code" href="lm3s__types_8h.html#a6f99f7f08734303869a1c3d8b5edce9d" title="Helper Macros for determining the particular hardware revision.">REVISION_IS_A1</a> | <a class="code" href="lm3s__types_8h.html#ab78a07df89ad5335d9ad43aa91503d75" title="Helper Macros for determining the particular hardware revision.">REVISION_IS_A2</a>)
<a name="l00119"></a>00119         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#af024cae8227783147fc29fc749030c95" title="LDO Power Control.">SYSCTL_LDOPCTL</a>) = <a class="code" href="lm3s__sysctl_8h.html#afa5bf12477997da77b00c5beeeb0e65e" title="2.75">SYSCTL_LDOPCTL_2_75V</a>;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     rcc = <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>);
<a name="l00122"></a>00122     rcc2 = <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755" title="Run-Mode Clock Configuration 2.">SYSCTL_RCC2</a>);
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="comment">/*</span>
<a name="l00125"></a>00125 <span class="comment">     * Step #1: bypass the PLL and system clock divider by setting the</span>
<a name="l00126"></a>00126 <span class="comment">     * BYPASS bit and clearing the USESYS bit in the RCC register. This</span>
<a name="l00127"></a>00127 <span class="comment">     * configures the system to run off a “raw” clock source (using the</span>
<a name="l00128"></a>00128 <span class="comment">     * main oscillator or internal oscillator) and allows for the new PLL</span>
<a name="l00129"></a>00129 <span class="comment">     * configuration to be validated before switching the system clock to</span>
<a name="l00130"></a>00130 <span class="comment">     * the PLL.</span>
<a name="l00131"></a>00131 <span class="comment">     */</span>
<a name="l00132"></a>00132     rcc |= <a class="code" href="lm3s__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110" title="PLL Bypass.">SYSCTL_RCC_BYPASS</a>;
<a name="l00133"></a>00133     rcc &amp;= ~<a class="code" href="lm3s__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001" title="Enable System Clock Divider.">SYSCTL_RCC_USESYSDIV</a>;
<a name="l00134"></a>00134     rcc2 |= <a class="code" href="lm3s__sysctl_8h.html#a00ba5e9742453395621589a080457f63" title="PLL Bypass 2.">SYSCTL_RCC2_BYPASS2</a>;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="comment">/* Write back RCC/RCC2 registers */</span>
<a name="l00137"></a>00137     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>) = rcc;
<a name="l00138"></a>00138     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>) = rcc2;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     lm3s_busyWait(16);
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="comment">/*</span>
<a name="l00143"></a>00143 <span class="comment">     * Step #2: select the crystal value (XTAL) and oscillator source</span>
<a name="l00144"></a>00144 <span class="comment">     * (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL</span>
<a name="l00145"></a>00145 <span class="comment">     * field automatically pulls valid PLL configuration data for the</span>
<a name="l00146"></a>00146 <span class="comment">     * appropriate crystal, and clearing the PWRDN bit powers and enables</span>
<a name="l00147"></a>00147 <span class="comment">     * the PLL and its output.</span>
<a name="l00148"></a>00148 <span class="comment">     */</span>
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <span class="comment">/* Enable the main oscillator first. */</span>
<a name="l00151"></a>00151     rcc &amp;= ~(<a class="code" href="lm3s__sysctl_8h.html#aabd0bfee458c4b7f2f483ec08fa9c82d" title="Internal Oscillator Disable.">SYSCTL_RCC_IOSCDIS</a> | <a class="code" href="lm3s__sysctl_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3" title="Main Oscillator Disable.">SYSCTL_RCC_MOSCDIS</a>);
<a name="l00152"></a>00152     rcc |= <a class="code" href="lm3s__sysctl_8h.html#aabd0bfee458c4b7f2f483ec08fa9c82d" title="Internal Oscillator Disable.">SYSCTL_RCC_IOSCDIS</a>;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">/* Do not override RCC register fields */</span>
<a name="l00155"></a>00155     rcc2 &amp;= ~<a class="code" href="lm3s__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940" title="The following are defines for the bit fields in the SYSCTL_RCC2 register.">SYSCTL_RCC2_USERCC2</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     rcc &amp;= ~(<a class="code" href="lm3s__sysctl_8h.html#a5df997a8860ccb7286d15ba776d5142d" title="Crystal Value.">SYSCTL_RCC_XTAL_M</a> | <a class="code" href="lm3s__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac" title="Oscillator Source.">SYSCTL_RCC_OSCSRC_M</a> | <a class="code" href="lm3s__sysctl_8h.html#a35905e3ba9779f862e9e0e6c33061158" title="PLL Power Down.">SYSCTL_RCC_PWRDN</a>);
<a name="l00158"></a>00158     rcc |= XTAL_FREQ | <a class="code" href="lm3s__sysctl_8h.html#af3941f513e108623482be430f3f7b53d" title="MOSC.">SYSCTL_RCC_OSCSRC_MAIN</a>;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     <span class="comment">/* Clear the PLL lock interrupt. */</span>
<a name="l00161"></a>00161     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61" title="Masked Interrupt Status and.">SYSCTL_MISC</a>) = <a class="code" href="lm3s__sysctl_8h.html#a4e5f38506932ca823269d31c0465bc43" title="The following are deprecated defines for the bit fields in the SYSCTL_RIS, SYSCTL_IMC, and SYSCTL_IMS registers.">SYSCTL_INT_PLL_LOCK</a>;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163         <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>) = rcc;
<a name="l00164"></a>00164     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>) = rcc2;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     lm3s_busyWait(16);
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="comment">/*</span>
<a name="l00169"></a>00169 <span class="comment">     * Step #3: select the desired system divider (SYSDIV) in RCC/RCC2 and</span>
<a name="l00170"></a>00170 <span class="comment">     * set the USESYS bit in RCC. The SYSDIV field determines the system</span>
<a name="l00171"></a>00171 <span class="comment">     * frequency for the microcontroller.</span>
<a name="l00172"></a>00172 <span class="comment">     */</span>
<a name="l00173"></a>00173     rcc &amp;= ~(<a class="code" href="lm3s__sysctl_8h.html#a719b4628723fd5b2f675a111ef9aa851" title="System Clock Divisor.">SYSCTL_RCC_SYSDIV_M</a> | <a class="code" href="lm3s__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001" title="Enable System Clock Divider.">SYSCTL_RCC_USESYSDIV</a>);
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     clk = PLL_VCO / 2;
<a name="l00176"></a>00176     <span class="keywordflow">for</span> (i = 3; i &lt; 16; i++)
<a name="l00177"></a>00177         <span class="keywordflow">if</span> (CPU_FREQ &gt;= (clk / (i + 1)))
<a name="l00178"></a>00178             <span class="keywordflow">break</span>;
<a name="l00179"></a>00179     rcc |= <a class="code" href="lm3s__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001" title="Enable System Clock Divider.">SYSCTL_RCC_USESYSDIV</a> |
<a name="l00180"></a>00180             (evaluate_sysdiv(CPU_FREQ) &lt;&lt; <a class="code" href="lm3s__sysctl_8h.html#a0aa63e7935f30f040b80c3ee080b376b" title="Shift to the SYSDIV field.">SYSCTL_RCC_SYSDIV_SHIFT</a>);
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <span class="comment">/*</span>
<a name="l00183"></a>00183 <span class="comment">     * Step #4: wait for the PLL to lock by polling the PLLLRIS bit in the</span>
<a name="l00184"></a>00184 <span class="comment">     * Raw Interrupt Status (RIS) register.</span>
<a name="l00185"></a>00185 <span class="comment">     */</span>
<a name="l00186"></a>00186         <span class="keywordflow">for</span> (i = 0; i &lt; 32768; i++)
<a name="l00187"></a>00187         <span class="keywordflow">if</span> (<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a1c81f0f10746ec3948b6f46b4d06583f" title="Raw Interrupt Status.">SYSCTL_RIS</a>) &amp; <a class="code" href="lm3s__sysctl_8h.html#a4e5f38506932ca823269d31c0465bc43" title="The following are deprecated defines for the bit fields in the SYSCTL_RIS, SYSCTL_IMC, and SYSCTL_IMS registers.">SYSCTL_INT_PLL_LOCK</a>)
<a name="l00188"></a>00188             <span class="keywordflow">break</span>;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190     <span class="comment">/*</span>
<a name="l00191"></a>00191 <span class="comment">     * Step #5: enable use of the PLL by clearing the BYPASS bit in</span>
<a name="l00192"></a>00192 <span class="comment">     * RCC/RCC2.</span>
<a name="l00193"></a>00193 <span class="comment">     */</span>
<a name="l00194"></a>00194         rcc &amp;= ~<a class="code" href="lm3s__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110" title="PLL Bypass.">SYSCTL_RCC_BYPASS</a>;
<a name="l00195"></a>00195 
<a name="l00196"></a>00196     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(<a class="code" href="lm3s__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea" title="Run-Mode Clock Configuration.">SYSCTL_RCC</a>) = rcc;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198     lm3s_busyWait(16);
<a name="l00199"></a>00199 }
</pre></div></div>
</div>


