timestamp 1669290883
version 8.2
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use and and_0 -1 0 -44 0 1 47
use xor xor_0 1 0 -6 0 1 60
node "m2_n162_n3#" 6 4801.18 -162 -3 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2502 846 0 0 0 0 0 0 0 0
node "m2_n165_246#" 6 5015.39 -165 246 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2659 902 0 0 0 0 0 0 0 0
node "m1_n41_88#" 4 611.15 -41 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 742 376 0 0 0 0 0 0 0 0 0 0
node "m1_n45_97#" 4 1186.06 -45 97 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 840 356 275 120 0 0 0 0 0 0 0 0
cap "m1_n45_97#" "m1_n41_88#" 1449.32
cap "m1_n45_97#" "m2_n165_246#" 119.871
cap "m1_n41_88#" "m2_n165_246#" 107.993
subcap "m1_n41_88#" -348.591
subcap "m1_n45_97#" -1104.03
cap "and_0/m1_n3_50#" "and_0/m1_n3_41#" 1.68754e-14
subcap "m1_n41_88#" -220.215
cap "and_0/m1_n3_50#" "and_0/nand_0/a_n5_8#" 167.911
cap "and_0/m1_n3_50#" "and_0/m1_n3_41#" 989.712
cap "m2_n165_246#" "xor_0/m1_43_105#" 85.0114
merge "xor_0/m1_42_15#" "and_0/m1_29_15#" -1338.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -424 -244 0 0 0 0 0 0 0 0
merge "and_0/m1_29_15#" "m2_n162_n3#"
merge "xor_0/m1_n22_50#" "and_0/m1_n3_50#" -414.511 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63 -36 -145 -63 0 0 0 0 0 0 0 0
merge "and_0/m1_n3_50#" "m1_n45_97#"
merge "xor_0/m1_43_105#" "and_0/m1_32_105#" -1482.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -279 -280 0 0 0 0 0 0 0 0
merge "and_0/m1_32_105#" "m2_n165_246#"
merge "xor_0/m1_n22_n15#" "and_0/m1_n3_41#" -212.611 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -248 -134 0 0 0 0 0 0 0 0 0 0
merge "and_0/m1_n3_41#" "m1_n41_88#"
