  \begin{cventry}
    {Blue Cheetah Analog} % Organization
    {Design Automation Intern} % Job title
    {Remote} % Location
    {May 2024 - Present} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {
        Refactored existing RTL files using a YAML representation influenced by IP-XACT, enabling rapid reuse of IP across projects.
        }
        \item {
        Added simulator-agnostic wave database creation and probing to internal tool used for design verification and debugging.
        }
        \item {
        Wrote Python to link codebases to generate addressing logic in SystemVerilog, ensuring rapid design and addressing of APB bus signals.
        }
      \end{cvitems}
    }
  \end{cventry}
