// Seed: 2454154433
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input  supply1 id_2
);
  assign id_1 = id_2;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13
    , id_16,
    input wor id_14
);
  tri0 id_17;
  id_18(
      .id_0(id_17 - 1), .id_1(id_6), .id_2(id_5), .id_3(id_6), .id_4(id_1), .id_5(id_4 / 1'b0 - 1)
  );
  wire id_19;
  wire id_20;
  tri  id_21;
  wand id_22 = id_6;
  xor primCall (
      id_8,
      id_2,
      id_14,
      id_9,
      id_5,
      id_18,
      id_22,
      id_21,
      id_3,
      id_11,
      id_19,
      id_13,
      id_16,
      id_17,
      id_10,
      id_6
  );
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.type_1 = 0;
  assign id_21 = 1;
endmodule
