
NUCLEO_F302R8_PWMInputMode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005598  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08005728  08005728  00015728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005b08  08005b08  00015b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005b0c  08005b0c  00015b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d4  20000000  08005b10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000005c  200001d4  08005ce4  000201d4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000230  08005ce4  00020230  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007a1b  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000017f9  00000000  00000000  00027c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000930  00000000  00000000  00029418  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000858  00000000  00000000  00029d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000375e  00000000  00000000  0002a5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000291d  00000000  00000000  0002dcfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003061b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000033d8  00000000  00000000  00030698  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005710 	.word	0x08005710

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08005710 	.word	0x08005710

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000ba8:	4905      	ldr	r1, [pc, #20]	; (8000bc0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000baa:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	600b      	str	r3, [r1, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	40010400 	.word	0x40010400

08000bc4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000bcc:	4905      	ldr	r1, [pc, #20]	; (8000be4 <LL_EXTI_EnableIT_32_63+0x20>)
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <LL_EXTI_EnableIT_32_63+0x20>)
 8000bd0:	6a1a      	ldr	r2, [r3, #32]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	620b      	str	r3, [r1, #32]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	40010400 	.word	0x40010400

08000be8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000bf0:	4906      	ldr	r1, [pc, #24]	; (8000c0c <LL_EXTI_DisableIT_0_31+0x24>)
 8000bf2:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <LL_EXTI_DisableIT_0_31+0x24>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	600b      	str	r3, [r1, #0]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40010400 	.word	0x40010400

08000c10 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000c18:	4906      	ldr	r1, [pc, #24]	; (8000c34 <LL_EXTI_DisableIT_32_63+0x24>)
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <LL_EXTI_DisableIT_32_63+0x24>)
 8000c1c:	6a1a      	ldr	r2, [r3, #32]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	4013      	ands	r3, r2
 8000c24:	620b      	str	r3, [r1, #32]
}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40010400 	.word	0x40010400

08000c38 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000c40:	4905      	ldr	r1, [pc, #20]	; (8000c58 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000c42:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000c44:	685a      	ldr	r2, [r3, #4]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	604b      	str	r3, [r1, #4]

}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	40010400 	.word	0x40010400

08000c5c <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000c64:	4905      	ldr	r1, [pc, #20]	; (8000c7c <LL_EXTI_EnableEvent_32_63+0x20>)
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <LL_EXTI_EnableEvent_32_63+0x20>)
 8000c68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	40010400 	.word	0x40010400

08000c80 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000c88:	4906      	ldr	r1, [pc, #24]	; (8000ca4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	4013      	ands	r3, r2
 8000c94:	604b      	str	r3, [r1, #4]
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40010400 	.word	0x40010400

08000ca8 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000cb0:	4906      	ldr	r1, [pc, #24]	; (8000ccc <LL_EXTI_DisableEvent_32_63+0x24>)
 8000cb2:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <LL_EXTI_DisableEvent_32_63+0x24>)
 8000cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	4013      	ands	r3, r2
 8000cbc:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40010400 	.word	0x40010400

08000cd0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000cd8:	4905      	ldr	r1, [pc, #20]	; (8000cf0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000cda:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000cdc:	689a      	ldr	r2, [r3, #8]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	608b      	str	r3, [r1, #8]

}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000cfc:	4905      	ldr	r1, [pc, #20]	; (8000d14 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000cfe:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000d00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	40010400 	.word	0x40010400

08000d18 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000d20:	4906      	ldr	r1, [pc, #24]	; (8000d3c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	608b      	str	r3, [r1, #8]

}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40010400 	.word	0x40010400

08000d40 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000d48:	4906      	ldr	r1, [pc, #24]	; (8000d64 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000d4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	4013      	ands	r3, r2
 8000d54:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40010400 	.word	0x40010400

08000d68 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000d70:	4905      	ldr	r1, [pc, #20]	; (8000d88 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000d72:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000d74:	68da      	ldr	r2, [r3, #12]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	60cb      	str	r3, [r1, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	40010400 	.word	0x40010400

08000d8c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000d94:	4905      	ldr	r1, [pc, #20]	; (8000dac <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000d96:	4b05      	ldr	r3, [pc, #20]	; (8000dac <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	40010400 	.word	0x40010400

08000db0 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000db8:	4906      	ldr	r1, [pc, #24]	; (8000dd4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000dba:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000dbc:	68da      	ldr	r2, [r3, #12]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	60cb      	str	r3, [r1, #12]
}
 8000dc6:	bf00      	nop
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	40010400 	.word	0x40010400

08000dd8 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000de0:	4906      	ldr	r1, [pc, #24]	; (8000dfc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	4013      	ands	r3, r2
 8000dec:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	40010400 	.word	0x40010400

08000e00 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	7a1b      	ldrb	r3, [r3, #8]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f000 80c1 	beq.w	8000f98 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d05b      	beq.n	8000ed6 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	7a5b      	ldrb	r3, [r3, #9]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d00e      	beq.n	8000e44 <LL_EXTI_Init+0x44>
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d017      	beq.n	8000e5a <LL_EXTI_Init+0x5a>
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d120      	bne.n	8000e70 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff ff24 	bl	8000c80 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff feaf 	bl	8000ba0 <LL_EXTI_EnableIT_0_31>
          break;
 8000e42:	e018      	b.n	8000e76 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fecd 	bl	8000be8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fef0 	bl	8000c38 <LL_EXTI_EnableEvent_0_31>
          break;
 8000e58:	e00d      	b.n	8000e76 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fe9e 	bl	8000ba0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fee5 	bl	8000c38 <LL_EXTI_EnableEvent_0_31>
          break;
 8000e6e:	e002      	b.n	8000e76 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	73fb      	strb	r3, [r7, #15]
          break;
 8000e74:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	7a9b      	ldrb	r3, [r3, #10]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d02b      	beq.n	8000ed6 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	7a9b      	ldrb	r3, [r3, #10]
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d00e      	beq.n	8000ea4 <LL_EXTI_Init+0xa4>
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d017      	beq.n	8000eba <LL_EXTI_Init+0xba>
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d120      	bne.n	8000ed0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff8c 	bl	8000db0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff17 	bl	8000cd0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000ea2:	e018      	b.n	8000ed6 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff35 	bl	8000d18 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff58 	bl	8000d68 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000eb8:	e00d      	b.n	8000ed6 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff06 	bl	8000cd0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff4d 	bl	8000d68 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000ece:	e002      	b.n	8000ed6 <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
            break;
 8000ed4:	bf00      	nop
        }
      }
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d070      	beq.n	8000fc0 <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	7a5b      	ldrb	r3, [r3, #9]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d00e      	beq.n	8000f04 <LL_EXTI_Init+0x104>
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d017      	beq.n	8000f1a <LL_EXTI_Init+0x11a>
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d120      	bne.n	8000f30 <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fed8 	bl	8000ca8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fe61 	bl	8000bc4 <LL_EXTI_EnableIT_32_63>
          break;
 8000f02:	e018      	b.n	8000f36 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fe81 	bl	8000c10 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fea2 	bl	8000c5c <LL_EXTI_EnableEvent_32_63>
          break;
 8000f18:	e00d      	b.n	8000f36 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fe50 	bl	8000bc4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fe97 	bl	8000c5c <LL_EXTI_EnableEvent_32_63>
          break;
 8000f2e:	e002      	b.n	8000f36 <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
          break;
 8000f34:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	7a9b      	ldrb	r3, [r3, #10]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d040      	beq.n	8000fc0 <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	7a9b      	ldrb	r3, [r3, #10]
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d00e      	beq.n	8000f64 <LL_EXTI_Init+0x164>
 8000f46:	2b03      	cmp	r3, #3
 8000f48:	d017      	beq.n	8000f7a <LL_EXTI_Init+0x17a>
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d120      	bne.n	8000f90 <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff40 	bl	8000dd8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fec9 	bl	8000cf4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8000f62:	e02d      	b.n	8000fc0 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fee9 	bl	8000d40 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff ff0a 	bl	8000d8c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000f78:	e022      	b.n	8000fc0 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff feb8 	bl	8000cf4 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff feff 	bl	8000d8c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000f8e:	e017      	b.n	8000fc0 <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	73fb      	strb	r3, [r7, #15]
            break;
 8000f94:	bf00      	nop
 8000f96:	e013      	b.n	8000fc0 <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fe23 	bl	8000be8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fe6a 	bl	8000c80 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fe2d 	bl	8000c10 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fe74 	bl	8000ca8 <LL_EXTI_DisableEvent_32_63>
#endif
  }
  return status;
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b089      	sub	sp, #36	; 0x24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	fa93 f3a3 	rbit	r3, r3
 8000fe4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	fab3 f383 	clz	r3, r3
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2103      	movs	r1, #3
 8000ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	61bb      	str	r3, [r7, #24]
  return(result);
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	fab3 f383 	clz	r3, r3
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	6879      	ldr	r1, [r7, #4]
 800100e:	fa01 f303 	lsl.w	r3, r1, r3
 8001012:	431a      	orrs	r2, r3
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	601a      	str	r2, [r3, #0]
}
 8001018:	bf00      	nop
 800101a:	3724      	adds	r7, #36	; 0x24
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	685a      	ldr	r2, [r3, #4]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	43db      	mvns	r3, r3
 8001038:	401a      	ands	r2, r3
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	fb01 f303 	mul.w	r3, r1, r3
 8001042:	431a      	orrs	r2, r3
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	605a      	str	r2, [r3, #4]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001054:	b480      	push	{r7}
 8001056:	b089      	sub	sp, #36	; 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	689a      	ldr	r2, [r3, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa93 f3a3 	rbit	r3, r3
 800106e:	613b      	str	r3, [r7, #16]
  return(result);
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	fab3 f383 	clz	r3, r3
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	2103      	movs	r1, #3
 800107a:	fa01 f303 	lsl.w	r3, r1, r3
 800107e:	43db      	mvns	r3, r3
 8001080:	401a      	ands	r2, r3
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	fa93 f3a3 	rbit	r3, r3
 800108c:	61bb      	str	r3, [r7, #24]
  return(result);
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	fab3 f383 	clz	r3, r3
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	fa01 f303 	lsl.w	r3, r1, r3
 800109c:	431a      	orrs	r2, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80010a2:	bf00      	nop
 80010a4:	3724      	adds	r7, #36	; 0x24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b089      	sub	sp, #36	; 0x24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	68da      	ldr	r2, [r3, #12]
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	613b      	str	r3, [r7, #16]
  return(result);
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	fab3 f383 	clz	r3, r3
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	2103      	movs	r1, #3
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	401a      	ands	r2, r3
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	fa93 f3a3 	rbit	r3, r3
 80010e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	fab3 f383 	clz	r3, r3
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	6879      	ldr	r1, [r7, #4]
 80010f2:	fa01 f303 	lsl.w	r3, r1, r3
 80010f6:	431a      	orrs	r2, r3
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	60da      	str	r2, [r3, #12]
}
 80010fc:	bf00      	nop
 80010fe:	3724      	adds	r7, #36	; 0x24
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001108:	b480      	push	{r7}
 800110a:	b089      	sub	sp, #36	; 0x24
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6a1a      	ldr	r2, [r3, #32]
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	fa93 f3a3 	rbit	r3, r3
 8001122:	613b      	str	r3, [r7, #16]
  return(result);
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	fab3 f383 	clz	r3, r3
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	210f      	movs	r1, #15
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43db      	mvns	r3, r3
 8001134:	401a      	ands	r2, r3
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa93 f3a3 	rbit	r3, r3
 8001140:	61bb      	str	r3, [r7, #24]
  return(result);
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	fab3 f383 	clz	r3, r3
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	6879      	ldr	r1, [r7, #4]
 800114c:	fa01 f303 	lsl.w	r3, r1, r3
 8001150:	431a      	orrs	r2, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001156:	bf00      	nop
 8001158:	3724      	adds	r7, #36	; 0x24
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001162:	b480      	push	{r7}
 8001164:	b089      	sub	sp, #36	; 0x24
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	60b9      	str	r1, [r7, #8]
 800116c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	0a1b      	lsrs	r3, r3, #8
 8001176:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa93 f3a3 	rbit	r3, r3
 800117e:	613b      	str	r3, [r7, #16]
  return(result);
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	fab3 f383 	clz	r3, r3
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	210f      	movs	r1, #15
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	401a      	ands	r2, r3
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	fa93 f3a3 	rbit	r3, r3
 800119e:	61bb      	str	r3, [r7, #24]
  return(result);
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	fab3 f383 	clz	r3, r3
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	6879      	ldr	r1, [r7, #4]
 80011aa:	fa01 f303 	lsl.w	r3, r1, r3
 80011ae:	431a      	orrs	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80011b4:	bf00      	nop
 80011b6:	3724      	adds	r7, #36	; 0x24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa93 f3a3 	rbit	r3, r3
 80011de:	613b      	str	r3, [r7, #16]
  return(result);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	fab3 f383 	clz	r3, r3
 80011e6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80011e8:	e048      	b.n	800127c <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	2101      	movs	r1, #1
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	fa01 f303 	lsl.w	r3, r1, r3
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d03a      	beq.n	8001276 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	461a      	mov	r2, r3
 8001206:	69b9      	ldr	r1, [r7, #24]
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff fede 	bl	8000fca <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d003      	beq.n	800121e <LL_GPIO_Init+0x5e>
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b02      	cmp	r3, #2
 800121c:	d106      	bne.n	800122c <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	461a      	mov	r2, r3
 8001224:	69b9      	ldr	r1, [r7, #24]
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ff14 	bl	8001054 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	691b      	ldr	r3, [r3, #16]
 8001230:	461a      	mov	r2, r3
 8001232:	69b9      	ldr	r1, [r7, #24]
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff ff3a 	bl	80010ae <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b02      	cmp	r3, #2
 8001240:	d119      	bne.n	8001276 <LL_GPIO_Init+0xb6>
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	fa93 f3a3 	rbit	r3, r3
 800124c:	60bb      	str	r3, [r7, #8]
  return(result);
 800124e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001250:	fab3 f383 	clz	r3, r3
 8001254:	2b07      	cmp	r3, #7
 8001256:	d807      	bhi.n	8001268 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	695b      	ldr	r3, [r3, #20]
 800125c:	461a      	mov	r2, r3
 800125e:	69b9      	ldr	r1, [r7, #24]
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff51 	bl	8001108 <LL_GPIO_SetAFPin_0_7>
 8001266:	e006      	b.n	8001276 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	461a      	mov	r2, r3
 800126e:	69b9      	ldr	r1, [r7, #24]
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff76 	bl	8001162 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3301      	adds	r3, #1
 800127a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	fa22 f303 	lsr.w	r3, r2, r3
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1af      	bne.n	80011ea <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d003      	beq.n	800129a <LL_GPIO_Init+0xda>
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d107      	bne.n	80012aa <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	6819      	ldr	r1, [r3, #0]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	461a      	mov	r2, r3
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff febd 	bl	8001024 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <LL_RCC_HSI_IsReady+0x20>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	bf0c      	ite	eq
 80012c4:	2301      	moveq	r3, #1
 80012c6:	2300      	movne	r3, #0
 80012c8:	b2db      	uxtb	r3, r3
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000

080012d8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <LL_RCC_LSE_IsReady+0x20>)
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	bf0c      	ite	eq
 80012e8:	2301      	moveq	r3, #1
 80012ea:	2300      	movne	r3, #0
 80012ec:	b2db      	uxtb	r3, r3
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40021000 	.word	0x40021000

080012fc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <LL_RCC_GetSysClkSource+0x18>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 030c 	and.w	r3, r3, #12
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000

08001318 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <LL_RCC_GetAHBPrescaler+0x18>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <LL_RCC_GetAPB1Prescaler+0x18>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40021000 	.word	0x40021000

08001350 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <LL_RCC_GetUSARTClockSource+0x28>)
 8001376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001378:	2103      	movs	r1, #3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	fa01 f303 	lsl.w	r3, r1, r3
 8001380:	401a      	ands	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	061b      	lsls	r3, r3, #24
 8001386:	4313      	orrs	r3, r2
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	40021000 	.word	0x40021000

08001398 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <LL_RCC_PLL_GetMainSource+0x18>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000

080013b4 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <LL_RCC_PLL_GetMultiplicator+0x18>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <LL_RCC_PLL_GetPrediv+0x18>)
 80013d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d8:	f003 030f 	and.w	r3, r3, #15
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000

080013ec <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80013f4:	f000 f85e 	bl	80014b4 <RCC_GetSystemClockFreq>
 80013f8:	4602      	mov	r2, r0
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f878 	bl	80014f8 <RCC_GetHCLKClockFreq>
 8001408:	4602      	mov	r2, r0
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	4618      	mov	r0, r3
 8001414:	f000 f886 	bl	8001524 <RCC_GetPCLK1ClockFreq>
 8001418:	4602      	mov	r2, r0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4618      	mov	r0, r3
 8001424:	f000 f892 	bl	800154c <RCC_GetPCLK2ClockFreq>
 8001428:	4602      	mov	r2, r0
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60da      	str	r2, [r3, #12]
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d12d      	bne.n	80014a6 <LL_RCC_GetUSARTClockFreq+0x6e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff ff8e 	bl	800136c <LL_RCC_GetUSARTClockSource>
 8001450:	4603      	mov	r3, r0
 8001452:	2b02      	cmp	r3, #2
 8001454:	d00f      	beq.n	8001476 <LL_RCC_GetUSARTClockFreq+0x3e>
 8001456:	2b03      	cmp	r3, #3
 8001458:	d005      	beq.n	8001466 <LL_RCC_GetUSARTClockFreq+0x2e>
 800145a:	2b01      	cmp	r3, #1
 800145c:	d114      	bne.n	8001488 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800145e:	f000 f829 	bl	80014b4 <RCC_GetSystemClockFreq>
 8001462:	60f8      	str	r0, [r7, #12]
        break;
 8001464:	e01f      	b.n	80014a6 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001466:	f7ff ff25 	bl	80012b4 <LL_RCC_HSI_IsReady>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d017      	beq.n	80014a0 <LL_RCC_GetUSARTClockFreq+0x68>
        {
          usart_frequency = HSI_VALUE;
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <LL_RCC_GetUSARTClockFreq+0x78>)
 8001472:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001474:	e014      	b.n	80014a0 <LL_RCC_GetUSARTClockFreq+0x68>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001476:	f7ff ff2f 	bl	80012d8 <LL_RCC_LSE_IsReady>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d011      	beq.n	80014a4 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = LSE_VALUE;
 8001480:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001484:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001486:	e00d      	b.n	80014a4 <LL_RCC_GetUSARTClockFreq+0x6c>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001488:	f000 f814 	bl	80014b4 <RCC_GetSystemClockFreq>
 800148c:	4603      	mov	r3, r0
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f832 	bl	80014f8 <RCC_GetHCLKClockFreq>
 8001494:	4603      	mov	r3, r0
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f844 	bl	8001524 <RCC_GetPCLK1ClockFreq>
 800149c:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800149e:	e002      	b.n	80014a6 <LL_RCC_GetUSARTClockFreq+0x6e>
        break;
 80014a0:	bf00      	nop
 80014a2:	e000      	b.n	80014a6 <LL_RCC_GetUSARTClockFreq+0x6e>
        break;
 80014a4:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80014a6:	68fb      	ldr	r3, [r7, #12]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	007a1200 	.word	0x007a1200

080014b4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80014be:	f7ff ff1d 	bl	80012fc <LL_RCC_GetSysClkSource>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b04      	cmp	r3, #4
 80014c6:	d006      	beq.n	80014d6 <RCC_GetSystemClockFreq+0x22>
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	d007      	beq.n	80014dc <RCC_GetSystemClockFreq+0x28>
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d109      	bne.n	80014e4 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <RCC_GetSystemClockFreq+0x40>)
 80014d2:	607b      	str	r3, [r7, #4]
      break;
 80014d4:	e009      	b.n	80014ea <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80014d6:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <RCC_GetSystemClockFreq+0x40>)
 80014d8:	607b      	str	r3, [r7, #4]
      break;
 80014da:	e006      	b.n	80014ea <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80014dc:	f000 f84a 	bl	8001574 <RCC_PLL_GetFreqDomain_SYS>
 80014e0:	6078      	str	r0, [r7, #4]
      break;
 80014e2:	e002      	b.n	80014ea <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80014e4:	4b03      	ldr	r3, [pc, #12]	; (80014f4 <RCC_GetSystemClockFreq+0x40>)
 80014e6:	607b      	str	r3, [r7, #4]
      break;
 80014e8:	bf00      	nop
  }

  return frequency;
 80014ea:	687b      	ldr	r3, [r7, #4]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	007a1200 	.word	0x007a1200

080014f8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001500:	f7ff ff0a 	bl	8001318 <LL_RCC_GetAHBPrescaler>
 8001504:	4603      	mov	r3, r0
 8001506:	091b      	lsrs	r3, r3, #4
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	4a04      	ldr	r2, [pc, #16]	; (8001520 <RCC_GetHCLKClockFreq+0x28>)
 800150e:	5cd3      	ldrb	r3, [r2, r3]
 8001510:	461a      	mov	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	40d3      	lsrs	r3, r2
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	08005808 	.word	0x08005808

08001524 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800152c:	f7ff ff02 	bl	8001334 <LL_RCC_GetAPB1Prescaler>
 8001530:	4603      	mov	r3, r0
 8001532:	0a1b      	lsrs	r3, r3, #8
 8001534:	4a04      	ldr	r2, [pc, #16]	; (8001548 <RCC_GetPCLK1ClockFreq+0x24>)
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	461a      	mov	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	40d3      	lsrs	r3, r2
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	08005818 	.word	0x08005818

0800154c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001554:	f7ff fefc 	bl	8001350 <LL_RCC_GetAPB2Prescaler>
 8001558:	4603      	mov	r3, r0
 800155a:	0adb      	lsrs	r3, r3, #11
 800155c:	4a04      	ldr	r2, [pc, #16]	; (8001570 <RCC_GetPCLK2ClockFreq+0x24>)
 800155e:	5cd3      	ldrb	r3, [r2, r3]
 8001560:	461a      	mov	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	40d3      	lsrs	r3, r2
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	08005818 	.word	0x08005818

08001574 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001574:	b590      	push	{r4, r7, lr}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	2300      	movs	r3, #0
 8001580:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001582:	f7ff ff09 	bl	8001398 <LL_RCC_PLL_GetMainSource>
 8001586:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d003      	beq.n	8001596 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800158e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001592:	d003      	beq.n	800159c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001594:	e005      	b.n	80015a2 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001596:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8001598:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800159a:	e005      	b.n	80015a8 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800159e:	60fb      	str	r3, [r7, #12]
      break;
 80015a0:	e002      	b.n	80015a8 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 80015a2:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 80015a4:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80015a6:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80015a8:	f7ff ff12 	bl	80013d0 <LL_RCC_PLL_GetPrediv>
 80015ac:	4603      	mov	r3, r0
 80015ae:	3301      	adds	r3, #1
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	fbb2 f4f3 	udiv	r4, r2, r3
 80015b6:	f7ff fefd 	bl	80013b4 <LL_RCC_PLL_GetMultiplicator>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80015c0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80015c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	fa92 f2a2 	rbit	r2, r2
 80015cc:	603a      	str	r2, [r7, #0]
  return(result);
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	fab2 f282 	clz	r2, r2
 80015d4:	40d3      	lsrs	r3, r2
 80015d6:	3302      	adds	r3, #2
 80015d8:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd90      	pop	{r4, r7, pc}
 80015e4:	003d0900 	.word	0x003d0900
 80015e8:	007a1200 	.word	0x007a1200

080015ec <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	f043 0201 	orr.w	r2, r3, #1
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	615a      	str	r2, [r3, #20]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a2b      	ldr	r2, [pc, #172]	; (8001724 <LL_TIM_Init+0xc4>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d003      	beq.n	8001684 <LL_TIM_Init+0x24>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001682:	d106      	bne.n	8001692 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a23      	ldr	r2, [pc, #140]	; (8001724 <LL_TIM_Init+0xc4>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d00f      	beq.n	80016ba <LL_TIM_Init+0x5a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a0:	d00b      	beq.n	80016ba <LL_TIM_Init+0x5a>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a20      	ldr	r2, [pc, #128]	; (8001728 <LL_TIM_Init+0xc8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d007      	beq.n	80016ba <LL_TIM_Init+0x5a>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a1f      	ldr	r2, [pc, #124]	; (800172c <LL_TIM_Init+0xcc>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d003      	beq.n	80016ba <LL_TIM_Init+0x5a>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a1e      	ldr	r2, [pc, #120]	; (8001730 <LL_TIM_Init+0xd0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d106      	bne.n	80016c8 <LL_TIM_Init+0x68>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	4619      	mov	r1, r3
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff97 	bl	8001608 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff ff83 	bl	80015ec <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a0e      	ldr	r2, [pc, #56]	; (8001724 <LL_TIM_Init+0xc4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00b      	beq.n	8001706 <LL_TIM_Init+0xa6>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <LL_TIM_Init+0xc8>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d007      	beq.n	8001706 <LL_TIM_Init+0xa6>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a0c      	ldr	r2, [pc, #48]	; (800172c <LL_TIM_Init+0xcc>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d003      	beq.n	8001706 <LL_TIM_Init+0xa6>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a0b      	ldr	r2, [pc, #44]	; (8001730 <LL_TIM_Init+0xd0>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d105      	bne.n	8001712 <LL_TIM_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	7c1b      	ldrb	r3, [r3, #16]
 800170a:	4619      	mov	r1, r3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff89 	bl	8001624 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff ff94 	bl	8001640 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40012c00 	.word	0x40012c00
 8001728:	40014000 	.word	0x40014000
 800172c:	40014400 	.word	0x40014400
 8001730:	40014800 	.word	0x40014800

08001734 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	2b01      	cmp	r3, #1
 8001746:	bf0c      	ite	eq
 8001748:	2301      	moveq	r3, #1
 800174a:	2300      	movne	r3, #0
 800174c:	b2db      	uxtb	r3, r3
}
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	605a      	str	r2, [r3, #4]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	431a      	orrs	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	609a      	str	r2, [r3, #8]
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 80017a6:	b4b0      	push	{r4, r5, r7}
 80017a8:	b085      	sub	sp, #20
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 80017b4:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 80017b6:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017be:	d114      	bne.n	80017ea <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	005a      	lsls	r2, r3, #1
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	441a      	add	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 80017d4:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 80017d8:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80017da:	086b      	lsrs	r3, r5, #1
 80017dc:	b29b      	uxth	r3, r3
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 80017e8:	e00a      	b.n	8001800 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	085a      	lsrs	r2, r3, #1
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	441a      	add	r2, r3
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	60da      	str	r2, [r3, #12]
}
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	bcb0      	pop	{r4, r5, r7}
 8001808:	4770      	bx	lr
	...

0800180c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800181a:	2300      	movs	r3, #0
 800181c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff ff88 	bl	8001734 <LL_USART_IsEnabled>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d14e      	bne.n	80018c8 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	4b29      	ldr	r3, [pc, #164]	; (80018d4 <LL_USART_Init+0xc8>)
 8001830:	4013      	ands	r3, r2
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	6851      	ldr	r1, [r2, #4]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	68d2      	ldr	r2, [r2, #12]
 800183a:	4311      	orrs	r1, r2
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	6912      	ldr	r2, [r2, #16]
 8001840:	4311      	orrs	r1, r2
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	6992      	ldr	r2, [r2, #24]
 8001846:	430a      	orrs	r2, r1
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	4619      	mov	r1, r3
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff80 	bl	800175a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	4619      	mov	r1, r3
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ff8d 	bl	8001780 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a1b      	ldr	r2, [pc, #108]	; (80018d8 <LL_USART_Init+0xcc>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d104      	bne.n	8001878 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800186e:	2000      	movs	r0, #0
 8001870:	f7ff fde2 	bl	8001438 <LL_RCC_GetUSARTClockFreq>
 8001874:	61b8      	str	r0, [r7, #24]
 8001876:	e016      	b.n	80018a6 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a18      	ldr	r2, [pc, #96]	; (80018dc <LL_USART_Init+0xd0>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d107      	bne.n	8001890 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001880:	f107 0308 	add.w	r3, r7, #8
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fdb1 	bl	80013ec <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	61bb      	str	r3, [r7, #24]
 800188e:	e00a      	b.n	80018a6 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a13      	ldr	r2, [pc, #76]	; (80018e0 <LL_USART_Init+0xd4>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d106      	bne.n	80018a6 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001898:	f107 0308 	add.w	r3, r7, #8
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fda5 	bl	80013ec <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d00d      	beq.n	80018c8 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d009      	beq.n	80018c8 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80018b4:	2300      	movs	r3, #0
 80018b6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	699a      	ldr	r2, [r3, #24]
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	69b9      	ldr	r1, [r7, #24]
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff ff6f 	bl	80017a6 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80018c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3720      	adds	r7, #32
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	efff69f3 	.word	0xefff69f3
 80018d8:	40013800 	.word	0x40013800
 80018dc:	40004400 	.word	0x40004400
 80018e0:	40004800 	.word	0x40004800

080018e4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80018ee:	4909      	ldr	r1, [pc, #36]	; (8001914 <LL_InitTick+0x30>)
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f8:	3b01      	subs	r3, #1
 80018fa:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <LL_InitTick+0x30>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	4b04      	ldr	r3, [pc, #16]	; (8001914 <LL_InitTick+0x30>)
 8001904:	2205      	movs	r2, #5
 8001906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000e010 	.word	0xe000e010

08001918 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001920:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ffdd 	bl	80018e4 <LL_InitTick>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <LL_mDelay+0x44>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001942:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194a:	d00c      	beq.n	8001966 <LL_mDelay+0x32>
  {
    Delay++;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3301      	adds	r3, #1
 8001950:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001952:	e008      	b.n	8001966 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001954:	4b08      	ldr	r3, [pc, #32]	; (8001978 <LL_mDelay+0x44>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <LL_mDelay+0x32>
    {
      Delay--;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3b01      	subs	r3, #1
 8001964:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d1f3      	bne.n	8001954 <LL_mDelay+0x20>
    }
  }
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	e000e010 	.word	0xe000e010

0800197c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001984:	4a04      	ldr	r2, [pc, #16]	; (8001998 <LL_SetSystemCoreClock+0x1c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6013      	str	r3, [r2, #0]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000000 	.word	0x20000000

0800199c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80019a4:	4908      	ldr	r1, [pc, #32]	; (80019c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019a6:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019b2:	695a      	ldr	r2, [r3, #20]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4013      	ands	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	40021000 	.word	0x40021000

080019cc <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80019cc:	b490      	push	{r4, r7}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80019d6:	4c11      	ldr	r4, [pc, #68]	; (8001a1c <LL_SYSCFG_SetEXTISource+0x50>)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	490f      	ldr	r1, [pc, #60]	; (8001a1c <LL_SYSCFG_SetEXTISource+0x50>)
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	3202      	adds	r2, #2
 80019e4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	0c12      	lsrs	r2, r2, #16
 80019ec:	43d2      	mvns	r2, r2
 80019ee:	4011      	ands	r1, r2
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	0c12      	lsrs	r2, r2, #16
 80019f4:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	fa92 f2a2 	rbit	r2, r2
 80019fc:	60ba      	str	r2, [r7, #8]
  return(result);
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	fab2 f282 	clz	r2, r2
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8001a12:	bf00      	nop
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc90      	pop	{r4, r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	40010000 	.word	0x40010000

08001a20 <LL_GPIO_SetPinMode>:
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa93 f3a3 	rbit	r3, r3
 8001a3a:	613b      	str	r3, [r7, #16]
  return(result);
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	fab3 f383 	clz	r3, r3
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	2103      	movs	r1, #3
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	401a      	ands	r2, r3
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa93 f3a3 	rbit	r3, r3
 8001a58:	61bb      	str	r3, [r7, #24]
  return(result);
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	fa01 f303 	lsl.w	r3, r1, r3
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	601a      	str	r2, [r3, #0]
}
 8001a6e:	bf00      	nop
 8001a70:	3724      	adds	r7, #36	; 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <LL_GPIO_SetPinPull>:
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b089      	sub	sp, #36	; 0x24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	68da      	ldr	r2, [r3, #12]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	613b      	str	r3, [r7, #16]
  return(result);
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	fab3 f383 	clz	r3, r3
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	2103      	movs	r1, #3
 8001aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	fa93 f3a3 	rbit	r3, r3
 8001ab2:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	fab3 f383 	clz	r3, r3
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	6879      	ldr	r1, [r7, #4]
 8001abe:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	60da      	str	r2, [r3, #12]
}
 8001ac8:	bf00      	nop
 8001aca:	3724      	adds	r7, #36	; 0x24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	; 0x28
 8001af4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001af6:	f107 031c 	add.w	r3, r7, #28
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
 8001b10:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001b12:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b16:	f7ff ff41 	bl	800199c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8001b1a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001b1e:	f7ff ff3d 	bl	800199c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b22:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b26:	f7ff ff39 	bl	800199c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001b2a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001b2e:	f7ff ff35 	bl	800199c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001b32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b36:	481d      	ldr	r0, [pc, #116]	; (8001bac <MX_GPIO_Init+0xbc>)
 8001b38:	f7ff ffcc 	bl	8001ad4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001b3c:	491c      	ldr	r1, [pc, #112]	; (8001bb0 <MX_GPIO_Init+0xc0>)
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f7ff ff44 	bl	80019cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_UP);
 8001b44:	2201      	movs	r2, #1
 8001b46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b4a:	481a      	ldr	r0, [pc, #104]	; (8001bb4 <MX_GPIO_Init+0xc4>)
 8001b4c:	f7ff ff95 	bl	8001a7a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8001b50:	2200      	movs	r2, #0
 8001b52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b56:	4817      	ldr	r0, [pc, #92]	; (8001bb4 <MX_GPIO_Init+0xc4>)
 8001b58:	f7ff ff62 	bl	8001a20 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001b5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b60:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001b72:	2302      	movs	r3, #2
 8001b74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff f93f 	bl	8000e00 <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4803      	ldr	r0, [pc, #12]	; (8001bac <MX_GPIO_Init+0xbc>)
 8001b9e:	f7ff fb0f 	bl	80011c0 <LL_GPIO_Init>

}
 8001ba2:	bf00      	nop
 8001ba4:	3728      	adds	r7, #40	; 0x28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	48000400 	.word	0x48000400
 8001bb0:	00f00003 	.word	0x00f00003
 8001bb4:	48000800 	.word	0x48000800

08001bb8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <NVIC_SetPriorityGrouping+0x44>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bea:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <NVIC_SetPriorityGrouping+0x44>)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	60d3      	str	r3, [r2, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <LL_RCC_HSI_Enable>:
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c04:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <LL_RCC_HSI_Enable+0x1c>)
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <LL_RCC_HSI_Enable+0x1c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000

08001c20 <LL_RCC_HSI_IsReady>:
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <LL_RCC_HSI_IsReady+0x20>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	bf0c      	ite	eq
 8001c30:	2301      	moveq	r3, #1
 8001c32:	2300      	movne	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	40021000 	.word	0x40021000

08001c44 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001c4c:	4907      	ldr	r1, [pc, #28]	; (8001c6c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	600b      	str	r3, [r1, #0]
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	40021000 	.word	0x40021000

08001c70 <LL_RCC_SetSysClkSource>:
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c78:	4906      	ldr	r1, [pc, #24]	; (8001c94 <LL_RCC_SetSysClkSource+0x24>)
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <LL_RCC_SetSysClkSource+0x24>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f023 0203 	bic.w	r2, r3, #3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	604b      	str	r3, [r1, #4]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	40021000 	.word	0x40021000

08001c98 <LL_RCC_GetSysClkSource>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c9c:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <LL_RCC_GetSysClkSource+0x18>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 030c 	and.w	r3, r3, #12
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <LL_RCC_SetAHBPrescaler>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001cbc:	4906      	ldr	r1, [pc, #24]	; (8001cd8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	604b      	str	r3, [r1, #4]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	40021000 	.word	0x40021000

08001cdc <LL_RCC_SetAPB1Prescaler>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001ce4:	4906      	ldr	r1, [pc, #24]	; (8001d00 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	604b      	str	r3, [r1, #4]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	40021000 	.word	0x40021000

08001d04 <LL_RCC_SetAPB2Prescaler>:
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d0c:	4906      	ldr	r1, [pc, #24]	; (8001d28 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	604b      	str	r3, [r1, #4]
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	40021000 	.word	0x40021000

08001d2c <LL_RCC_SetTIMClockSource>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_TIM1SW << (TIMxSource >> 27U)), (TIMxSource & 0x03FFFFFFU));
 8001d34:	490a      	ldr	r1, [pc, #40]	; (8001d60 <LL_RCC_SetTIMClockSource+0x34>)
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <LL_RCC_SetTIMClockSource+0x34>)
 8001d38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	0edb      	lsrs	r3, r3, #27
 8001d3e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d42:	fa00 f303 	lsl.w	r3, r0, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	401a      	ands	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8001d50:	4313      	orrs	r3, r2
 8001d52:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	40021000 	.word	0x40021000

08001d64 <LL_RCC_PLL_Enable>:
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001d68:	4a05      	ldr	r2, [pc, #20]	; (8001d80 <LL_RCC_PLL_Enable+0x1c>)
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <LL_RCC_PLL_Enable+0x1c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d72:	6013      	str	r3, [r2, #0]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000

08001d84 <LL_RCC_PLL_IsReady>:
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001d88:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <LL_RCC_PLL_IsReady+0x24>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d94:	bf0c      	ite	eq
 8001d96:	2301      	moveq	r3, #1
 8001d98:	2300      	movne	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40021000 	.word	0x40021000

08001dac <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8001db6:	480e      	ldr	r0, [pc, #56]	; (8001df0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001db8:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	430b      	orrs	r3, r1
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8001dce:	4908      	ldr	r1, [pc, #32]	; (8001df0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001dd0:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd4:	f023 020f 	bic.w	r2, r3, #15
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	4313      	orrs	r3, r2
 8001de0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000

08001df4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001dfc:	4908      	ldr	r1, [pc, #32]	; (8001e20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e00:	69da      	ldr	r2, [r3, #28]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001e08:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001e0a:	69da      	ldr	r2, [r3, #28]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e12:	68fb      	ldr	r3, [r7, #12]
}
 8001e14:	bf00      	nop
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40021000 	.word	0x40021000

08001e24 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001e2c:	4908      	ldr	r1, [pc, #32]	; (8001e50 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e2e:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e30:	699a      	ldr	r2, [r3, #24]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001e38:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e3a:	699a      	ldr	r2, [r3, #24]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	40021000 	.word	0x40021000

08001e54 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001e5c:	4906      	ldr	r1, [pc, #24]	; (8001e78 <LL_FLASH_SetLatency+0x24>)
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <LL_FLASH_SetLatency+0x24>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 0207 	bic.w	r2, r3, #7
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	600b      	str	r3, [r1, #0]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	40022000 	.word	0x40022000

08001e7c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001e80:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <LL_FLASH_GetLatency+0x18>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0307 	and.w	r3, r3, #7
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40022000 	.word	0x40022000

08001e98 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d106      	bne.n	8001eb4 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001ea6:	4a09      	ldr	r2, [pc, #36]	; (8001ecc <LL_SYSTICK_SetClkSource+0x34>)
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <LL_SYSTICK_SetClkSource+0x34>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001eb2:	e005      	b.n	8001ec0 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001eb4:	4a05      	ldr	r2, [pc, #20]	; (8001ecc <LL_SYSTICK_SetClkSource+0x34>)
 8001eb6:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <LL_SYSTICK_SetClkSource+0x34>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 0304 	bic.w	r3, r3, #4
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000e010 	.word	0xe000e010

08001ed0 <LL_TIM_EnableCounter>:
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	601a      	str	r2, [r3, #0]
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <LL_TIM_CC_EnableChannel>:
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a1a      	ldr	r2, [r3, #32]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	431a      	orrs	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	621a      	str	r2, [r3, #32]
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <LL_TIM_IC_GetCaptureCH1>:
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <LL_TIM_IC_GetCaptureCH2>:
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR2));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_TIM_ClearFlag_UPDATE>:
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f06f 0201 	mvn.w	r2, #1
 8001f50:	611a      	str	r2, [r3, #16]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	bf0c      	ite	eq
 8001f72:	2301      	moveq	r3, #1
 8001f74:	2300      	movne	r3, #0
 8001f76:	b2db      	uxtb	r3, r3
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_TIM_ClearFlag_CC1>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f06f 0202 	mvn.w	r2, #2
 8001f92:	611a      	str	r2, [r3, #16]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <LL_TIM_IsActiveFlag_CC1>:
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	bf0c      	ite	eq
 8001fb4:	2301      	moveq	r3, #1
 8001fb6:	2300      	movne	r3, #0
 8001fb8:	b2db      	uxtb	r3, r3
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <LL_TIM_ClearFlag_CC2>:
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f06f 0204 	mvn.w	r2, #4
 8001fd4:	611a      	str	r2, [r3, #16]
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <LL_TIM_IsActiveFlag_CC2>:
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf0c      	ite	eq
 8001ff6:	2301      	moveq	r3, #1
 8001ff8:	2300      	movne	r3, #0
 8001ffa:	b2db      	uxtb	r3, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_TIM_ClearFlag_CC1OVR>:
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002016:	611a      	str	r2, [r3, #16]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <LL_TIM_IsActiveFlag_CC1OVR>:
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002034:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002038:	bf0c      	ite	eq
 800203a:	2301      	moveq	r3, #1
 800203c:	2300      	movne	r3, #0
 800203e:	b2db      	uxtb	r3, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_TIM_ClearFlag_CC2OVR>:
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800205a:	611a      	str	r2, [r3, #16]
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_TIM_IsActiveFlag_CC2OVR>:
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800207c:	bf0c      	ite	eq
 800207e:	2301      	moveq	r3, #1
 8002080:	2300      	movne	r3, #0
 8002082:	b2db      	uxtb	r3, r3
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_TIM_DisableIT_UPDATE>:
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f023 0201 	bic.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	60da      	str	r2, [r3, #12]
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_TIM_IsEnabledIT_UPDATE>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	bf0c      	ite	eq
 80020c4:	2301      	moveq	r3, #1
 80020c6:	2300      	movne	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <LL_TIM_EnableIT_CC1>:
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f043 0202 	orr.w	r2, r3, #2
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	60da      	str	r2, [r3, #12]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_TIM_IsEnabledIT_CC1>:
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b02      	cmp	r3, #2
 8002108:	bf0c      	ite	eq
 800210a:	2301      	moveq	r3, #1
 800210c:	2300      	movne	r3, #0
 800210e:	b2db      	uxtb	r3, r3
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <LL_TIM_EnableIT_CC2>:
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f043 0204 	orr.w	r2, r3, #4
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60da      	str	r2, [r3, #12]
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_TIM_IsEnabledIT_CC2>:
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b04      	cmp	r3, #4
 800214e:	bf0c      	ite	eq
 8002150:	2301      	moveq	r3, #1
 8002152:	2300      	movne	r3, #0
 8002154:	b2db      	uxtb	r3, r3
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <GTek_PWM_InputMode_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void GTek_PWM_InputMode_Init(void) {
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
    LL_TIM_CC_EnableChannel(TIM15, LL_TIM_CHANNEL_CH1);
 8002168:	2101      	movs	r1, #1
 800216a:	480a      	ldr	r0, [pc, #40]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 800216c:	f7ff fec0 	bl	8001ef0 <LL_TIM_CC_EnableChannel>
    LL_TIM_CC_EnableChannel(TIM15, LL_TIM_CHANNEL_CH2);
 8002170:	2110      	movs	r1, #16
 8002172:	4808      	ldr	r0, [pc, #32]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 8002174:	f7ff febc 	bl	8001ef0 <LL_TIM_CC_EnableChannel>

    LL_TIM_EnableCounter(TIM15);
 8002178:	4806      	ldr	r0, [pc, #24]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 800217a:	f7ff fea9 	bl	8001ed0 <LL_TIM_EnableCounter>

    LL_TIM_DisableIT_UPDATE(TIM15);
 800217e:	4805      	ldr	r0, [pc, #20]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 8002180:	f7ff ff86 	bl	8002090 <LL_TIM_DisableIT_UPDATE>
//    LL_TIM_EnableIT_UPDATE(TIM15);
    LL_TIM_EnableIT_CC1(TIM15);
 8002184:	4803      	ldr	r0, [pc, #12]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 8002186:	f7ff ffa6 	bl	80020d6 <LL_TIM_EnableIT_CC1>
    LL_TIM_EnableIT_CC2(TIM15);
 800218a:	4802      	ldr	r0, [pc, #8]	; (8002194 <GTek_PWM_InputMode_Init+0x30>)
 800218c:	f7ff ffc6 	bl	800211c <LL_TIM_EnableIT_CC2>
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40014000 	.word	0x40014000

08002198 <TIM1_BRK_TIM15_IRQHandler>:
*           PWM_Freq = f(sampling) / g_PWM_IN.Period
*           PWM_DutyCycle = g_PWM_IN.PulseWidth / g_PWM_IN.Period
*
*           PWM 1 KHz ~ 100 KHz
*******************************************************************************/
void TIM1_BRK_TIM15_IRQHandler(void) {
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
    if ((LL_TIM_IsActiveFlag_UPDATE(TIM15) != RESET) && (LL_TIM_IsEnabledIT_UPDATE(TIM15) != RESET)) {
 800219c:	484c      	ldr	r0, [pc, #304]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 800219e:	f7ff fede 	bl	8001f5e <LL_TIM_IsActiveFlag_UPDATE>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <TIM1_BRK_TIM15_IRQHandler+0x22>
 80021a8:	4849      	ldr	r0, [pc, #292]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021aa:	f7ff ff81 	bl	80020b0 <LL_TIM_IsEnabledIT_UPDATE>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d002      	beq.n	80021ba <TIM1_BRK_TIM15_IRQHandler+0x22>
        LL_TIM_ClearFlag_UPDATE(TIM15);
 80021b4:	4846      	ldr	r0, [pc, #280]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021b6:	f7ff fec4 	bl	8001f42 <LL_TIM_ClearFlag_UPDATE>

//        printf("\r\n__UPDATE __\r\n");
    }

    if ((LL_TIM_IsActiveFlag_CC1(TIM15) != RESET) && (LL_TIM_IsEnabledIT_CC1(TIM15) != RESET)) {
 80021ba:	4845      	ldr	r0, [pc, #276]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021bc:	f7ff fef0 	bl	8001fa0 <LL_TIM_IsActiveFlag_CC1>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d008      	beq.n	80021d8 <TIM1_BRK_TIM15_IRQHandler+0x40>
 80021c6:	4842      	ldr	r0, [pc, #264]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021c8:	f7ff ff95 	bl	80020f6 <LL_TIM_IsEnabledIT_CC1>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d002      	beq.n	80021d8 <TIM1_BRK_TIM15_IRQHandler+0x40>
        LL_TIM_ClearFlag_CC1(TIM15);
 80021d2:	483f      	ldr	r0, [pc, #252]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021d4:	f7ff fed6 	bl	8001f84 <LL_TIM_ClearFlag_CC1>

//        g_TIM_IT_CNT.TIM15_CC1++;
    }

    if ((LL_TIM_IsActiveFlag_CC2(TIM15) != RESET) && (LL_TIM_IsEnabledIT_CC2(TIM15) != RESET)) {
 80021d8:	483d      	ldr	r0, [pc, #244]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021da:	f7ff ff02 	bl	8001fe2 <LL_TIM_IsActiveFlag_CC2>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d03e      	beq.n	8002262 <TIM1_BRK_TIM15_IRQHandler+0xca>
 80021e4:	483a      	ldr	r0, [pc, #232]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021e6:	f7ff ffa9 	bl	800213c <LL_TIM_IsEnabledIT_CC2>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d038      	beq.n	8002262 <TIM1_BRK_TIM15_IRQHandler+0xca>
        LL_TIM_ClearFlag_CC2(TIM15);
 80021f0:	4837      	ldr	r0, [pc, #220]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021f2:	f7ff fee8 	bl	8001fc6 <LL_TIM_ClearFlag_CC2>

//        g_TIM_IT_CNT.TIM15_CC2++;

        g_PWM_IN.Period = LL_TIM_IC_GetCaptureCH2(TIM15) + 65536 * g_PWM_IN.CC2_OverflowCnt;
 80021f6:	4836      	ldr	r0, [pc, #216]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80021f8:	f7ff fe97 	bl	8001f2a <LL_TIM_IC_GetCaptureCH2>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b35      	ldr	r3, [pc, #212]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	041b      	lsls	r3, r3, #16
 8002204:	4413      	add	r3, r2
 8002206:	4a33      	ldr	r2, [pc, #204]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002208:	6013      	str	r3, [r2, #0]

        /* g_PWM_IN.Period != 0 PWM */
        if (g_PWM_IN.Period != 0) {
 800220a:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d021      	beq.n	8002256 <TIM1_BRK_TIM15_IRQHandler+0xbe>
            g_PWM_IN.Period = g_PWM_IN.Period + 1;
 8002212:	4b30      	ldr	r3, [pc, #192]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	3301      	adds	r3, #1
 8002218:	4a2e      	ldr	r2, [pc, #184]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800221a:	6013      	str	r3, [r2, #0]
            g_PWM_IN.PulseWidth = (LL_TIM_IC_GetCaptureCH1(TIM15) + 1) + 65536 * g_PWM_IN.CC1_OverflowCnt;
 800221c:	482c      	ldr	r0, [pc, #176]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 800221e:	f7ff fe78 	bl	8001f12 <LL_TIM_IC_GetCaptureCH1>
 8002222:	4602      	mov	r2, r0
 8002224:	4b2b      	ldr	r3, [pc, #172]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	041b      	lsls	r3, r3, #16
 800222a:	4413      	add	r3, r2
 800222c:	3301      	adds	r3, #1
 800222e:	4a29      	ldr	r2, [pc, #164]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002230:	6053      	str	r3, [r2, #4]
            g_PWM_IN.DutyCycle = (g_PWM_IN.PulseWidth * 100) / g_PWM_IN.Period;
 8002232:	4b28      	ldr	r3, [pc, #160]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2264      	movs	r2, #100	; 0x64
 8002238:	fb02 f203 	mul.w	r2, r2, r3
 800223c:	4b25      	ldr	r3, [pc, #148]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	fbb2 f3f3 	udiv	r3, r2, r3
 8002244:	4a23      	ldr	r2, [pc, #140]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002246:	6093      	str	r3, [r2, #8]
            g_PWM_IN.Frequency = F_SAMPLING / g_PWM_IN.Period;
 8002248:	4b22      	ldr	r3, [pc, #136]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a22      	ldr	r2, [pc, #136]	; (80022d8 <TIM1_BRK_TIM15_IRQHandler+0x140>)
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	4a20      	ldr	r2, [pc, #128]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002254:	60d3      	str	r3, [r2, #12]

//            printf("%lu \t%lu %%\t\t%lu Hz\r\n", g_Cnt++, g_PWM_IN.DutyCycle, g_PWM_IN.Frequency);
        }

        g_PWM_IN.CC2_OverflowCnt = 0;
 8002256:	4b1f      	ldr	r3, [pc, #124]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002258:	2200      	movs	r2, #0
 800225a:	615a      	str	r2, [r3, #20]
        g_PWM_IN.CC1_OverflowCnt = 0;
 800225c:	4b1d      	ldr	r3, [pc, #116]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800225e:	2200      	movs	r2, #0
 8002260:	611a      	str	r2, [r3, #16]
    }

    if ((LL_TIM_IsActiveFlag_CC1OVR(TIM15) != RESET) && (LL_TIM_IsEnabledIT_CC1(TIM15) != RESET)) {
 8002262:	481b      	ldr	r0, [pc, #108]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 8002264:	f7ff fede 	bl	8002024 <LL_TIM_IsActiveFlag_CC1OVR>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d013      	beq.n	8002296 <TIM1_BRK_TIM15_IRQHandler+0xfe>
 800226e:	4818      	ldr	r0, [pc, #96]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 8002270:	f7ff ff41 	bl	80020f6 <LL_TIM_IsEnabledIT_CC1>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00d      	beq.n	8002296 <TIM1_BRK_TIM15_IRQHandler+0xfe>
        LL_TIM_ClearFlag_CC1OVR(TIM15);
 800227a:	4815      	ldr	r0, [pc, #84]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 800227c:	f7ff fec4 	bl	8002008 <LL_TIM_ClearFlag_CC1OVR>

        g_TIM_IT_CNT.TIM15_CC1++;
 8002280:	4b16      	ldr	r3, [pc, #88]	; (80022dc <TIM1_BRK_TIM15_IRQHandler+0x144>)
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	3301      	adds	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <TIM1_BRK_TIM15_IRQHandler+0x144>)
 800228a:	801a      	strh	r2, [r3, #0]
        g_PWM_IN.CC1_OverflowCnt++;
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	3301      	adds	r3, #1
 8002292:	4a10      	ldr	r2, [pc, #64]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 8002294:	6113      	str	r3, [r2, #16]

//        printf("\r\n__CC1 __\r\n");
    }

    if ((LL_TIM_IsActiveFlag_CC2OVR(TIM15) != RESET) && (LL_TIM_IsEnabledIT_CC2(TIM15) != RESET)) {
 8002296:	480e      	ldr	r0, [pc, #56]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 8002298:	f7ff fee6 	bl	8002068 <LL_TIM_IsActiveFlag_CC2OVR>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d013      	beq.n	80022ca <TIM1_BRK_TIM15_IRQHandler+0x132>
 80022a2:	480b      	ldr	r0, [pc, #44]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80022a4:	f7ff ff4a 	bl	800213c <LL_TIM_IsEnabledIT_CC2>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00d      	beq.n	80022ca <TIM1_BRK_TIM15_IRQHandler+0x132>
        LL_TIM_ClearFlag_CC2OVR(TIM15);
 80022ae:	4808      	ldr	r0, [pc, #32]	; (80022d0 <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80022b0:	f7ff fecc 	bl	800204c <LL_TIM_ClearFlag_CC2OVR>

        g_TIM_IT_CNT.TIM15_CC2++;
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <TIM1_BRK_TIM15_IRQHandler+0x144>)
 80022b6:	885b      	ldrh	r3, [r3, #2]
 80022b8:	3301      	adds	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	4b07      	ldr	r3, [pc, #28]	; (80022dc <TIM1_BRK_TIM15_IRQHandler+0x144>)
 80022be:	805a      	strh	r2, [r3, #2]
        g_PWM_IN.CC2_OverflowCnt++;
 80022c0:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	3301      	adds	r3, #1
 80022c6:	4a03      	ldr	r2, [pc, #12]	; (80022d4 <TIM1_BRK_TIM15_IRQHandler+0x13c>)
 80022c8:	6153      	str	r3, [r2, #20]

//        printf("\r\n__CC2 __\r\n");
    }
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40014000 	.word	0x40014000
 80022d4:	200001f4 	.word	0x200001f4
 80022d8:	0007a120 	.word	0x0007a120
 80022dc:	200001f0 	.word	0x200001f0

080022e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */


  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80022e4:	2001      	movs	r0, #1
 80022e6:	f7ff fd9d 	bl	8001e24 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80022ea:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80022ee:	f7ff fd81 	bl	8001df4 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022f2:	2007      	movs	r0, #7
 80022f4:	f7ff fc60 	bl	8001bb8 <NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022f8:	f000 f860 	bl	80023bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022fc:	f7ff fbf8 	bl	8001af0 <MX_GPIO_Init>
  MX_TIM15_Init();
 8002300:	f000 fc64 	bl	8002bcc <MX_TIM15_Init>
  MX_USART2_UART_Init();
 8002304:	f000 fda6 	bl	8002e54 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002308:	4821      	ldr	r0, [pc, #132]	; (8002390 <main+0xb0>)
 800230a:	f7ff f86f 	bl	80013ec <LL_RCC_GetSystemClocksFreq>

    printf("------------ CLK Freq ------------\r\n");
 800230e:	4821      	ldr	r0, [pc, #132]	; (8002394 <main+0xb4>)
 8002310:	f001 fb28 	bl	8003964 <puts>
    printf("SYSCLK_Frequency:\t%lu MHz\r\n", RCC_Clocks.SYSCLK_Frequency / 1000000);
 8002314:	4b1e      	ldr	r3, [pc, #120]	; (8002390 <main+0xb0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a1f      	ldr	r2, [pc, #124]	; (8002398 <main+0xb8>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	0c9b      	lsrs	r3, r3, #18
 8002320:	4619      	mov	r1, r3
 8002322:	481e      	ldr	r0, [pc, #120]	; (800239c <main+0xbc>)
 8002324:	f001 faaa 	bl	800387c <iprintf>
    printf("HCLK_Frequency:\t\t%lu MHz\r\n", RCC_Clocks.HCLK_Frequency / 1000000);
 8002328:	4b19      	ldr	r3, [pc, #100]	; (8002390 <main+0xb0>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a1a      	ldr	r2, [pc, #104]	; (8002398 <main+0xb8>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	0c9b      	lsrs	r3, r3, #18
 8002334:	4619      	mov	r1, r3
 8002336:	481a      	ldr	r0, [pc, #104]	; (80023a0 <main+0xc0>)
 8002338:	f001 faa0 	bl	800387c <iprintf>
    printf("PCLK1_Frequency:\t%lu MHz\r\n", RCC_Clocks.PCLK1_Frequency / 1000000);
 800233c:	4b14      	ldr	r3, [pc, #80]	; (8002390 <main+0xb0>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	4a15      	ldr	r2, [pc, #84]	; (8002398 <main+0xb8>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	0c9b      	lsrs	r3, r3, #18
 8002348:	4619      	mov	r1, r3
 800234a:	4816      	ldr	r0, [pc, #88]	; (80023a4 <main+0xc4>)
 800234c:	f001 fa96 	bl	800387c <iprintf>
    printf("PCLK2_Frequency:\t%lu MHz\r\n", RCC_Clocks.PCLK2_Frequency / 1000000);
 8002350:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <main+0xb0>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	4a10      	ldr	r2, [pc, #64]	; (8002398 <main+0xb8>)
 8002356:	fba2 2303 	umull	r2, r3, r2, r3
 800235a:	0c9b      	lsrs	r3, r3, #18
 800235c:	4619      	mov	r1, r3
 800235e:	4812      	ldr	r0, [pc, #72]	; (80023a8 <main+0xc8>)
 8002360:	f001 fa8c 	bl	800387c <iprintf>
    printf("----------------------------------\r\n\r\n\r\n");
 8002364:	4811      	ldr	r0, [pc, #68]	; (80023ac <main+0xcc>)
 8002366:	f001 fafd 	bl	8003964 <puts>

    GTek_PWM_InputMode_Init();
 800236a:	f7ff fefb 	bl	8002164 <GTek_PWM_InputMode_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
        LL_mDelay(100);
 800236e:	2064      	movs	r0, #100	; 0x64
 8002370:	f7ff fae0 	bl	8001934 <LL_mDelay>
        printf("%lu \t%lu %%\t\t%lu Hz\r\n", g_Cnt++, g_PWM_IN.DutyCycle, g_PWM_IN.Frequency);
 8002374:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <main+0xd0>)
 8002376:	6819      	ldr	r1, [r3, #0]
 8002378:	1c4b      	adds	r3, r1, #1
 800237a:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <main+0xd0>)
 800237c:	6013      	str	r3, [r2, #0]
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <main+0xd4>)
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <main+0xd4>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	480c      	ldr	r0, [pc, #48]	; (80023b8 <main+0xd8>)
 8002388:	f001 fa78 	bl	800387c <iprintf>
        LL_mDelay(100);
 800238c:	e7ef      	b.n	800236e <main+0x8e>
 800238e:	bf00      	nop
 8002390:	2000020c 	.word	0x2000020c
 8002394:	08005728 	.word	0x08005728
 8002398:	431bde83 	.word	0x431bde83
 800239c:	0800574c 	.word	0x0800574c
 80023a0:	08005768 	.word	0x08005768
 80023a4:	08005784 	.word	0x08005784
 80023a8:	080057a0 	.word	0x080057a0
 80023ac:	080057bc 	.word	0x080057bc
 80023b0:	2000021c 	.word	0x2000021c
 80023b4:	200001f4 	.word	0x200001f4
 80023b8:	080057e4 	.word	0x080057e4

080023bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80023c0:	2002      	movs	r0, #2
 80023c2:	f7ff fd47 	bl	8001e54 <LL_FLASH_SetLatency>

   if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
 80023c6:	f7ff fd59 	bl	8001e7c <LL_FLASH_GetLatency>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d001      	beq.n	80023d4 <SystemClock_Config+0x18>
  {
  Error_Handler();
 80023d0:	f000 f83c 	bl	800244c <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80023d4:	f7ff fc14 	bl	8001c00 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80023d8:	bf00      	nop
 80023da:	f7ff fc21 	bl	8001c20 <LL_RCC_HSI_IsReady>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d1fa      	bne.n	80023da <SystemClock_Config+0x1e>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80023e4:	2010      	movs	r0, #16
 80023e6:	f7ff fc2d 	bl	8001c44 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 80023ea:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 80023ee:	2000      	movs	r0, #0
 80023f0:	f7ff fcdc 	bl	8001dac <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80023f4:	f7ff fcb6 	bl	8001d64 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80023f8:	bf00      	nop
 80023fa:	f7ff fcc3 	bl	8001d84 <LL_RCC_PLL_IsReady>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b01      	cmp	r3, #1
 8002402:	d1fa      	bne.n	80023fa <SystemClock_Config+0x3e>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002404:	2000      	movs	r0, #0
 8002406:	f7ff fc55 	bl	8001cb4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800240a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800240e:	f7ff fc65 	bl	8001cdc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8002412:	2000      	movs	r0, #0
 8002414:	f7ff fc76 	bl	8001d04 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002418:	2002      	movs	r0, #2
 800241a:	f7ff fc29 	bl	8001c70 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800241e:	bf00      	nop
 8002420:	f7ff fc3a 	bl	8001c98 <LL_RCC_GetSysClkSource>
 8002424:	4603      	mov	r3, r0
 8002426:	2b08      	cmp	r3, #8
 8002428:	d1fa      	bne.n	8002420 <SystemClock_Config+0x64>
  {

  }
  LL_Init1msTick(64000000);
 800242a:	4807      	ldr	r0, [pc, #28]	; (8002448 <SystemClock_Config+0x8c>)
 800242c:	f7ff fa74 	bl	8001918 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8002430:	2004      	movs	r0, #4
 8002432:	f7ff fd31 	bl	8001e98 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(64000000);
 8002436:	4804      	ldr	r0, [pc, #16]	; (8002448 <SystemClock_Config+0x8c>)
 8002438:	f7ff faa0 	bl	800197c <LL_SetSystemCoreClock>
  LL_RCC_SetTIMClockSource(LL_RCC_TIM15_CLKSOURCE_PCLK2);
 800243c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002440:	f7ff fc74 	bl	8001d2c <LL_RCC_SetTIMClockSource>
}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	03d09000 	.word	0x03d09000

0800244c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245a:	b480      	push	{r7}
 800245c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800246c:	e7fe      	b.n	800246c <HardFault_Handler+0x4>

0800246e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002472:	e7fe      	b.n	8002472 <MemManage_Handler+0x4>

08002474 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002478:	e7fe      	b.n	8002478 <BusFault_Handler+0x4>

0800247a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800247e:	e7fe      	b.n	800247e <UsageFault_Handler+0x4>

08002480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	e00a      	b.n	80024e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024ca:	68bc      	ldr	r4, [r7, #8]
 80024cc:	1c63      	adds	r3, r4, #1
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	f3af 8000 	nop.w
 80024d4:	4603      	mov	r3, r0
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	dbf0      	blt.n	80024ca <_read+0x12>
	}

return len;
 80024e8:	687b      	ldr	r3, [r7, #4]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	371c      	adds	r7, #28
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd90      	pop	{r4, r7, pc}

080024f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b086      	sub	sp, #24
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	e009      	b.n	8002518 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	60ba      	str	r2, [r7, #8]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4618      	mov	r0, r3
 800250e:	f000 fc89 	bl	8002e24 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	3301      	adds	r3, #1
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	429a      	cmp	r2, r3
 800251e:	dbf1      	blt.n	8002504 <_write+0x12>
	}
	return len;
 8002520:	687b      	ldr	r3, [r7, #4]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002534:	4b11      	ldr	r3, [pc, #68]	; (800257c <_sbrk+0x50>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d102      	bne.n	8002542 <_sbrk+0x16>
		heap_end = &end;
 800253c:	4b0f      	ldr	r3, [pc, #60]	; (800257c <_sbrk+0x50>)
 800253e:	4a10      	ldr	r2, [pc, #64]	; (8002580 <_sbrk+0x54>)
 8002540:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002542:	4b0e      	ldr	r3, [pc, #56]	; (800257c <_sbrk+0x50>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002548:	4b0c      	ldr	r3, [pc, #48]	; (800257c <_sbrk+0x50>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4413      	add	r3, r2
 8002550:	466a      	mov	r2, sp
 8002552:	4293      	cmp	r3, r2
 8002554:	d907      	bls.n	8002566 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002556:	f000 fcfb 	bl	8002f50 <__errno>
 800255a:	4602      	mov	r2, r0
 800255c:	230c      	movs	r3, #12
 800255e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002560:	f04f 33ff 	mov.w	r3, #4294967295
 8002564:	e006      	b.n	8002574 <_sbrk+0x48>
	}

	heap_end += incr;
 8002566:	4b05      	ldr	r3, [pc, #20]	; (800257c <_sbrk+0x50>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	4a03      	ldr	r2, [pc, #12]	; (800257c <_sbrk+0x50>)
 8002570:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20000220 	.word	0x20000220
 8002580:	20000230 	.word	0x20000230

08002584 <_close>:

int _close(int file)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	return -1;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025ac:	605a      	str	r2, [r3, #4]
	return 0;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_isatty>:

int _isatty(int file)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	return 1;
 80025c4:	2301      	movs	r3, #1
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	607a      	str	r2, [r7, #4]
	return 0;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025f0:	4a1f      	ldr	r2, [pc, #124]	; (8002670 <SystemInit+0x84>)
 80025f2:	4b1f      	ldr	r3, [pc, #124]	; (8002670 <SystemInit+0x84>)
 80025f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002600:	4a1c      	ldr	r2, [pc, #112]	; (8002674 <SystemInit+0x88>)
 8002602:	4b1c      	ldr	r3, [pc, #112]	; (8002674 <SystemInit+0x88>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f043 0301 	orr.w	r3, r3, #1
 800260a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800260c:	4919      	ldr	r1, [pc, #100]	; (8002674 <SystemInit+0x88>)
 800260e:	4b19      	ldr	r3, [pc, #100]	; (8002674 <SystemInit+0x88>)
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	4b19      	ldr	r3, [pc, #100]	; (8002678 <SystemInit+0x8c>)
 8002614:	4013      	ands	r3, r2
 8002616:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002618:	4a16      	ldr	r2, [pc, #88]	; (8002674 <SystemInit+0x88>)
 800261a:	4b16      	ldr	r3, [pc, #88]	; (8002674 <SystemInit+0x88>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002622:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002626:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002628:	4a12      	ldr	r2, [pc, #72]	; (8002674 <SystemInit+0x88>)
 800262a:	4b12      	ldr	r3, [pc, #72]	; (8002674 <SystemInit+0x88>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002632:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002634:	4a0f      	ldr	r2, [pc, #60]	; (8002674 <SystemInit+0x88>)
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <SystemInit+0x88>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800263e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002640:	4a0c      	ldr	r2, [pc, #48]	; (8002674 <SystemInit+0x88>)
 8002642:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <SystemInit+0x88>)
 8002644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002646:	f023 030f 	bic.w	r3, r3, #15
 800264a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800264c:	4909      	ldr	r1, [pc, #36]	; (8002674 <SystemInit+0x88>)
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <SystemInit+0x88>)
 8002650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002652:	4b0a      	ldr	r3, [pc, #40]	; (800267c <SystemInit+0x90>)
 8002654:	4013      	ands	r3, r2
 8002656:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002658:	4b06      	ldr	r3, [pc, #24]	; (8002674 <SystemInit+0x88>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800265e:	4b04      	ldr	r3, [pc, #16]	; (8002670 <SystemInit+0x84>)
 8002660:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002664:	609a      	str	r2, [r3, #8]
#endif
}
 8002666:	bf00      	nop
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00
 8002674:	40021000 	.word	0x40021000
 8002678:	f87fc00c 	.word	0xf87fc00c
 800267c:	ff00fccc 	.word	0xff00fccc

08002680 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002684:	4b04      	ldr	r3, [pc, #16]	; (8002698 <NVIC_GetPriorityGrouping+0x18>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	f003 0307 	and.w	r3, r3, #7
}
 800268e:	4618      	mov	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026a6:	4909      	ldr	r1, [pc, #36]	; (80026cc <NVIC_EnableIRQ+0x30>)
 80026a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ac:	095b      	lsrs	r3, r3, #5
 80026ae:	79fa      	ldrb	r2, [r7, #7]
 80026b0:	f002 021f 	and.w	r2, r2, #31
 80026b4:	2001      	movs	r0, #1
 80026b6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000e100 	.word	0xe000e100

080026d0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	da0b      	bge.n	80026fc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e4:	490d      	ldr	r1, [pc, #52]	; (800271c <NVIC_SetPriority+0x4c>)
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	3b04      	subs	r3, #4
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	0112      	lsls	r2, r2, #4
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	440b      	add	r3, r1
 80026f8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026fa:	e009      	b.n	8002710 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fc:	4908      	ldr	r1, [pc, #32]	; (8002720 <NVIC_SetPriority+0x50>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	0112      	lsls	r2, r2, #4
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	440b      	add	r3, r1
 800270c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00
 8002720:	e000e100 	.word	0xe000e100

08002724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	; 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f1c3 0307 	rsb	r3, r3, #7
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf28      	it	cs
 8002742:	2304      	movcs	r3, #4
 8002744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3304      	adds	r3, #4
 800274a:	2b06      	cmp	r3, #6
 800274c:	d902      	bls.n	8002754 <NVIC_EncodePriority+0x30>
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3b03      	subs	r3, #3
 8002752:	e000      	b.n	8002756 <NVIC_EncodePriority+0x32>
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	2201      	movs	r2, #1
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	1e5a      	subs	r2, r3, #1
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	401a      	ands	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800276a:	2101      	movs	r1, #1
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	fa01 f303 	lsl.w	r3, r1, r3
 8002772:	1e59      	subs	r1, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	4313      	orrs	r3, r2
         );
}
 800277a:	4618      	mov	r0, r3
 800277c:	3724      	adds	r7, #36	; 0x24
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <LL_AHB1_GRP1_EnableClock>:
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002790:	4908      	ldr	r1, [pc, #32]	; (80027b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002792:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4313      	orrs	r3, r2
 800279a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800279e:	695a      	ldr	r2, [r3, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4013      	ands	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027a6:	68fb      	ldr	r3, [r7, #12]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	40021000 	.word	0x40021000

080027b8 <LL_APB2_GRP1_EnableClock>:
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80027c0:	4908      	ldr	r1, [pc, #32]	; (80027e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80027c4:	699a      	ldr	r2, [r3, #24]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80027ce:	699a      	ldr	r2, [r3, #24]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4013      	ands	r3, r2
 80027d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027d6:	68fb      	ldr	r3, [r7, #12]
}
 80027d8:	bf00      	nop
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	40021000 	.word	0x40021000

080027e8 <LL_TIM_DisableARRPreload>:
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	601a      	str	r2, [r3, #0]
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <LL_TIM_CC_DisableChannel>:
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a1a      	ldr	r2, [r3, #32]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	43db      	mvns	r3, r3
 800281a:	401a      	ands	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	621a      	str	r2, [r3, #32]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <LL_TIM_IC_SetActiveInput>:
{
 800282c:	b4b0      	push	{r4, r5, r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d028      	beq.n	8002890 <LL_TIM_IC_SetActiveInput+0x64>
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b04      	cmp	r3, #4
 8002842:	d023      	beq.n	800288c <LL_TIM_IC_SetActiveInput+0x60>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2b10      	cmp	r3, #16
 8002848:	d01e      	beq.n	8002888 <LL_TIM_IC_SetActiveInput+0x5c>
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b40      	cmp	r3, #64	; 0x40
 800284e:	d019      	beq.n	8002884 <LL_TIM_IC_SetActiveInput+0x58>
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002856:	d013      	beq.n	8002880 <LL_TIM_IC_SetActiveInput+0x54>
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800285e:	d00d      	beq.n	800287c <LL_TIM_IC_SetActiveInput+0x50>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002866:	d007      	beq.n	8002878 <LL_TIM_IC_SetActiveInput+0x4c>
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286e:	d101      	bne.n	8002874 <LL_TIM_IC_SetActiveInput+0x48>
 8002870:	2307      	movs	r3, #7
 8002872:	e00e      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002874:	2308      	movs	r3, #8
 8002876:	e00c      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002878:	2306      	movs	r3, #6
 800287a:	e00a      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 800287c:	2305      	movs	r3, #5
 800287e:	e008      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002880:	2304      	movs	r3, #4
 8002882:	e006      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002884:	2303      	movs	r3, #3
 8002886:	e004      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002888:	2302      	movs	r3, #2
 800288a:	e002      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 800288c:	2301      	movs	r3, #1
 800288e:	e000      	b.n	8002892 <LL_TIM_IC_SetActiveInput+0x66>
 8002890:	2300      	movs	r3, #0
 8002892:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3318      	adds	r3, #24
 8002898:	461a      	mov	r2, r3
 800289a:	4629      	mov	r1, r5
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <LL_TIM_IC_SetActiveInput+0xa4>)
 800289e:	5c5b      	ldrb	r3, [r3, r1]
 80028a0:	4413      	add	r3, r2
 80028a2:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	4629      	mov	r1, r5
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <LL_TIM_IC_SetActiveInput+0xa8>)
 80028aa:	5c5b      	ldrb	r3, [r3, r1]
 80028ac:	4619      	mov	r1, r3
 80028ae:	2303      	movs	r3, #3
 80028b0:	408b      	lsls	r3, r1
 80028b2:	43db      	mvns	r3, r3
 80028b4:	401a      	ands	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	0c1b      	lsrs	r3, r3, #16
 80028ba:	4628      	mov	r0, r5
 80028bc:	4905      	ldr	r1, [pc, #20]	; (80028d4 <LL_TIM_IC_SetActiveInput+0xa8>)
 80028be:	5c09      	ldrb	r1, [r1, r0]
 80028c0:	408b      	lsls	r3, r1
 80028c2:	4313      	orrs	r3, r2
 80028c4:	6023      	str	r3, [r4, #0]
}
 80028c6:	bf00      	nop
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bcb0      	pop	{r4, r5, r7}
 80028ce:	4770      	bx	lr
 80028d0:	08005820 	.word	0x08005820
 80028d4:	0800582c 	.word	0x0800582c

080028d8 <LL_TIM_IC_SetPrescaler>:
{
 80028d8:	b4b0      	push	{r4, r5, r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d028      	beq.n	800293c <LL_TIM_IC_SetPrescaler+0x64>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	d023      	beq.n	8002938 <LL_TIM_IC_SetPrescaler+0x60>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b10      	cmp	r3, #16
 80028f4:	d01e      	beq.n	8002934 <LL_TIM_IC_SetPrescaler+0x5c>
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2b40      	cmp	r3, #64	; 0x40
 80028fa:	d019      	beq.n	8002930 <LL_TIM_IC_SetPrescaler+0x58>
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002902:	d013      	beq.n	800292c <LL_TIM_IC_SetPrescaler+0x54>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800290a:	d00d      	beq.n	8002928 <LL_TIM_IC_SetPrescaler+0x50>
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002912:	d007      	beq.n	8002924 <LL_TIM_IC_SetPrescaler+0x4c>
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800291a:	d101      	bne.n	8002920 <LL_TIM_IC_SetPrescaler+0x48>
 800291c:	2307      	movs	r3, #7
 800291e:	e00e      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002920:	2308      	movs	r3, #8
 8002922:	e00c      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002924:	2306      	movs	r3, #6
 8002926:	e00a      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002928:	2305      	movs	r3, #5
 800292a:	e008      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 800292c:	2304      	movs	r3, #4
 800292e:	e006      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002930:	2303      	movs	r3, #3
 8002932:	e004      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002934:	2302      	movs	r3, #2
 8002936:	e002      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <LL_TIM_IC_SetPrescaler+0x66>
 800293c:	2300      	movs	r3, #0
 800293e:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	3318      	adds	r3, #24
 8002944:	461a      	mov	r2, r3
 8002946:	4629      	mov	r1, r5
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <LL_TIM_IC_SetPrescaler+0xa4>)
 800294a:	5c5b      	ldrb	r3, [r3, r1]
 800294c:	4413      	add	r3, r2
 800294e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002950:	6822      	ldr	r2, [r4, #0]
 8002952:	4629      	mov	r1, r5
 8002954:	4b0a      	ldr	r3, [pc, #40]	; (8002980 <LL_TIM_IC_SetPrescaler+0xa8>)
 8002956:	5c5b      	ldrb	r3, [r3, r1]
 8002958:	4619      	mov	r1, r3
 800295a:	230c      	movs	r3, #12
 800295c:	408b      	lsls	r3, r1
 800295e:	43db      	mvns	r3, r3
 8002960:	401a      	ands	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	4628      	mov	r0, r5
 8002968:	4905      	ldr	r1, [pc, #20]	; (8002980 <LL_TIM_IC_SetPrescaler+0xa8>)
 800296a:	5c09      	ldrb	r1, [r1, r0]
 800296c:	408b      	lsls	r3, r1
 800296e:	4313      	orrs	r3, r2
 8002970:	6023      	str	r3, [r4, #0]
}
 8002972:	bf00      	nop
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	bcb0      	pop	{r4, r5, r7}
 800297a:	4770      	bx	lr
 800297c:	08005820 	.word	0x08005820
 8002980:	0800582c 	.word	0x0800582c

08002984 <LL_TIM_IC_SetFilter>:
{
 8002984:	b4b0      	push	{r4, r5, r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d028      	beq.n	80029e8 <LL_TIM_IC_SetFilter+0x64>
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b04      	cmp	r3, #4
 800299a:	d023      	beq.n	80029e4 <LL_TIM_IC_SetFilter+0x60>
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2b10      	cmp	r3, #16
 80029a0:	d01e      	beq.n	80029e0 <LL_TIM_IC_SetFilter+0x5c>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b40      	cmp	r3, #64	; 0x40
 80029a6:	d019      	beq.n	80029dc <LL_TIM_IC_SetFilter+0x58>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ae:	d013      	beq.n	80029d8 <LL_TIM_IC_SetFilter+0x54>
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029b6:	d00d      	beq.n	80029d4 <LL_TIM_IC_SetFilter+0x50>
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029be:	d007      	beq.n	80029d0 <LL_TIM_IC_SetFilter+0x4c>
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c6:	d101      	bne.n	80029cc <LL_TIM_IC_SetFilter+0x48>
 80029c8:	2307      	movs	r3, #7
 80029ca:	e00e      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029cc:	2308      	movs	r3, #8
 80029ce:	e00c      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029d0:	2306      	movs	r3, #6
 80029d2:	e00a      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029d4:	2305      	movs	r3, #5
 80029d6:	e008      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029d8:	2304      	movs	r3, #4
 80029da:	e006      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029dc:	2303      	movs	r3, #3
 80029de:	e004      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e002      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <LL_TIM_IC_SetFilter+0x66>
 80029e8:	2300      	movs	r3, #0
 80029ea:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3318      	adds	r3, #24
 80029f0:	461a      	mov	r2, r3
 80029f2:	4629      	mov	r1, r5
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <LL_TIM_IC_SetFilter+0xa4>)
 80029f6:	5c5b      	ldrb	r3, [r3, r1]
 80029f8:	4413      	add	r3, r2
 80029fa:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80029fc:	6822      	ldr	r2, [r4, #0]
 80029fe:	4629      	mov	r1, r5
 8002a00:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <LL_TIM_IC_SetFilter+0xa8>)
 8002a02:	5c5b      	ldrb	r3, [r3, r1]
 8002a04:	4619      	mov	r1, r3
 8002a06:	23f0      	movs	r3, #240	; 0xf0
 8002a08:	408b      	lsls	r3, r1
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	401a      	ands	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0c1b      	lsrs	r3, r3, #16
 8002a12:	4628      	mov	r0, r5
 8002a14:	4905      	ldr	r1, [pc, #20]	; (8002a2c <LL_TIM_IC_SetFilter+0xa8>)
 8002a16:	5c09      	ldrb	r1, [r1, r0]
 8002a18:	408b      	lsls	r3, r1
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	6023      	str	r3, [r4, #0]
}
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bcb0      	pop	{r4, r5, r7}
 8002a26:	4770      	bx	lr
 8002a28:	08005820 	.word	0x08005820
 8002a2c:	0800582c 	.word	0x0800582c

08002a30 <LL_TIM_IC_SetPolarity>:
{
 8002a30:	b490      	push	{r4, r7}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d028      	beq.n	8002a94 <LL_TIM_IC_SetPolarity+0x64>
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d023      	beq.n	8002a90 <LL_TIM_IC_SetPolarity+0x60>
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b10      	cmp	r3, #16
 8002a4c:	d01e      	beq.n	8002a8c <LL_TIM_IC_SetPolarity+0x5c>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b40      	cmp	r3, #64	; 0x40
 8002a52:	d019      	beq.n	8002a88 <LL_TIM_IC_SetPolarity+0x58>
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a5a:	d013      	beq.n	8002a84 <LL_TIM_IC_SetPolarity+0x54>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a62:	d00d      	beq.n	8002a80 <LL_TIM_IC_SetPolarity+0x50>
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a6a:	d007      	beq.n	8002a7c <LL_TIM_IC_SetPolarity+0x4c>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a72:	d101      	bne.n	8002a78 <LL_TIM_IC_SetPolarity+0x48>
 8002a74:	2307      	movs	r3, #7
 8002a76:	e00e      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a78:	2308      	movs	r3, #8
 8002a7a:	e00c      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a7c:	2306      	movs	r3, #6
 8002a7e:	e00a      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a80:	2305      	movs	r3, #5
 8002a82:	e008      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a84:	2304      	movs	r3, #4
 8002a86:	e006      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e004      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e002      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a90:	2301      	movs	r3, #1
 8002a92:	e000      	b.n	8002a96 <LL_TIM_IC_SetPolarity+0x66>
 8002a94:	2300      	movs	r3, #0
 8002a96:	461c      	mov	r4, r3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6a1a      	ldr	r2, [r3, #32]
 8002a9c:	4621      	mov	r1, r4
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <LL_TIM_IC_SetPolarity+0x98>)
 8002aa0:	5c5b      	ldrb	r3, [r3, r1]
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	230a      	movs	r3, #10
 8002aa6:	408b      	lsls	r3, r1
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	401a      	ands	r2, r3
 8002aac:	4621      	mov	r1, r4
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <LL_TIM_IC_SetPolarity+0x98>)
 8002ab0:	5c5b      	ldrb	r3, [r3, r1]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	408b      	lsls	r3, r1
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	621a      	str	r2, [r3, #32]
}
 8002abe:	bf00      	nop
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc90      	pop	{r4, r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	08005838 	.word	0x08005838

08002acc <LL_TIM_SetClockSource>:
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002ade:	f023 0307 	bic.w	r3, r3, #7
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	609a      	str	r2, [r3, #8]
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <LL_TIM_SetTriggerOutput>:
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	605a      	str	r2, [r3, #4]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <LL_TIM_SetSlaveMode>:
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b2e:	f023 0307 	bic.w	r3, r3, #7
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	609a      	str	r2, [r3, #8]
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <LL_TIM_SetTriggerInput>:
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
 8002b4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <LL_TIM_DisableMasterSlaveMode>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <LL_TIM_DisableIT_TRIG>:
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	60da      	str	r2, [r3, #12]
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_TIM_DisableDMAReq_TRIG>:
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	60da      	str	r2, [r3, #12]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <MX_TIM15_Init>:

/* USER CODE END 0 */

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08c      	sub	sp, #48	; 0x30
 8002bd0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002bd2:	f107 031c 	add.w	r3, r7, #28
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
 8002bf0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM15);
 8002bf2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002bf6:	f7ff fddf 	bl	80027b8 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002bfa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002bfe:	f7ff fdc3 	bl	8002788 <LL_AHB1_GRP1_EnableClock>
  /**TIM15 GPIO Configuration  
  PB15   ------> TIM15_CH2 
  */
  GPIO_InitStruct.Pin = TIM15_CH2_IC_Pin;
 8002c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(TIM15_CH2_IC_GPIO_Port, &GPIO_InitStruct);
 8002c1c:	1d3b      	adds	r3, r7, #4
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4839      	ldr	r0, [pc, #228]	; (8002d08 <MX_TIM15_Init+0x13c>)
 8002c22:	f7fe facd 	bl	80011c0 <LL_GPIO_Init>

  /* TIM15 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002c26:	f7ff fd2b 	bl	8002680 <NVIC_GetPriorityGrouping>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff fd77 	bl	8002724 <NVIC_EncodePriority>
 8002c36:	4603      	mov	r3, r0
 8002c38:	4619      	mov	r1, r3
 8002c3a:	2018      	movs	r0, #24
 8002c3c:	f7ff fd48 	bl	80026d0 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002c40:	2018      	movs	r0, #24
 8002c42:	f7ff fd2b 	bl	800269c <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 127;
 8002c46:	237f      	movs	r3, #127	; 0x7f
 8002c48:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002c4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002c54:	2300      	movs	r3, #0
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM15, &TIM_InitStruct);
 8002c5e:	f107 031c 	add.w	r3, r7, #28
 8002c62:	4619      	mov	r1, r3
 8002c64:	4829      	ldr	r0, [pc, #164]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c66:	f7fe fcfb 	bl	8001660 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM15);
 8002c6a:	4828      	ldr	r0, [pc, #160]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c6c:	f7ff fdbc 	bl	80027e8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM15, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002c70:	2100      	movs	r1, #0
 8002c72:	4826      	ldr	r0, [pc, #152]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c74:	f7ff ff2a 	bl	8002acc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerInput(TIM15, LL_TIM_TS_TI2FP2);
 8002c78:	2160      	movs	r1, #96	; 0x60
 8002c7a:	4824      	ldr	r0, [pc, #144]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c7c:	f7ff ff63 	bl	8002b46 <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM15, LL_TIM_SLAVEMODE_RESET);
 8002c80:	2104      	movs	r1, #4
 8002c82:	4822      	ldr	r0, [pc, #136]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c84:	f7ff ff4a 	bl	8002b1c <LL_TIM_SetSlaveMode>
  LL_TIM_CC_DisableChannel(TIM15, LL_TIM_CHANNEL_CH2);
 8002c88:	2110      	movs	r1, #16
 8002c8a:	4820      	ldr	r0, [pc, #128]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c8c:	f7ff fdbc 	bl	8002808 <LL_TIM_CC_DisableChannel>
  LL_TIM_IC_SetFilter(TIM15, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2110      	movs	r1, #16
 8002c94:	481d      	ldr	r0, [pc, #116]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002c96:	f7ff fe75 	bl	8002984 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM15, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2110      	movs	r1, #16
 8002c9e:	481b      	ldr	r0, [pc, #108]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002ca0:	f7ff fec6 	bl	8002a30 <LL_TIM_IC_SetPolarity>
  LL_TIM_DisableIT_TRIG(TIM15);
 8002ca4:	4819      	ldr	r0, [pc, #100]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002ca6:	f7ff ff71 	bl	8002b8c <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM15);
 8002caa:	4818      	ldr	r0, [pc, #96]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cac:	f7ff ff7e 	bl	8002bac <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_IC_SetActiveInput(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_INDIRECTTI);
 8002cb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	4815      	ldr	r0, [pc, #84]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cb8:	f7ff fdb8 	bl	800282c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	4812      	ldr	r0, [pc, #72]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cc2:	f7ff fe09 	bl	80028d8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2101      	movs	r1, #1
 8002cca:	4810      	ldr	r0, [pc, #64]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002ccc:	f7ff fe5a 	bl	8002984 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_FALLING);
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	480d      	ldr	r0, [pc, #52]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cd6:	f7ff feab 	bl	8002a30 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM15, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002cda:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cde:	2110      	movs	r1, #16
 8002ce0:	480a      	ldr	r0, [pc, #40]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002ce2:	f7ff fda3 	bl	800282c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM15, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2110      	movs	r1, #16
 8002cea:	4808      	ldr	r0, [pc, #32]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cec:	f7ff fdf4 	bl	80028d8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_SetTriggerOutput(TIM15, LL_TIM_TRGO_RESET);
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	4806      	ldr	r0, [pc, #24]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cf4:	f7ff feff 	bl	8002af6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM15);
 8002cf8:	4804      	ldr	r0, [pc, #16]	; (8002d0c <MX_TIM15_Init+0x140>)
 8002cfa:	f7ff ff37 	bl	8002b6c <LL_TIM_DisableMasterSlaveMode>

}
 8002cfe:	bf00      	nop
 8002d00:	3730      	adds	r7, #48	; 0x30
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	48000400 	.word	0x48000400
 8002d0c:	40014000 	.word	0x40014000

08002d10 <LL_AHB1_GRP1_EnableClock>:
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002d18:	4908      	ldr	r1, [pc, #32]	; (8002d3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d1a:	4b08      	ldr	r3, [pc, #32]	; (8002d3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d1c:	695a      	ldr	r2, [r3, #20]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002d24:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	40021000 	.word	0x40021000

08002d40 <LL_APB1_GRP1_EnableClock>:
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002d48:	4908      	ldr	r1, [pc, #32]	; (8002d6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d4c:	69da      	ldr	r2, [r3, #28]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d56:	69da      	ldr	r2, [r3, #28]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	40021000 	.word	0x40021000

08002d70 <LL_USART_Enable>:
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f043 0201 	orr.w	r2, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	601a      	str	r2, [r3, #0]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	609a      	str	r2, [r3, #8]
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dcc:	2b80      	cmp	r3, #128	; 0x80
 8002dce:	bf0c      	ite	eq
 8002dd0:	2301      	moveq	r3, #1
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	609a      	str	r2, [r3, #8]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002e0e:	78fb      	ldrb	r3, [r7, #3]
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <__io_putchar>:
int __io_putchar(int ch)
#else
/* fputc */
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
    /* , */
    while (LL_USART_IsActiveFlag_TXE(USART2) == RESET);
 8002e2c:	bf00      	nop
 8002e2e:	4808      	ldr	r0, [pc, #32]	; (8002e50 <__io_putchar+0x2c>)
 8002e30:	f7ff ffc4 	bl	8002dbc <LL_USART_IsActiveFlag_TXE>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f9      	beq.n	8002e2e <__io_putchar+0xa>
    LL_USART_TransmitData8(USART2, ch);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4803      	ldr	r0, [pc, #12]	; (8002e50 <__io_putchar+0x2c>)
 8002e42:	f7ff ffde 	bl	8002e02 <LL_USART_TransmitData8>
    return ch;
 8002e46:	687b      	ldr	r3, [r7, #4]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40004400 	.word	0x40004400

08002e54 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08e      	sub	sp, #56	; 0x38
 8002e58:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002e5a:	f107 031c 	add.w	r3, r7, #28
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	605a      	str	r2, [r3, #4]
 8002e64:	609a      	str	r2, [r3, #8]
 8002e66:	60da      	str	r2, [r3, #12]
 8002e68:	611a      	str	r2, [r3, #16]
 8002e6a:	615a      	str	r2, [r3, #20]
 8002e6c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e6e:	1d3b      	adds	r3, r7, #4
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	60da      	str	r2, [r3, #12]
 8002e7a:	611a      	str	r2, [r3, #16]
 8002e7c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002e7e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e82:	f7ff ff5d 	bl	8002d40 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002e86:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e8a:	f7ff ff41 	bl	8002d10 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e8e:	230c      	movs	r3, #12
 8002e90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e92:	2302      	movs	r3, #2
 8002e94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002ea2:	2307      	movs	r3, #7
 8002ea4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002eae:	f7fe f987 	bl	80011c0 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8002eb2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002eb6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002ec4:	230c      	movs	r3, #12
 8002ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002ed0:	f107 031c 	add.w	r3, r7, #28
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4808      	ldr	r0, [pc, #32]	; (8002ef8 <MX_USART2_UART_Init+0xa4>)
 8002ed8:	f7fe fc98 	bl	800180c <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8002edc:	4806      	ldr	r0, [pc, #24]	; (8002ef8 <MX_USART2_UART_Init+0xa4>)
 8002ede:	f7ff ff80 	bl	8002de2 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8002ee2:	4805      	ldr	r0, [pc, #20]	; (8002ef8 <MX_USART2_UART_Init+0xa4>)
 8002ee4:	f7ff ff54 	bl	8002d90 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002ee8:	4803      	ldr	r0, [pc, #12]	; (8002ef8 <MX_USART2_UART_Init+0xa4>)
 8002eea:	f7ff ff41 	bl	8002d70 <LL_USART_Enable>

}
 8002eee:	bf00      	nop
 8002ef0:	3738      	adds	r7, #56	; 0x38
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40004400 	.word	0x40004400

08002efc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002efc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f00:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f02:	e003      	b.n	8002f0c <LoopCopyDataInit>

08002f04 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f04:	4b0c      	ldr	r3, [pc, #48]	; (8002f38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f06:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f08:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f0a:	3104      	adds	r1, #4

08002f0c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f0c:	480b      	ldr	r0, [pc, #44]	; (8002f3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f0e:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f10:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f12:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f14:	d3f6      	bcc.n	8002f04 <CopyDataInit>
	ldr	r2, =_sbss
 8002f16:	4a0b      	ldr	r2, [pc, #44]	; (8002f44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f18:	e002      	b.n	8002f20 <LoopFillZerobss>

08002f1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f1a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f1c:	f842 3b04 	str.w	r3, [r2], #4

08002f20 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <LoopForever+0x16>)
	cmp	r2, r3
 8002f22:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f24:	d3f9      	bcc.n	8002f1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f26:	f7ff fb61 	bl	80025ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f2a:	f000 f817 	bl	8002f5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f2e:	f7ff f9d7 	bl	80022e0 <main>

08002f32 <LoopForever>:

LoopForever:
    b LoopForever
 8002f32:	e7fe      	b.n	8002f32 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f34:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8002f38:	08005b10 	.word	0x08005b10
	ldr	r0, =_sdata
 8002f3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f40:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8002f44:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8002f48:	20000230 	.word	0x20000230

08002f4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f4c:	e7fe      	b.n	8002f4c <ADC1_IRQHandler>
	...

08002f50 <__errno>:
 8002f50:	4b01      	ldr	r3, [pc, #4]	; (8002f58 <__errno+0x8>)
 8002f52:	6818      	ldr	r0, [r3, #0]
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20000004 	.word	0x20000004

08002f5c <__libc_init_array>:
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	4e0d      	ldr	r6, [pc, #52]	; (8002f94 <__libc_init_array+0x38>)
 8002f60:	4c0d      	ldr	r4, [pc, #52]	; (8002f98 <__libc_init_array+0x3c>)
 8002f62:	1ba4      	subs	r4, r4, r6
 8002f64:	10a4      	asrs	r4, r4, #2
 8002f66:	2500      	movs	r5, #0
 8002f68:	42a5      	cmp	r5, r4
 8002f6a:	d109      	bne.n	8002f80 <__libc_init_array+0x24>
 8002f6c:	4e0b      	ldr	r6, [pc, #44]	; (8002f9c <__libc_init_array+0x40>)
 8002f6e:	4c0c      	ldr	r4, [pc, #48]	; (8002fa0 <__libc_init_array+0x44>)
 8002f70:	f002 fbce 	bl	8005710 <_init>
 8002f74:	1ba4      	subs	r4, r4, r6
 8002f76:	10a4      	asrs	r4, r4, #2
 8002f78:	2500      	movs	r5, #0
 8002f7a:	42a5      	cmp	r5, r4
 8002f7c:	d105      	bne.n	8002f8a <__libc_init_array+0x2e>
 8002f7e:	bd70      	pop	{r4, r5, r6, pc}
 8002f80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f84:	4798      	blx	r3
 8002f86:	3501      	adds	r5, #1
 8002f88:	e7ee      	b.n	8002f68 <__libc_init_array+0xc>
 8002f8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f8e:	4798      	blx	r3
 8002f90:	3501      	adds	r5, #1
 8002f92:	e7f2      	b.n	8002f7a <__libc_init_array+0x1e>
 8002f94:	08005b08 	.word	0x08005b08
 8002f98:	08005b08 	.word	0x08005b08
 8002f9c:	08005b08 	.word	0x08005b08
 8002fa0:	08005b0c 	.word	0x08005b0c

08002fa4 <__cvt>:
 8002fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fa8:	ec55 4b10 	vmov	r4, r5, d0
 8002fac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002fae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	460e      	mov	r6, r1
 8002fb6:	4691      	mov	r9, r2
 8002fb8:	4619      	mov	r1, r3
 8002fba:	bfb8      	it	lt
 8002fbc:	4622      	movlt	r2, r4
 8002fbe:	462b      	mov	r3, r5
 8002fc0:	f027 0720 	bic.w	r7, r7, #32
 8002fc4:	bfbb      	ittet	lt
 8002fc6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002fca:	461d      	movlt	r5, r3
 8002fcc:	2300      	movge	r3, #0
 8002fce:	232d      	movlt	r3, #45	; 0x2d
 8002fd0:	bfb8      	it	lt
 8002fd2:	4614      	movlt	r4, r2
 8002fd4:	2f46      	cmp	r7, #70	; 0x46
 8002fd6:	700b      	strb	r3, [r1, #0]
 8002fd8:	d004      	beq.n	8002fe4 <__cvt+0x40>
 8002fda:	2f45      	cmp	r7, #69	; 0x45
 8002fdc:	d100      	bne.n	8002fe0 <__cvt+0x3c>
 8002fde:	3601      	adds	r6, #1
 8002fe0:	2102      	movs	r1, #2
 8002fe2:	e000      	b.n	8002fe6 <__cvt+0x42>
 8002fe4:	2103      	movs	r1, #3
 8002fe6:	ab03      	add	r3, sp, #12
 8002fe8:	9301      	str	r3, [sp, #4]
 8002fea:	ab02      	add	r3, sp, #8
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	4632      	mov	r2, r6
 8002ff0:	4653      	mov	r3, sl
 8002ff2:	ec45 4b10 	vmov	d0, r4, r5
 8002ff6:	f000 fe0b 	bl	8003c10 <_dtoa_r>
 8002ffa:	2f47      	cmp	r7, #71	; 0x47
 8002ffc:	4680      	mov	r8, r0
 8002ffe:	d102      	bne.n	8003006 <__cvt+0x62>
 8003000:	f019 0f01 	tst.w	r9, #1
 8003004:	d026      	beq.n	8003054 <__cvt+0xb0>
 8003006:	2f46      	cmp	r7, #70	; 0x46
 8003008:	eb08 0906 	add.w	r9, r8, r6
 800300c:	d111      	bne.n	8003032 <__cvt+0x8e>
 800300e:	f898 3000 	ldrb.w	r3, [r8]
 8003012:	2b30      	cmp	r3, #48	; 0x30
 8003014:	d10a      	bne.n	800302c <__cvt+0x88>
 8003016:	2200      	movs	r2, #0
 8003018:	2300      	movs	r3, #0
 800301a:	4620      	mov	r0, r4
 800301c:	4629      	mov	r1, r5
 800301e:	f7fd fd4f 	bl	8000ac0 <__aeabi_dcmpeq>
 8003022:	b918      	cbnz	r0, 800302c <__cvt+0x88>
 8003024:	f1c6 0601 	rsb	r6, r6, #1
 8003028:	f8ca 6000 	str.w	r6, [sl]
 800302c:	f8da 3000 	ldr.w	r3, [sl]
 8003030:	4499      	add	r9, r3
 8003032:	2200      	movs	r2, #0
 8003034:	2300      	movs	r3, #0
 8003036:	4620      	mov	r0, r4
 8003038:	4629      	mov	r1, r5
 800303a:	f7fd fd41 	bl	8000ac0 <__aeabi_dcmpeq>
 800303e:	b938      	cbnz	r0, 8003050 <__cvt+0xac>
 8003040:	2230      	movs	r2, #48	; 0x30
 8003042:	9b03      	ldr	r3, [sp, #12]
 8003044:	4599      	cmp	r9, r3
 8003046:	d905      	bls.n	8003054 <__cvt+0xb0>
 8003048:	1c59      	adds	r1, r3, #1
 800304a:	9103      	str	r1, [sp, #12]
 800304c:	701a      	strb	r2, [r3, #0]
 800304e:	e7f8      	b.n	8003042 <__cvt+0x9e>
 8003050:	f8cd 900c 	str.w	r9, [sp, #12]
 8003054:	9b03      	ldr	r3, [sp, #12]
 8003056:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003058:	eba3 0308 	sub.w	r3, r3, r8
 800305c:	4640      	mov	r0, r8
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	b004      	add	sp, #16
 8003062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003066 <__exponent>:
 8003066:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003068:	4603      	mov	r3, r0
 800306a:	2900      	cmp	r1, #0
 800306c:	bfb8      	it	lt
 800306e:	4249      	neglt	r1, r1
 8003070:	f803 2b02 	strb.w	r2, [r3], #2
 8003074:	bfb4      	ite	lt
 8003076:	222d      	movlt	r2, #45	; 0x2d
 8003078:	222b      	movge	r2, #43	; 0x2b
 800307a:	2909      	cmp	r1, #9
 800307c:	7042      	strb	r2, [r0, #1]
 800307e:	dd20      	ble.n	80030c2 <__exponent+0x5c>
 8003080:	f10d 0207 	add.w	r2, sp, #7
 8003084:	4617      	mov	r7, r2
 8003086:	260a      	movs	r6, #10
 8003088:	fb91 f5f6 	sdiv	r5, r1, r6
 800308c:	fb06 1115 	mls	r1, r6, r5, r1
 8003090:	3130      	adds	r1, #48	; 0x30
 8003092:	2d09      	cmp	r5, #9
 8003094:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003098:	f102 34ff 	add.w	r4, r2, #4294967295
 800309c:	4629      	mov	r1, r5
 800309e:	dc09      	bgt.n	80030b4 <__exponent+0x4e>
 80030a0:	3130      	adds	r1, #48	; 0x30
 80030a2:	3a02      	subs	r2, #2
 80030a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80030a8:	42ba      	cmp	r2, r7
 80030aa:	461c      	mov	r4, r3
 80030ac:	d304      	bcc.n	80030b8 <__exponent+0x52>
 80030ae:	1a20      	subs	r0, r4, r0
 80030b0:	b003      	add	sp, #12
 80030b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030b4:	4622      	mov	r2, r4
 80030b6:	e7e7      	b.n	8003088 <__exponent+0x22>
 80030b8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80030bc:	f803 1b01 	strb.w	r1, [r3], #1
 80030c0:	e7f2      	b.n	80030a8 <__exponent+0x42>
 80030c2:	2230      	movs	r2, #48	; 0x30
 80030c4:	461c      	mov	r4, r3
 80030c6:	4411      	add	r1, r2
 80030c8:	f804 2b02 	strb.w	r2, [r4], #2
 80030cc:	7059      	strb	r1, [r3, #1]
 80030ce:	e7ee      	b.n	80030ae <__exponent+0x48>

080030d0 <_printf_float>:
 80030d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030d4:	b08d      	sub	sp, #52	; 0x34
 80030d6:	460c      	mov	r4, r1
 80030d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80030dc:	4616      	mov	r6, r2
 80030de:	461f      	mov	r7, r3
 80030e0:	4605      	mov	r5, r0
 80030e2:	f001 fcdf 	bl	8004aa4 <_localeconv_r>
 80030e6:	6803      	ldr	r3, [r0, #0]
 80030e8:	9304      	str	r3, [sp, #16]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd f870 	bl	80001d0 <strlen>
 80030f0:	2300      	movs	r3, #0
 80030f2:	930a      	str	r3, [sp, #40]	; 0x28
 80030f4:	f8d8 3000 	ldr.w	r3, [r8]
 80030f8:	9005      	str	r0, [sp, #20]
 80030fa:	3307      	adds	r3, #7
 80030fc:	f023 0307 	bic.w	r3, r3, #7
 8003100:	f103 0208 	add.w	r2, r3, #8
 8003104:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003108:	f8d4 b000 	ldr.w	fp, [r4]
 800310c:	f8c8 2000 	str.w	r2, [r8]
 8003110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003114:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003118:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800311c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003120:	9307      	str	r3, [sp, #28]
 8003122:	f8cd 8018 	str.w	r8, [sp, #24]
 8003126:	f04f 32ff 	mov.w	r2, #4294967295
 800312a:	4ba5      	ldr	r3, [pc, #660]	; (80033c0 <_printf_float+0x2f0>)
 800312c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003130:	f7fd fcf8 	bl	8000b24 <__aeabi_dcmpun>
 8003134:	2800      	cmp	r0, #0
 8003136:	f040 81fb 	bne.w	8003530 <_printf_float+0x460>
 800313a:	f04f 32ff 	mov.w	r2, #4294967295
 800313e:	4ba0      	ldr	r3, [pc, #640]	; (80033c0 <_printf_float+0x2f0>)
 8003140:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003144:	f7fd fcd0 	bl	8000ae8 <__aeabi_dcmple>
 8003148:	2800      	cmp	r0, #0
 800314a:	f040 81f1 	bne.w	8003530 <_printf_float+0x460>
 800314e:	2200      	movs	r2, #0
 8003150:	2300      	movs	r3, #0
 8003152:	4640      	mov	r0, r8
 8003154:	4649      	mov	r1, r9
 8003156:	f7fd fcbd 	bl	8000ad4 <__aeabi_dcmplt>
 800315a:	b110      	cbz	r0, 8003162 <_printf_float+0x92>
 800315c:	232d      	movs	r3, #45	; 0x2d
 800315e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003162:	4b98      	ldr	r3, [pc, #608]	; (80033c4 <_printf_float+0x2f4>)
 8003164:	4a98      	ldr	r2, [pc, #608]	; (80033c8 <_printf_float+0x2f8>)
 8003166:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800316a:	bf8c      	ite	hi
 800316c:	4690      	movhi	r8, r2
 800316e:	4698      	movls	r8, r3
 8003170:	2303      	movs	r3, #3
 8003172:	f02b 0204 	bic.w	r2, fp, #4
 8003176:	6123      	str	r3, [r4, #16]
 8003178:	6022      	str	r2, [r4, #0]
 800317a:	f04f 0900 	mov.w	r9, #0
 800317e:	9700      	str	r7, [sp, #0]
 8003180:	4633      	mov	r3, r6
 8003182:	aa0b      	add	r2, sp, #44	; 0x2c
 8003184:	4621      	mov	r1, r4
 8003186:	4628      	mov	r0, r5
 8003188:	f000 f9e2 	bl	8003550 <_printf_common>
 800318c:	3001      	adds	r0, #1
 800318e:	f040 8093 	bne.w	80032b8 <_printf_float+0x1e8>
 8003192:	f04f 30ff 	mov.w	r0, #4294967295
 8003196:	b00d      	add	sp, #52	; 0x34
 8003198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800319c:	6861      	ldr	r1, [r4, #4]
 800319e:	1c4b      	adds	r3, r1, #1
 80031a0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80031a4:	d13f      	bne.n	8003226 <_printf_float+0x156>
 80031a6:	2306      	movs	r3, #6
 80031a8:	6063      	str	r3, [r4, #4]
 80031aa:	2300      	movs	r3, #0
 80031ac:	9303      	str	r3, [sp, #12]
 80031ae:	ab0a      	add	r3, sp, #40	; 0x28
 80031b0:	9302      	str	r3, [sp, #8]
 80031b2:	ab09      	add	r3, sp, #36	; 0x24
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	ec49 8b10 	vmov	d0, r8, r9
 80031ba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80031be:	6022      	str	r2, [r4, #0]
 80031c0:	f8cd a004 	str.w	sl, [sp, #4]
 80031c4:	6861      	ldr	r1, [r4, #4]
 80031c6:	4628      	mov	r0, r5
 80031c8:	f7ff feec 	bl	8002fa4 <__cvt>
 80031cc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80031d0:	2b47      	cmp	r3, #71	; 0x47
 80031d2:	4680      	mov	r8, r0
 80031d4:	d109      	bne.n	80031ea <_printf_float+0x11a>
 80031d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031d8:	1cd8      	adds	r0, r3, #3
 80031da:	db02      	blt.n	80031e2 <_printf_float+0x112>
 80031dc:	6862      	ldr	r2, [r4, #4]
 80031de:	4293      	cmp	r3, r2
 80031e0:	dd57      	ble.n	8003292 <_printf_float+0x1c2>
 80031e2:	f1aa 0a02 	sub.w	sl, sl, #2
 80031e6:	fa5f fa8a 	uxtb.w	sl, sl
 80031ea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80031ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80031f0:	d834      	bhi.n	800325c <_printf_float+0x18c>
 80031f2:	3901      	subs	r1, #1
 80031f4:	4652      	mov	r2, sl
 80031f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80031fa:	9109      	str	r1, [sp, #36]	; 0x24
 80031fc:	f7ff ff33 	bl	8003066 <__exponent>
 8003200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003202:	1883      	adds	r3, r0, r2
 8003204:	2a01      	cmp	r2, #1
 8003206:	4681      	mov	r9, r0
 8003208:	6123      	str	r3, [r4, #16]
 800320a:	dc02      	bgt.n	8003212 <_printf_float+0x142>
 800320c:	6822      	ldr	r2, [r4, #0]
 800320e:	07d1      	lsls	r1, r2, #31
 8003210:	d501      	bpl.n	8003216 <_printf_float+0x146>
 8003212:	3301      	adds	r3, #1
 8003214:	6123      	str	r3, [r4, #16]
 8003216:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0af      	beq.n	800317e <_printf_float+0xae>
 800321e:	232d      	movs	r3, #45	; 0x2d
 8003220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003224:	e7ab      	b.n	800317e <_printf_float+0xae>
 8003226:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800322a:	d002      	beq.n	8003232 <_printf_float+0x162>
 800322c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003230:	d1bb      	bne.n	80031aa <_printf_float+0xda>
 8003232:	b189      	cbz	r1, 8003258 <_printf_float+0x188>
 8003234:	2300      	movs	r3, #0
 8003236:	9303      	str	r3, [sp, #12]
 8003238:	ab0a      	add	r3, sp, #40	; 0x28
 800323a:	9302      	str	r3, [sp, #8]
 800323c:	ab09      	add	r3, sp, #36	; 0x24
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	ec49 8b10 	vmov	d0, r8, r9
 8003244:	6022      	str	r2, [r4, #0]
 8003246:	f8cd a004 	str.w	sl, [sp, #4]
 800324a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800324e:	4628      	mov	r0, r5
 8003250:	f7ff fea8 	bl	8002fa4 <__cvt>
 8003254:	4680      	mov	r8, r0
 8003256:	e7be      	b.n	80031d6 <_printf_float+0x106>
 8003258:	2301      	movs	r3, #1
 800325a:	e7a5      	b.n	80031a8 <_printf_float+0xd8>
 800325c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003260:	d119      	bne.n	8003296 <_printf_float+0x1c6>
 8003262:	2900      	cmp	r1, #0
 8003264:	6863      	ldr	r3, [r4, #4]
 8003266:	dd0c      	ble.n	8003282 <_printf_float+0x1b2>
 8003268:	6121      	str	r1, [r4, #16]
 800326a:	b913      	cbnz	r3, 8003272 <_printf_float+0x1a2>
 800326c:	6822      	ldr	r2, [r4, #0]
 800326e:	07d2      	lsls	r2, r2, #31
 8003270:	d502      	bpl.n	8003278 <_printf_float+0x1a8>
 8003272:	3301      	adds	r3, #1
 8003274:	440b      	add	r3, r1
 8003276:	6123      	str	r3, [r4, #16]
 8003278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800327a:	65a3      	str	r3, [r4, #88]	; 0x58
 800327c:	f04f 0900 	mov.w	r9, #0
 8003280:	e7c9      	b.n	8003216 <_printf_float+0x146>
 8003282:	b913      	cbnz	r3, 800328a <_printf_float+0x1ba>
 8003284:	6822      	ldr	r2, [r4, #0]
 8003286:	07d0      	lsls	r0, r2, #31
 8003288:	d501      	bpl.n	800328e <_printf_float+0x1be>
 800328a:	3302      	adds	r3, #2
 800328c:	e7f3      	b.n	8003276 <_printf_float+0x1a6>
 800328e:	2301      	movs	r3, #1
 8003290:	e7f1      	b.n	8003276 <_printf_float+0x1a6>
 8003292:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8003296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003298:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800329a:	4293      	cmp	r3, r2
 800329c:	db05      	blt.n	80032aa <_printf_float+0x1da>
 800329e:	6822      	ldr	r2, [r4, #0]
 80032a0:	6123      	str	r3, [r4, #16]
 80032a2:	07d1      	lsls	r1, r2, #31
 80032a4:	d5e8      	bpl.n	8003278 <_printf_float+0x1a8>
 80032a6:	3301      	adds	r3, #1
 80032a8:	e7e5      	b.n	8003276 <_printf_float+0x1a6>
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	bfd4      	ite	le
 80032ae:	f1c3 0302 	rsble	r3, r3, #2
 80032b2:	2301      	movgt	r3, #1
 80032b4:	4413      	add	r3, r2
 80032b6:	e7de      	b.n	8003276 <_printf_float+0x1a6>
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	055a      	lsls	r2, r3, #21
 80032bc:	d407      	bmi.n	80032ce <_printf_float+0x1fe>
 80032be:	6923      	ldr	r3, [r4, #16]
 80032c0:	4642      	mov	r2, r8
 80032c2:	4631      	mov	r1, r6
 80032c4:	4628      	mov	r0, r5
 80032c6:	47b8      	blx	r7
 80032c8:	3001      	adds	r0, #1
 80032ca:	d12b      	bne.n	8003324 <_printf_float+0x254>
 80032cc:	e761      	b.n	8003192 <_printf_float+0xc2>
 80032ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80032d2:	f240 80e2 	bls.w	800349a <_printf_float+0x3ca>
 80032d6:	2200      	movs	r2, #0
 80032d8:	2300      	movs	r3, #0
 80032da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80032de:	f7fd fbef 	bl	8000ac0 <__aeabi_dcmpeq>
 80032e2:	2800      	cmp	r0, #0
 80032e4:	d03c      	beq.n	8003360 <_printf_float+0x290>
 80032e6:	2301      	movs	r3, #1
 80032e8:	4a38      	ldr	r2, [pc, #224]	; (80033cc <_printf_float+0x2fc>)
 80032ea:	4631      	mov	r1, r6
 80032ec:	4628      	mov	r0, r5
 80032ee:	47b8      	blx	r7
 80032f0:	3001      	adds	r0, #1
 80032f2:	f43f af4e 	beq.w	8003192 <_printf_float+0xc2>
 80032f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032fa:	429a      	cmp	r2, r3
 80032fc:	db02      	blt.n	8003304 <_printf_float+0x234>
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	07d8      	lsls	r0, r3, #31
 8003302:	d50f      	bpl.n	8003324 <_printf_float+0x254>
 8003304:	9b05      	ldr	r3, [sp, #20]
 8003306:	9a04      	ldr	r2, [sp, #16]
 8003308:	4631      	mov	r1, r6
 800330a:	4628      	mov	r0, r5
 800330c:	47b8      	blx	r7
 800330e:	3001      	adds	r0, #1
 8003310:	f43f af3f 	beq.w	8003192 <_printf_float+0xc2>
 8003314:	f04f 0800 	mov.w	r8, #0
 8003318:	f104 091a 	add.w	r9, r4, #26
 800331c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800331e:	3b01      	subs	r3, #1
 8003320:	4598      	cmp	r8, r3
 8003322:	db12      	blt.n	800334a <_printf_float+0x27a>
 8003324:	6823      	ldr	r3, [r4, #0]
 8003326:	079b      	lsls	r3, r3, #30
 8003328:	d509      	bpl.n	800333e <_printf_float+0x26e>
 800332a:	f04f 0800 	mov.w	r8, #0
 800332e:	f104 0919 	add.w	r9, r4, #25
 8003332:	68e3      	ldr	r3, [r4, #12]
 8003334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003336:	1a9b      	subs	r3, r3, r2
 8003338:	4598      	cmp	r8, r3
 800333a:	f2c0 80ee 	blt.w	800351a <_printf_float+0x44a>
 800333e:	68e0      	ldr	r0, [r4, #12]
 8003340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003342:	4298      	cmp	r0, r3
 8003344:	bfb8      	it	lt
 8003346:	4618      	movlt	r0, r3
 8003348:	e725      	b.n	8003196 <_printf_float+0xc6>
 800334a:	2301      	movs	r3, #1
 800334c:	464a      	mov	r2, r9
 800334e:	4631      	mov	r1, r6
 8003350:	4628      	mov	r0, r5
 8003352:	47b8      	blx	r7
 8003354:	3001      	adds	r0, #1
 8003356:	f43f af1c 	beq.w	8003192 <_printf_float+0xc2>
 800335a:	f108 0801 	add.w	r8, r8, #1
 800335e:	e7dd      	b.n	800331c <_printf_float+0x24c>
 8003360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003362:	2b00      	cmp	r3, #0
 8003364:	dc34      	bgt.n	80033d0 <_printf_float+0x300>
 8003366:	2301      	movs	r3, #1
 8003368:	4a18      	ldr	r2, [pc, #96]	; (80033cc <_printf_float+0x2fc>)
 800336a:	4631      	mov	r1, r6
 800336c:	4628      	mov	r0, r5
 800336e:	47b8      	blx	r7
 8003370:	3001      	adds	r0, #1
 8003372:	f43f af0e 	beq.w	8003192 <_printf_float+0xc2>
 8003376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003378:	b923      	cbnz	r3, 8003384 <_printf_float+0x2b4>
 800337a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800337c:	b913      	cbnz	r3, 8003384 <_printf_float+0x2b4>
 800337e:	6823      	ldr	r3, [r4, #0]
 8003380:	07d9      	lsls	r1, r3, #31
 8003382:	d5cf      	bpl.n	8003324 <_printf_float+0x254>
 8003384:	9b05      	ldr	r3, [sp, #20]
 8003386:	9a04      	ldr	r2, [sp, #16]
 8003388:	4631      	mov	r1, r6
 800338a:	4628      	mov	r0, r5
 800338c:	47b8      	blx	r7
 800338e:	3001      	adds	r0, #1
 8003390:	f43f aeff 	beq.w	8003192 <_printf_float+0xc2>
 8003394:	f04f 0900 	mov.w	r9, #0
 8003398:	f104 0a1a 	add.w	sl, r4, #26
 800339c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800339e:	425b      	negs	r3, r3
 80033a0:	4599      	cmp	r9, r3
 80033a2:	db01      	blt.n	80033a8 <_printf_float+0x2d8>
 80033a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033a6:	e78b      	b.n	80032c0 <_printf_float+0x1f0>
 80033a8:	2301      	movs	r3, #1
 80033aa:	4652      	mov	r2, sl
 80033ac:	4631      	mov	r1, r6
 80033ae:	4628      	mov	r0, r5
 80033b0:	47b8      	blx	r7
 80033b2:	3001      	adds	r0, #1
 80033b4:	f43f aeed 	beq.w	8003192 <_printf_float+0xc2>
 80033b8:	f109 0901 	add.w	r9, r9, #1
 80033bc:	e7ee      	b.n	800339c <_printf_float+0x2cc>
 80033be:	bf00      	nop
 80033c0:	7fefffff 	.word	0x7fefffff
 80033c4:	08005848 	.word	0x08005848
 80033c8:	0800584c 	.word	0x0800584c
 80033cc:	08005858 	.word	0x08005858
 80033d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033d4:	429a      	cmp	r2, r3
 80033d6:	bfa8      	it	ge
 80033d8:	461a      	movge	r2, r3
 80033da:	2a00      	cmp	r2, #0
 80033dc:	4691      	mov	r9, r2
 80033de:	dc38      	bgt.n	8003452 <_printf_float+0x382>
 80033e0:	f104 031a 	add.w	r3, r4, #26
 80033e4:	f04f 0b00 	mov.w	fp, #0
 80033e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80033ec:	9306      	str	r3, [sp, #24]
 80033ee:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80033f2:	ebaa 0309 	sub.w	r3, sl, r9
 80033f6:	459b      	cmp	fp, r3
 80033f8:	db33      	blt.n	8003462 <_printf_float+0x392>
 80033fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033fe:	429a      	cmp	r2, r3
 8003400:	db3a      	blt.n	8003478 <_printf_float+0x3a8>
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	07da      	lsls	r2, r3, #31
 8003406:	d437      	bmi.n	8003478 <_printf_float+0x3a8>
 8003408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800340a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800340c:	eba3 020a 	sub.w	r2, r3, sl
 8003410:	eba3 0901 	sub.w	r9, r3, r1
 8003414:	4591      	cmp	r9, r2
 8003416:	bfa8      	it	ge
 8003418:	4691      	movge	r9, r2
 800341a:	f1b9 0f00 	cmp.w	r9, #0
 800341e:	dc33      	bgt.n	8003488 <_printf_float+0x3b8>
 8003420:	f04f 0800 	mov.w	r8, #0
 8003424:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003428:	f104 0a1a 	add.w	sl, r4, #26
 800342c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800342e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003430:	1a9b      	subs	r3, r3, r2
 8003432:	eba3 0309 	sub.w	r3, r3, r9
 8003436:	4598      	cmp	r8, r3
 8003438:	f6bf af74 	bge.w	8003324 <_printf_float+0x254>
 800343c:	2301      	movs	r3, #1
 800343e:	4652      	mov	r2, sl
 8003440:	4631      	mov	r1, r6
 8003442:	4628      	mov	r0, r5
 8003444:	47b8      	blx	r7
 8003446:	3001      	adds	r0, #1
 8003448:	f43f aea3 	beq.w	8003192 <_printf_float+0xc2>
 800344c:	f108 0801 	add.w	r8, r8, #1
 8003450:	e7ec      	b.n	800342c <_printf_float+0x35c>
 8003452:	4613      	mov	r3, r2
 8003454:	4631      	mov	r1, r6
 8003456:	4642      	mov	r2, r8
 8003458:	4628      	mov	r0, r5
 800345a:	47b8      	blx	r7
 800345c:	3001      	adds	r0, #1
 800345e:	d1bf      	bne.n	80033e0 <_printf_float+0x310>
 8003460:	e697      	b.n	8003192 <_printf_float+0xc2>
 8003462:	2301      	movs	r3, #1
 8003464:	9a06      	ldr	r2, [sp, #24]
 8003466:	4631      	mov	r1, r6
 8003468:	4628      	mov	r0, r5
 800346a:	47b8      	blx	r7
 800346c:	3001      	adds	r0, #1
 800346e:	f43f ae90 	beq.w	8003192 <_printf_float+0xc2>
 8003472:	f10b 0b01 	add.w	fp, fp, #1
 8003476:	e7ba      	b.n	80033ee <_printf_float+0x31e>
 8003478:	9b05      	ldr	r3, [sp, #20]
 800347a:	9a04      	ldr	r2, [sp, #16]
 800347c:	4631      	mov	r1, r6
 800347e:	4628      	mov	r0, r5
 8003480:	47b8      	blx	r7
 8003482:	3001      	adds	r0, #1
 8003484:	d1c0      	bne.n	8003408 <_printf_float+0x338>
 8003486:	e684      	b.n	8003192 <_printf_float+0xc2>
 8003488:	464b      	mov	r3, r9
 800348a:	eb08 020a 	add.w	r2, r8, sl
 800348e:	4631      	mov	r1, r6
 8003490:	4628      	mov	r0, r5
 8003492:	47b8      	blx	r7
 8003494:	3001      	adds	r0, #1
 8003496:	d1c3      	bne.n	8003420 <_printf_float+0x350>
 8003498:	e67b      	b.n	8003192 <_printf_float+0xc2>
 800349a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800349c:	2a01      	cmp	r2, #1
 800349e:	dc01      	bgt.n	80034a4 <_printf_float+0x3d4>
 80034a0:	07db      	lsls	r3, r3, #31
 80034a2:	d537      	bpl.n	8003514 <_printf_float+0x444>
 80034a4:	2301      	movs	r3, #1
 80034a6:	4642      	mov	r2, r8
 80034a8:	4631      	mov	r1, r6
 80034aa:	4628      	mov	r0, r5
 80034ac:	47b8      	blx	r7
 80034ae:	3001      	adds	r0, #1
 80034b0:	f43f ae6f 	beq.w	8003192 <_printf_float+0xc2>
 80034b4:	9b05      	ldr	r3, [sp, #20]
 80034b6:	9a04      	ldr	r2, [sp, #16]
 80034b8:	4631      	mov	r1, r6
 80034ba:	4628      	mov	r0, r5
 80034bc:	47b8      	blx	r7
 80034be:	3001      	adds	r0, #1
 80034c0:	f43f ae67 	beq.w	8003192 <_printf_float+0xc2>
 80034c4:	2200      	movs	r2, #0
 80034c6:	2300      	movs	r3, #0
 80034c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80034cc:	f7fd faf8 	bl	8000ac0 <__aeabi_dcmpeq>
 80034d0:	b158      	cbz	r0, 80034ea <_printf_float+0x41a>
 80034d2:	f04f 0800 	mov.w	r8, #0
 80034d6:	f104 0a1a 	add.w	sl, r4, #26
 80034da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034dc:	3b01      	subs	r3, #1
 80034de:	4598      	cmp	r8, r3
 80034e0:	db0d      	blt.n	80034fe <_printf_float+0x42e>
 80034e2:	464b      	mov	r3, r9
 80034e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80034e8:	e6eb      	b.n	80032c2 <_printf_float+0x1f2>
 80034ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034ec:	f108 0201 	add.w	r2, r8, #1
 80034f0:	3b01      	subs	r3, #1
 80034f2:	4631      	mov	r1, r6
 80034f4:	4628      	mov	r0, r5
 80034f6:	47b8      	blx	r7
 80034f8:	3001      	adds	r0, #1
 80034fa:	d1f2      	bne.n	80034e2 <_printf_float+0x412>
 80034fc:	e649      	b.n	8003192 <_printf_float+0xc2>
 80034fe:	2301      	movs	r3, #1
 8003500:	4652      	mov	r2, sl
 8003502:	4631      	mov	r1, r6
 8003504:	4628      	mov	r0, r5
 8003506:	47b8      	blx	r7
 8003508:	3001      	adds	r0, #1
 800350a:	f43f ae42 	beq.w	8003192 <_printf_float+0xc2>
 800350e:	f108 0801 	add.w	r8, r8, #1
 8003512:	e7e2      	b.n	80034da <_printf_float+0x40a>
 8003514:	2301      	movs	r3, #1
 8003516:	4642      	mov	r2, r8
 8003518:	e7eb      	b.n	80034f2 <_printf_float+0x422>
 800351a:	2301      	movs	r3, #1
 800351c:	464a      	mov	r2, r9
 800351e:	4631      	mov	r1, r6
 8003520:	4628      	mov	r0, r5
 8003522:	47b8      	blx	r7
 8003524:	3001      	adds	r0, #1
 8003526:	f43f ae34 	beq.w	8003192 <_printf_float+0xc2>
 800352a:	f108 0801 	add.w	r8, r8, #1
 800352e:	e700      	b.n	8003332 <_printf_float+0x262>
 8003530:	4642      	mov	r2, r8
 8003532:	464b      	mov	r3, r9
 8003534:	4640      	mov	r0, r8
 8003536:	4649      	mov	r1, r9
 8003538:	f7fd faf4 	bl	8000b24 <__aeabi_dcmpun>
 800353c:	2800      	cmp	r0, #0
 800353e:	f43f ae2d 	beq.w	800319c <_printf_float+0xcc>
 8003542:	4b01      	ldr	r3, [pc, #4]	; (8003548 <_printf_float+0x478>)
 8003544:	4a01      	ldr	r2, [pc, #4]	; (800354c <_printf_float+0x47c>)
 8003546:	e60e      	b.n	8003166 <_printf_float+0x96>
 8003548:	08005850 	.word	0x08005850
 800354c:	08005854 	.word	0x08005854

08003550 <_printf_common>:
 8003550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003554:	4691      	mov	r9, r2
 8003556:	461f      	mov	r7, r3
 8003558:	688a      	ldr	r2, [r1, #8]
 800355a:	690b      	ldr	r3, [r1, #16]
 800355c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003560:	4293      	cmp	r3, r2
 8003562:	bfb8      	it	lt
 8003564:	4613      	movlt	r3, r2
 8003566:	f8c9 3000 	str.w	r3, [r9]
 800356a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800356e:	4606      	mov	r6, r0
 8003570:	460c      	mov	r4, r1
 8003572:	b112      	cbz	r2, 800357a <_printf_common+0x2a>
 8003574:	3301      	adds	r3, #1
 8003576:	f8c9 3000 	str.w	r3, [r9]
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	0699      	lsls	r1, r3, #26
 800357e:	bf42      	ittt	mi
 8003580:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003584:	3302      	addmi	r3, #2
 8003586:	f8c9 3000 	strmi.w	r3, [r9]
 800358a:	6825      	ldr	r5, [r4, #0]
 800358c:	f015 0506 	ands.w	r5, r5, #6
 8003590:	d107      	bne.n	80035a2 <_printf_common+0x52>
 8003592:	f104 0a19 	add.w	sl, r4, #25
 8003596:	68e3      	ldr	r3, [r4, #12]
 8003598:	f8d9 2000 	ldr.w	r2, [r9]
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	429d      	cmp	r5, r3
 80035a0:	db29      	blt.n	80035f6 <_printf_common+0xa6>
 80035a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80035a6:	6822      	ldr	r2, [r4, #0]
 80035a8:	3300      	adds	r3, #0
 80035aa:	bf18      	it	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	0692      	lsls	r2, r2, #26
 80035b0:	d42e      	bmi.n	8003610 <_printf_common+0xc0>
 80035b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035b6:	4639      	mov	r1, r7
 80035b8:	4630      	mov	r0, r6
 80035ba:	47c0      	blx	r8
 80035bc:	3001      	adds	r0, #1
 80035be:	d021      	beq.n	8003604 <_printf_common+0xb4>
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	68e5      	ldr	r5, [r4, #12]
 80035c4:	f8d9 2000 	ldr.w	r2, [r9]
 80035c8:	f003 0306 	and.w	r3, r3, #6
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	bf08      	it	eq
 80035d0:	1aad      	subeq	r5, r5, r2
 80035d2:	68a3      	ldr	r3, [r4, #8]
 80035d4:	6922      	ldr	r2, [r4, #16]
 80035d6:	bf0c      	ite	eq
 80035d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035dc:	2500      	movne	r5, #0
 80035de:	4293      	cmp	r3, r2
 80035e0:	bfc4      	itt	gt
 80035e2:	1a9b      	subgt	r3, r3, r2
 80035e4:	18ed      	addgt	r5, r5, r3
 80035e6:	f04f 0900 	mov.w	r9, #0
 80035ea:	341a      	adds	r4, #26
 80035ec:	454d      	cmp	r5, r9
 80035ee:	d11b      	bne.n	8003628 <_printf_common+0xd8>
 80035f0:	2000      	movs	r0, #0
 80035f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f6:	2301      	movs	r3, #1
 80035f8:	4652      	mov	r2, sl
 80035fa:	4639      	mov	r1, r7
 80035fc:	4630      	mov	r0, r6
 80035fe:	47c0      	blx	r8
 8003600:	3001      	adds	r0, #1
 8003602:	d103      	bne.n	800360c <_printf_common+0xbc>
 8003604:	f04f 30ff 	mov.w	r0, #4294967295
 8003608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800360c:	3501      	adds	r5, #1
 800360e:	e7c2      	b.n	8003596 <_printf_common+0x46>
 8003610:	18e1      	adds	r1, r4, r3
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	2030      	movs	r0, #48	; 0x30
 8003616:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800361a:	4422      	add	r2, r4
 800361c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003620:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003624:	3302      	adds	r3, #2
 8003626:	e7c4      	b.n	80035b2 <_printf_common+0x62>
 8003628:	2301      	movs	r3, #1
 800362a:	4622      	mov	r2, r4
 800362c:	4639      	mov	r1, r7
 800362e:	4630      	mov	r0, r6
 8003630:	47c0      	blx	r8
 8003632:	3001      	adds	r0, #1
 8003634:	d0e6      	beq.n	8003604 <_printf_common+0xb4>
 8003636:	f109 0901 	add.w	r9, r9, #1
 800363a:	e7d7      	b.n	80035ec <_printf_common+0x9c>

0800363c <_printf_i>:
 800363c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003640:	4617      	mov	r7, r2
 8003642:	7e0a      	ldrb	r2, [r1, #24]
 8003644:	b085      	sub	sp, #20
 8003646:	2a6e      	cmp	r2, #110	; 0x6e
 8003648:	4698      	mov	r8, r3
 800364a:	4606      	mov	r6, r0
 800364c:	460c      	mov	r4, r1
 800364e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003650:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003654:	f000 80bc 	beq.w	80037d0 <_printf_i+0x194>
 8003658:	d81a      	bhi.n	8003690 <_printf_i+0x54>
 800365a:	2a63      	cmp	r2, #99	; 0x63
 800365c:	d02e      	beq.n	80036bc <_printf_i+0x80>
 800365e:	d80a      	bhi.n	8003676 <_printf_i+0x3a>
 8003660:	2a00      	cmp	r2, #0
 8003662:	f000 80c8 	beq.w	80037f6 <_printf_i+0x1ba>
 8003666:	2a58      	cmp	r2, #88	; 0x58
 8003668:	f000 808a 	beq.w	8003780 <_printf_i+0x144>
 800366c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003670:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003674:	e02a      	b.n	80036cc <_printf_i+0x90>
 8003676:	2a64      	cmp	r2, #100	; 0x64
 8003678:	d001      	beq.n	800367e <_printf_i+0x42>
 800367a:	2a69      	cmp	r2, #105	; 0x69
 800367c:	d1f6      	bne.n	800366c <_printf_i+0x30>
 800367e:	6821      	ldr	r1, [r4, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003686:	d023      	beq.n	80036d0 <_printf_i+0x94>
 8003688:	1d11      	adds	r1, r2, #4
 800368a:	6019      	str	r1, [r3, #0]
 800368c:	6813      	ldr	r3, [r2, #0]
 800368e:	e027      	b.n	80036e0 <_printf_i+0xa4>
 8003690:	2a73      	cmp	r2, #115	; 0x73
 8003692:	f000 80b4 	beq.w	80037fe <_printf_i+0x1c2>
 8003696:	d808      	bhi.n	80036aa <_printf_i+0x6e>
 8003698:	2a6f      	cmp	r2, #111	; 0x6f
 800369a:	d02a      	beq.n	80036f2 <_printf_i+0xb6>
 800369c:	2a70      	cmp	r2, #112	; 0x70
 800369e:	d1e5      	bne.n	800366c <_printf_i+0x30>
 80036a0:	680a      	ldr	r2, [r1, #0]
 80036a2:	f042 0220 	orr.w	r2, r2, #32
 80036a6:	600a      	str	r2, [r1, #0]
 80036a8:	e003      	b.n	80036b2 <_printf_i+0x76>
 80036aa:	2a75      	cmp	r2, #117	; 0x75
 80036ac:	d021      	beq.n	80036f2 <_printf_i+0xb6>
 80036ae:	2a78      	cmp	r2, #120	; 0x78
 80036b0:	d1dc      	bne.n	800366c <_printf_i+0x30>
 80036b2:	2278      	movs	r2, #120	; 0x78
 80036b4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80036b8:	496e      	ldr	r1, [pc, #440]	; (8003874 <_printf_i+0x238>)
 80036ba:	e064      	b.n	8003786 <_printf_i+0x14a>
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80036c2:	1d11      	adds	r1, r2, #4
 80036c4:	6019      	str	r1, [r3, #0]
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0a3      	b.n	8003818 <_printf_i+0x1dc>
 80036d0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80036d4:	f102 0104 	add.w	r1, r2, #4
 80036d8:	6019      	str	r1, [r3, #0]
 80036da:	d0d7      	beq.n	800368c <_printf_i+0x50>
 80036dc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	da03      	bge.n	80036ec <_printf_i+0xb0>
 80036e4:	222d      	movs	r2, #45	; 0x2d
 80036e6:	425b      	negs	r3, r3
 80036e8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80036ec:	4962      	ldr	r1, [pc, #392]	; (8003878 <_printf_i+0x23c>)
 80036ee:	220a      	movs	r2, #10
 80036f0:	e017      	b.n	8003722 <_printf_i+0xe6>
 80036f2:	6820      	ldr	r0, [r4, #0]
 80036f4:	6819      	ldr	r1, [r3, #0]
 80036f6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80036fa:	d003      	beq.n	8003704 <_printf_i+0xc8>
 80036fc:	1d08      	adds	r0, r1, #4
 80036fe:	6018      	str	r0, [r3, #0]
 8003700:	680b      	ldr	r3, [r1, #0]
 8003702:	e006      	b.n	8003712 <_printf_i+0xd6>
 8003704:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003708:	f101 0004 	add.w	r0, r1, #4
 800370c:	6018      	str	r0, [r3, #0]
 800370e:	d0f7      	beq.n	8003700 <_printf_i+0xc4>
 8003710:	880b      	ldrh	r3, [r1, #0]
 8003712:	4959      	ldr	r1, [pc, #356]	; (8003878 <_printf_i+0x23c>)
 8003714:	2a6f      	cmp	r2, #111	; 0x6f
 8003716:	bf14      	ite	ne
 8003718:	220a      	movne	r2, #10
 800371a:	2208      	moveq	r2, #8
 800371c:	2000      	movs	r0, #0
 800371e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003722:	6865      	ldr	r5, [r4, #4]
 8003724:	60a5      	str	r5, [r4, #8]
 8003726:	2d00      	cmp	r5, #0
 8003728:	f2c0 809c 	blt.w	8003864 <_printf_i+0x228>
 800372c:	6820      	ldr	r0, [r4, #0]
 800372e:	f020 0004 	bic.w	r0, r0, #4
 8003732:	6020      	str	r0, [r4, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d13f      	bne.n	80037b8 <_printf_i+0x17c>
 8003738:	2d00      	cmp	r5, #0
 800373a:	f040 8095 	bne.w	8003868 <_printf_i+0x22c>
 800373e:	4675      	mov	r5, lr
 8003740:	2a08      	cmp	r2, #8
 8003742:	d10b      	bne.n	800375c <_printf_i+0x120>
 8003744:	6823      	ldr	r3, [r4, #0]
 8003746:	07da      	lsls	r2, r3, #31
 8003748:	d508      	bpl.n	800375c <_printf_i+0x120>
 800374a:	6923      	ldr	r3, [r4, #16]
 800374c:	6862      	ldr	r2, [r4, #4]
 800374e:	429a      	cmp	r2, r3
 8003750:	bfde      	ittt	le
 8003752:	2330      	movle	r3, #48	; 0x30
 8003754:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003758:	f105 35ff 	addle.w	r5, r5, #4294967295
 800375c:	ebae 0305 	sub.w	r3, lr, r5
 8003760:	6123      	str	r3, [r4, #16]
 8003762:	f8cd 8000 	str.w	r8, [sp]
 8003766:	463b      	mov	r3, r7
 8003768:	aa03      	add	r2, sp, #12
 800376a:	4621      	mov	r1, r4
 800376c:	4630      	mov	r0, r6
 800376e:	f7ff feef 	bl	8003550 <_printf_common>
 8003772:	3001      	adds	r0, #1
 8003774:	d155      	bne.n	8003822 <_printf_i+0x1e6>
 8003776:	f04f 30ff 	mov.w	r0, #4294967295
 800377a:	b005      	add	sp, #20
 800377c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003780:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003784:	493c      	ldr	r1, [pc, #240]	; (8003878 <_printf_i+0x23c>)
 8003786:	6822      	ldr	r2, [r4, #0]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800378e:	f100 0504 	add.w	r5, r0, #4
 8003792:	601d      	str	r5, [r3, #0]
 8003794:	d001      	beq.n	800379a <_printf_i+0x15e>
 8003796:	6803      	ldr	r3, [r0, #0]
 8003798:	e002      	b.n	80037a0 <_printf_i+0x164>
 800379a:	0655      	lsls	r5, r2, #25
 800379c:	d5fb      	bpl.n	8003796 <_printf_i+0x15a>
 800379e:	8803      	ldrh	r3, [r0, #0]
 80037a0:	07d0      	lsls	r0, r2, #31
 80037a2:	bf44      	itt	mi
 80037a4:	f042 0220 	orrmi.w	r2, r2, #32
 80037a8:	6022      	strmi	r2, [r4, #0]
 80037aa:	b91b      	cbnz	r3, 80037b4 <_printf_i+0x178>
 80037ac:	6822      	ldr	r2, [r4, #0]
 80037ae:	f022 0220 	bic.w	r2, r2, #32
 80037b2:	6022      	str	r2, [r4, #0]
 80037b4:	2210      	movs	r2, #16
 80037b6:	e7b1      	b.n	800371c <_printf_i+0xe0>
 80037b8:	4675      	mov	r5, lr
 80037ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80037be:	fb02 3310 	mls	r3, r2, r0, r3
 80037c2:	5ccb      	ldrb	r3, [r1, r3]
 80037c4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80037c8:	4603      	mov	r3, r0
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d1f5      	bne.n	80037ba <_printf_i+0x17e>
 80037ce:	e7b7      	b.n	8003740 <_printf_i+0x104>
 80037d0:	6808      	ldr	r0, [r1, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	6949      	ldr	r1, [r1, #20]
 80037d6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80037da:	d004      	beq.n	80037e6 <_printf_i+0x1aa>
 80037dc:	1d10      	adds	r0, r2, #4
 80037de:	6018      	str	r0, [r3, #0]
 80037e0:	6813      	ldr	r3, [r2, #0]
 80037e2:	6019      	str	r1, [r3, #0]
 80037e4:	e007      	b.n	80037f6 <_printf_i+0x1ba>
 80037e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80037ea:	f102 0004 	add.w	r0, r2, #4
 80037ee:	6018      	str	r0, [r3, #0]
 80037f0:	6813      	ldr	r3, [r2, #0]
 80037f2:	d0f6      	beq.n	80037e2 <_printf_i+0x1a6>
 80037f4:	8019      	strh	r1, [r3, #0]
 80037f6:	2300      	movs	r3, #0
 80037f8:	6123      	str	r3, [r4, #16]
 80037fa:	4675      	mov	r5, lr
 80037fc:	e7b1      	b.n	8003762 <_printf_i+0x126>
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	1d11      	adds	r1, r2, #4
 8003802:	6019      	str	r1, [r3, #0]
 8003804:	6815      	ldr	r5, [r2, #0]
 8003806:	6862      	ldr	r2, [r4, #4]
 8003808:	2100      	movs	r1, #0
 800380a:	4628      	mov	r0, r5
 800380c:	f7fc fce8 	bl	80001e0 <memchr>
 8003810:	b108      	cbz	r0, 8003816 <_printf_i+0x1da>
 8003812:	1b40      	subs	r0, r0, r5
 8003814:	6060      	str	r0, [r4, #4]
 8003816:	6863      	ldr	r3, [r4, #4]
 8003818:	6123      	str	r3, [r4, #16]
 800381a:	2300      	movs	r3, #0
 800381c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003820:	e79f      	b.n	8003762 <_printf_i+0x126>
 8003822:	6923      	ldr	r3, [r4, #16]
 8003824:	462a      	mov	r2, r5
 8003826:	4639      	mov	r1, r7
 8003828:	4630      	mov	r0, r6
 800382a:	47c0      	blx	r8
 800382c:	3001      	adds	r0, #1
 800382e:	d0a2      	beq.n	8003776 <_printf_i+0x13a>
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	079b      	lsls	r3, r3, #30
 8003834:	d507      	bpl.n	8003846 <_printf_i+0x20a>
 8003836:	2500      	movs	r5, #0
 8003838:	f104 0919 	add.w	r9, r4, #25
 800383c:	68e3      	ldr	r3, [r4, #12]
 800383e:	9a03      	ldr	r2, [sp, #12]
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	429d      	cmp	r5, r3
 8003844:	db05      	blt.n	8003852 <_printf_i+0x216>
 8003846:	68e0      	ldr	r0, [r4, #12]
 8003848:	9b03      	ldr	r3, [sp, #12]
 800384a:	4298      	cmp	r0, r3
 800384c:	bfb8      	it	lt
 800384e:	4618      	movlt	r0, r3
 8003850:	e793      	b.n	800377a <_printf_i+0x13e>
 8003852:	2301      	movs	r3, #1
 8003854:	464a      	mov	r2, r9
 8003856:	4639      	mov	r1, r7
 8003858:	4630      	mov	r0, r6
 800385a:	47c0      	blx	r8
 800385c:	3001      	adds	r0, #1
 800385e:	d08a      	beq.n	8003776 <_printf_i+0x13a>
 8003860:	3501      	adds	r5, #1
 8003862:	e7eb      	b.n	800383c <_printf_i+0x200>
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1a7      	bne.n	80037b8 <_printf_i+0x17c>
 8003868:	780b      	ldrb	r3, [r1, #0]
 800386a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800386e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003872:	e765      	b.n	8003740 <_printf_i+0x104>
 8003874:	0800586b 	.word	0x0800586b
 8003878:	0800585a 	.word	0x0800585a

0800387c <iprintf>:
 800387c:	b40f      	push	{r0, r1, r2, r3}
 800387e:	4b0a      	ldr	r3, [pc, #40]	; (80038a8 <iprintf+0x2c>)
 8003880:	b513      	push	{r0, r1, r4, lr}
 8003882:	681c      	ldr	r4, [r3, #0]
 8003884:	b124      	cbz	r4, 8003890 <iprintf+0x14>
 8003886:	69a3      	ldr	r3, [r4, #24]
 8003888:	b913      	cbnz	r3, 8003890 <iprintf+0x14>
 800388a:	4620      	mov	r0, r4
 800388c:	f001 f880 	bl	8004990 <__sinit>
 8003890:	ab05      	add	r3, sp, #20
 8003892:	9a04      	ldr	r2, [sp, #16]
 8003894:	68a1      	ldr	r1, [r4, #8]
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	4620      	mov	r0, r4
 800389a:	f001 fd45 	bl	8005328 <_vfiprintf_r>
 800389e:	b002      	add	sp, #8
 80038a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038a4:	b004      	add	sp, #16
 80038a6:	4770      	bx	lr
 80038a8:	20000004 	.word	0x20000004

080038ac <_puts_r>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	460e      	mov	r6, r1
 80038b0:	4605      	mov	r5, r0
 80038b2:	b118      	cbz	r0, 80038bc <_puts_r+0x10>
 80038b4:	6983      	ldr	r3, [r0, #24]
 80038b6:	b90b      	cbnz	r3, 80038bc <_puts_r+0x10>
 80038b8:	f001 f86a 	bl	8004990 <__sinit>
 80038bc:	69ab      	ldr	r3, [r5, #24]
 80038be:	68ac      	ldr	r4, [r5, #8]
 80038c0:	b913      	cbnz	r3, 80038c8 <_puts_r+0x1c>
 80038c2:	4628      	mov	r0, r5
 80038c4:	f001 f864 	bl	8004990 <__sinit>
 80038c8:	4b23      	ldr	r3, [pc, #140]	; (8003958 <_puts_r+0xac>)
 80038ca:	429c      	cmp	r4, r3
 80038cc:	d117      	bne.n	80038fe <_puts_r+0x52>
 80038ce:	686c      	ldr	r4, [r5, #4]
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	071b      	lsls	r3, r3, #28
 80038d4:	d51d      	bpl.n	8003912 <_puts_r+0x66>
 80038d6:	6923      	ldr	r3, [r4, #16]
 80038d8:	b1db      	cbz	r3, 8003912 <_puts_r+0x66>
 80038da:	3e01      	subs	r6, #1
 80038dc:	68a3      	ldr	r3, [r4, #8]
 80038de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80038e2:	3b01      	subs	r3, #1
 80038e4:	60a3      	str	r3, [r4, #8]
 80038e6:	b9e9      	cbnz	r1, 8003924 <_puts_r+0x78>
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	da2e      	bge.n	800394a <_puts_r+0x9e>
 80038ec:	4622      	mov	r2, r4
 80038ee:	210a      	movs	r1, #10
 80038f0:	4628      	mov	r0, r5
 80038f2:	f000 f83f 	bl	8003974 <__swbuf_r>
 80038f6:	3001      	adds	r0, #1
 80038f8:	d011      	beq.n	800391e <_puts_r+0x72>
 80038fa:	200a      	movs	r0, #10
 80038fc:	bd70      	pop	{r4, r5, r6, pc}
 80038fe:	4b17      	ldr	r3, [pc, #92]	; (800395c <_puts_r+0xb0>)
 8003900:	429c      	cmp	r4, r3
 8003902:	d101      	bne.n	8003908 <_puts_r+0x5c>
 8003904:	68ac      	ldr	r4, [r5, #8]
 8003906:	e7e3      	b.n	80038d0 <_puts_r+0x24>
 8003908:	4b15      	ldr	r3, [pc, #84]	; (8003960 <_puts_r+0xb4>)
 800390a:	429c      	cmp	r4, r3
 800390c:	bf08      	it	eq
 800390e:	68ec      	ldreq	r4, [r5, #12]
 8003910:	e7de      	b.n	80038d0 <_puts_r+0x24>
 8003912:	4621      	mov	r1, r4
 8003914:	4628      	mov	r0, r5
 8003916:	f000 f87f 	bl	8003a18 <__swsetup_r>
 800391a:	2800      	cmp	r0, #0
 800391c:	d0dd      	beq.n	80038da <_puts_r+0x2e>
 800391e:	f04f 30ff 	mov.w	r0, #4294967295
 8003922:	bd70      	pop	{r4, r5, r6, pc}
 8003924:	2b00      	cmp	r3, #0
 8003926:	da04      	bge.n	8003932 <_puts_r+0x86>
 8003928:	69a2      	ldr	r2, [r4, #24]
 800392a:	4293      	cmp	r3, r2
 800392c:	db06      	blt.n	800393c <_puts_r+0x90>
 800392e:	290a      	cmp	r1, #10
 8003930:	d004      	beq.n	800393c <_puts_r+0x90>
 8003932:	6823      	ldr	r3, [r4, #0]
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	6022      	str	r2, [r4, #0]
 8003938:	7019      	strb	r1, [r3, #0]
 800393a:	e7cf      	b.n	80038dc <_puts_r+0x30>
 800393c:	4622      	mov	r2, r4
 800393e:	4628      	mov	r0, r5
 8003940:	f000 f818 	bl	8003974 <__swbuf_r>
 8003944:	3001      	adds	r0, #1
 8003946:	d1c9      	bne.n	80038dc <_puts_r+0x30>
 8003948:	e7e9      	b.n	800391e <_puts_r+0x72>
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	200a      	movs	r0, #10
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	6022      	str	r2, [r4, #0]
 8003952:	7018      	strb	r0, [r3, #0]
 8003954:	bd70      	pop	{r4, r5, r6, pc}
 8003956:	bf00      	nop
 8003958:	080058ac 	.word	0x080058ac
 800395c:	080058cc 	.word	0x080058cc
 8003960:	0800588c 	.word	0x0800588c

08003964 <puts>:
 8003964:	4b02      	ldr	r3, [pc, #8]	; (8003970 <puts+0xc>)
 8003966:	4601      	mov	r1, r0
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	f7ff bf9f 	b.w	80038ac <_puts_r>
 800396e:	bf00      	nop
 8003970:	20000004 	.word	0x20000004

08003974 <__swbuf_r>:
 8003974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003976:	460e      	mov	r6, r1
 8003978:	4614      	mov	r4, r2
 800397a:	4605      	mov	r5, r0
 800397c:	b118      	cbz	r0, 8003986 <__swbuf_r+0x12>
 800397e:	6983      	ldr	r3, [r0, #24]
 8003980:	b90b      	cbnz	r3, 8003986 <__swbuf_r+0x12>
 8003982:	f001 f805 	bl	8004990 <__sinit>
 8003986:	4b21      	ldr	r3, [pc, #132]	; (8003a0c <__swbuf_r+0x98>)
 8003988:	429c      	cmp	r4, r3
 800398a:	d12a      	bne.n	80039e2 <__swbuf_r+0x6e>
 800398c:	686c      	ldr	r4, [r5, #4]
 800398e:	69a3      	ldr	r3, [r4, #24]
 8003990:	60a3      	str	r3, [r4, #8]
 8003992:	89a3      	ldrh	r3, [r4, #12]
 8003994:	071a      	lsls	r2, r3, #28
 8003996:	d52e      	bpl.n	80039f6 <__swbuf_r+0x82>
 8003998:	6923      	ldr	r3, [r4, #16]
 800399a:	b363      	cbz	r3, 80039f6 <__swbuf_r+0x82>
 800399c:	6923      	ldr	r3, [r4, #16]
 800399e:	6820      	ldr	r0, [r4, #0]
 80039a0:	1ac0      	subs	r0, r0, r3
 80039a2:	6963      	ldr	r3, [r4, #20]
 80039a4:	b2f6      	uxtb	r6, r6
 80039a6:	4298      	cmp	r0, r3
 80039a8:	4637      	mov	r7, r6
 80039aa:	db04      	blt.n	80039b6 <__swbuf_r+0x42>
 80039ac:	4621      	mov	r1, r4
 80039ae:	4628      	mov	r0, r5
 80039b0:	f000 ff84 	bl	80048bc <_fflush_r>
 80039b4:	bb28      	cbnz	r0, 8003a02 <__swbuf_r+0x8e>
 80039b6:	68a3      	ldr	r3, [r4, #8]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	60a3      	str	r3, [r4, #8]
 80039bc:	6823      	ldr	r3, [r4, #0]
 80039be:	1c5a      	adds	r2, r3, #1
 80039c0:	6022      	str	r2, [r4, #0]
 80039c2:	701e      	strb	r6, [r3, #0]
 80039c4:	6963      	ldr	r3, [r4, #20]
 80039c6:	3001      	adds	r0, #1
 80039c8:	4298      	cmp	r0, r3
 80039ca:	d004      	beq.n	80039d6 <__swbuf_r+0x62>
 80039cc:	89a3      	ldrh	r3, [r4, #12]
 80039ce:	07db      	lsls	r3, r3, #31
 80039d0:	d519      	bpl.n	8003a06 <__swbuf_r+0x92>
 80039d2:	2e0a      	cmp	r6, #10
 80039d4:	d117      	bne.n	8003a06 <__swbuf_r+0x92>
 80039d6:	4621      	mov	r1, r4
 80039d8:	4628      	mov	r0, r5
 80039da:	f000 ff6f 	bl	80048bc <_fflush_r>
 80039de:	b190      	cbz	r0, 8003a06 <__swbuf_r+0x92>
 80039e0:	e00f      	b.n	8003a02 <__swbuf_r+0x8e>
 80039e2:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <__swbuf_r+0x9c>)
 80039e4:	429c      	cmp	r4, r3
 80039e6:	d101      	bne.n	80039ec <__swbuf_r+0x78>
 80039e8:	68ac      	ldr	r4, [r5, #8]
 80039ea:	e7d0      	b.n	800398e <__swbuf_r+0x1a>
 80039ec:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <__swbuf_r+0xa0>)
 80039ee:	429c      	cmp	r4, r3
 80039f0:	bf08      	it	eq
 80039f2:	68ec      	ldreq	r4, [r5, #12]
 80039f4:	e7cb      	b.n	800398e <__swbuf_r+0x1a>
 80039f6:	4621      	mov	r1, r4
 80039f8:	4628      	mov	r0, r5
 80039fa:	f000 f80d 	bl	8003a18 <__swsetup_r>
 80039fe:	2800      	cmp	r0, #0
 8003a00:	d0cc      	beq.n	800399c <__swbuf_r+0x28>
 8003a02:	f04f 37ff 	mov.w	r7, #4294967295
 8003a06:	4638      	mov	r0, r7
 8003a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	080058ac 	.word	0x080058ac
 8003a10:	080058cc 	.word	0x080058cc
 8003a14:	0800588c 	.word	0x0800588c

08003a18 <__swsetup_r>:
 8003a18:	4b32      	ldr	r3, [pc, #200]	; (8003ae4 <__swsetup_r+0xcc>)
 8003a1a:	b570      	push	{r4, r5, r6, lr}
 8003a1c:	681d      	ldr	r5, [r3, #0]
 8003a1e:	4606      	mov	r6, r0
 8003a20:	460c      	mov	r4, r1
 8003a22:	b125      	cbz	r5, 8003a2e <__swsetup_r+0x16>
 8003a24:	69ab      	ldr	r3, [r5, #24]
 8003a26:	b913      	cbnz	r3, 8003a2e <__swsetup_r+0x16>
 8003a28:	4628      	mov	r0, r5
 8003a2a:	f000 ffb1 	bl	8004990 <__sinit>
 8003a2e:	4b2e      	ldr	r3, [pc, #184]	; (8003ae8 <__swsetup_r+0xd0>)
 8003a30:	429c      	cmp	r4, r3
 8003a32:	d10f      	bne.n	8003a54 <__swsetup_r+0x3c>
 8003a34:	686c      	ldr	r4, [r5, #4]
 8003a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	0715      	lsls	r5, r2, #28
 8003a3e:	d42c      	bmi.n	8003a9a <__swsetup_r+0x82>
 8003a40:	06d0      	lsls	r0, r2, #27
 8003a42:	d411      	bmi.n	8003a68 <__swsetup_r+0x50>
 8003a44:	2209      	movs	r2, #9
 8003a46:	6032      	str	r2, [r6, #0]
 8003a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a4c:	81a3      	strh	r3, [r4, #12]
 8003a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
 8003a54:	4b25      	ldr	r3, [pc, #148]	; (8003aec <__swsetup_r+0xd4>)
 8003a56:	429c      	cmp	r4, r3
 8003a58:	d101      	bne.n	8003a5e <__swsetup_r+0x46>
 8003a5a:	68ac      	ldr	r4, [r5, #8]
 8003a5c:	e7eb      	b.n	8003a36 <__swsetup_r+0x1e>
 8003a5e:	4b24      	ldr	r3, [pc, #144]	; (8003af0 <__swsetup_r+0xd8>)
 8003a60:	429c      	cmp	r4, r3
 8003a62:	bf08      	it	eq
 8003a64:	68ec      	ldreq	r4, [r5, #12]
 8003a66:	e7e6      	b.n	8003a36 <__swsetup_r+0x1e>
 8003a68:	0751      	lsls	r1, r2, #29
 8003a6a:	d512      	bpl.n	8003a92 <__swsetup_r+0x7a>
 8003a6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a6e:	b141      	cbz	r1, 8003a82 <__swsetup_r+0x6a>
 8003a70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a74:	4299      	cmp	r1, r3
 8003a76:	d002      	beq.n	8003a7e <__swsetup_r+0x66>
 8003a78:	4630      	mov	r0, r6
 8003a7a:	f001 fb7f 	bl	800517c <_free_r>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	6363      	str	r3, [r4, #52]	; 0x34
 8003a82:	89a3      	ldrh	r3, [r4, #12]
 8003a84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003a88:	81a3      	strh	r3, [r4, #12]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	6063      	str	r3, [r4, #4]
 8003a8e:	6923      	ldr	r3, [r4, #16]
 8003a90:	6023      	str	r3, [r4, #0]
 8003a92:	89a3      	ldrh	r3, [r4, #12]
 8003a94:	f043 0308 	orr.w	r3, r3, #8
 8003a98:	81a3      	strh	r3, [r4, #12]
 8003a9a:	6923      	ldr	r3, [r4, #16]
 8003a9c:	b94b      	cbnz	r3, 8003ab2 <__swsetup_r+0x9a>
 8003a9e:	89a3      	ldrh	r3, [r4, #12]
 8003aa0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa8:	d003      	beq.n	8003ab2 <__swsetup_r+0x9a>
 8003aaa:	4621      	mov	r1, r4
 8003aac:	4630      	mov	r0, r6
 8003aae:	f001 f82b 	bl	8004b08 <__smakebuf_r>
 8003ab2:	89a2      	ldrh	r2, [r4, #12]
 8003ab4:	f012 0301 	ands.w	r3, r2, #1
 8003ab8:	d00c      	beq.n	8003ad4 <__swsetup_r+0xbc>
 8003aba:	2300      	movs	r3, #0
 8003abc:	60a3      	str	r3, [r4, #8]
 8003abe:	6963      	ldr	r3, [r4, #20]
 8003ac0:	425b      	negs	r3, r3
 8003ac2:	61a3      	str	r3, [r4, #24]
 8003ac4:	6923      	ldr	r3, [r4, #16]
 8003ac6:	b953      	cbnz	r3, 8003ade <__swsetup_r+0xc6>
 8003ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003acc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003ad0:	d1ba      	bne.n	8003a48 <__swsetup_r+0x30>
 8003ad2:	bd70      	pop	{r4, r5, r6, pc}
 8003ad4:	0792      	lsls	r2, r2, #30
 8003ad6:	bf58      	it	pl
 8003ad8:	6963      	ldrpl	r3, [r4, #20]
 8003ada:	60a3      	str	r3, [r4, #8]
 8003adc:	e7f2      	b.n	8003ac4 <__swsetup_r+0xac>
 8003ade:	2000      	movs	r0, #0
 8003ae0:	e7f7      	b.n	8003ad2 <__swsetup_r+0xba>
 8003ae2:	bf00      	nop
 8003ae4:	20000004 	.word	0x20000004
 8003ae8:	080058ac 	.word	0x080058ac
 8003aec:	080058cc 	.word	0x080058cc
 8003af0:	0800588c 	.word	0x0800588c

08003af4 <quorem>:
 8003af4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003af8:	6903      	ldr	r3, [r0, #16]
 8003afa:	690c      	ldr	r4, [r1, #16]
 8003afc:	429c      	cmp	r4, r3
 8003afe:	4680      	mov	r8, r0
 8003b00:	f300 8082 	bgt.w	8003c08 <quorem+0x114>
 8003b04:	3c01      	subs	r4, #1
 8003b06:	f101 0714 	add.w	r7, r1, #20
 8003b0a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003b0e:	f100 0614 	add.w	r6, r0, #20
 8003b12:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003b16:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003b1a:	eb06 030e 	add.w	r3, r6, lr
 8003b1e:	3501      	adds	r5, #1
 8003b20:	eb07 090e 	add.w	r9, r7, lr
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	fbb0 f5f5 	udiv	r5, r0, r5
 8003b2a:	b395      	cbz	r5, 8003b92 <quorem+0x9e>
 8003b2c:	f04f 0a00 	mov.w	sl, #0
 8003b30:	4638      	mov	r0, r7
 8003b32:	46b4      	mov	ip, r6
 8003b34:	46d3      	mov	fp, sl
 8003b36:	f850 2b04 	ldr.w	r2, [r0], #4
 8003b3a:	b293      	uxth	r3, r2
 8003b3c:	fb05 a303 	mla	r3, r5, r3, sl
 8003b40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	ebab 0303 	sub.w	r3, fp, r3
 8003b4a:	0c12      	lsrs	r2, r2, #16
 8003b4c:	f8bc b000 	ldrh.w	fp, [ip]
 8003b50:	fb05 a202 	mla	r2, r5, r2, sl
 8003b54:	fa13 f38b 	uxtah	r3, r3, fp
 8003b58:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003b5c:	fa1f fb82 	uxth.w	fp, r2
 8003b60:	f8dc 2000 	ldr.w	r2, [ip]
 8003b64:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003b68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003b72:	4581      	cmp	r9, r0
 8003b74:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003b78:	f84c 3b04 	str.w	r3, [ip], #4
 8003b7c:	d2db      	bcs.n	8003b36 <quorem+0x42>
 8003b7e:	f856 300e 	ldr.w	r3, [r6, lr]
 8003b82:	b933      	cbnz	r3, 8003b92 <quorem+0x9e>
 8003b84:	9b01      	ldr	r3, [sp, #4]
 8003b86:	3b04      	subs	r3, #4
 8003b88:	429e      	cmp	r6, r3
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	d330      	bcc.n	8003bf0 <quorem+0xfc>
 8003b8e:	f8c8 4010 	str.w	r4, [r8, #16]
 8003b92:	4640      	mov	r0, r8
 8003b94:	f001 fa1d 	bl	8004fd2 <__mcmp>
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	db25      	blt.n	8003be8 <quorem+0xf4>
 8003b9c:	3501      	adds	r5, #1
 8003b9e:	4630      	mov	r0, r6
 8003ba0:	f04f 0e00 	mov.w	lr, #0
 8003ba4:	f857 2b04 	ldr.w	r2, [r7], #4
 8003ba8:	f8d0 c000 	ldr.w	ip, [r0]
 8003bac:	b293      	uxth	r3, r2
 8003bae:	ebae 0303 	sub.w	r3, lr, r3
 8003bb2:	0c12      	lsrs	r2, r2, #16
 8003bb4:	fa13 f38c 	uxtah	r3, r3, ip
 8003bb8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003bbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003bc6:	45b9      	cmp	r9, r7
 8003bc8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003bcc:	f840 3b04 	str.w	r3, [r0], #4
 8003bd0:	d2e8      	bcs.n	8003ba4 <quorem+0xb0>
 8003bd2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003bd6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003bda:	b92a      	cbnz	r2, 8003be8 <quorem+0xf4>
 8003bdc:	3b04      	subs	r3, #4
 8003bde:	429e      	cmp	r6, r3
 8003be0:	461a      	mov	r2, r3
 8003be2:	d30b      	bcc.n	8003bfc <quorem+0x108>
 8003be4:	f8c8 4010 	str.w	r4, [r8, #16]
 8003be8:	4628      	mov	r0, r5
 8003bea:	b003      	add	sp, #12
 8003bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bf0:	6812      	ldr	r2, [r2, #0]
 8003bf2:	3b04      	subs	r3, #4
 8003bf4:	2a00      	cmp	r2, #0
 8003bf6:	d1ca      	bne.n	8003b8e <quorem+0x9a>
 8003bf8:	3c01      	subs	r4, #1
 8003bfa:	e7c5      	b.n	8003b88 <quorem+0x94>
 8003bfc:	6812      	ldr	r2, [r2, #0]
 8003bfe:	3b04      	subs	r3, #4
 8003c00:	2a00      	cmp	r2, #0
 8003c02:	d1ef      	bne.n	8003be4 <quorem+0xf0>
 8003c04:	3c01      	subs	r4, #1
 8003c06:	e7ea      	b.n	8003bde <quorem+0xea>
 8003c08:	2000      	movs	r0, #0
 8003c0a:	e7ee      	b.n	8003bea <quorem+0xf6>
 8003c0c:	0000      	movs	r0, r0
	...

08003c10 <_dtoa_r>:
 8003c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c14:	ec57 6b10 	vmov	r6, r7, d0
 8003c18:	b097      	sub	sp, #92	; 0x5c
 8003c1a:	e9cd 6700 	strd	r6, r7, [sp]
 8003c1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003c20:	9107      	str	r1, [sp, #28]
 8003c22:	4604      	mov	r4, r0
 8003c24:	920a      	str	r2, [sp, #40]	; 0x28
 8003c26:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c28:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8003c2a:	b93e      	cbnz	r6, 8003c3c <_dtoa_r+0x2c>
 8003c2c:	2010      	movs	r0, #16
 8003c2e:	f000 ffab 	bl	8004b88 <malloc>
 8003c32:	6260      	str	r0, [r4, #36]	; 0x24
 8003c34:	6046      	str	r6, [r0, #4]
 8003c36:	6086      	str	r6, [r0, #8]
 8003c38:	6006      	str	r6, [r0, #0]
 8003c3a:	60c6      	str	r6, [r0, #12]
 8003c3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c3e:	6819      	ldr	r1, [r3, #0]
 8003c40:	b151      	cbz	r1, 8003c58 <_dtoa_r+0x48>
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	604a      	str	r2, [r1, #4]
 8003c46:	2301      	movs	r3, #1
 8003c48:	4093      	lsls	r3, r2
 8003c4a:	608b      	str	r3, [r1, #8]
 8003c4c:	4620      	mov	r0, r4
 8003c4e:	f000 ffea 	bl	8004c26 <_Bfree>
 8003c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	9b01      	ldr	r3, [sp, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	bfbf      	itttt	lt
 8003c5e:	2301      	movlt	r3, #1
 8003c60:	602b      	strlt	r3, [r5, #0]
 8003c62:	9b01      	ldrlt	r3, [sp, #4]
 8003c64:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003c68:	bfb2      	itee	lt
 8003c6a:	9301      	strlt	r3, [sp, #4]
 8003c6c:	2300      	movge	r3, #0
 8003c6e:	602b      	strge	r3, [r5, #0]
 8003c70:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003c74:	4ba8      	ldr	r3, [pc, #672]	; (8003f18 <_dtoa_r+0x308>)
 8003c76:	ea33 0308 	bics.w	r3, r3, r8
 8003c7a:	d11b      	bne.n	8003cb4 <_dtoa_r+0xa4>
 8003c7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003c7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	9b00      	ldr	r3, [sp, #0]
 8003c86:	b923      	cbnz	r3, 8003c92 <_dtoa_r+0x82>
 8003c88:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	f000 8578 	beq.w	8004782 <_dtoa_r+0xb72>
 8003c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c94:	b953      	cbnz	r3, 8003cac <_dtoa_r+0x9c>
 8003c96:	4ba1      	ldr	r3, [pc, #644]	; (8003f1c <_dtoa_r+0x30c>)
 8003c98:	e021      	b.n	8003cde <_dtoa_r+0xce>
 8003c9a:	4ba1      	ldr	r3, [pc, #644]	; (8003f20 <_dtoa_r+0x310>)
 8003c9c:	9302      	str	r3, [sp, #8]
 8003c9e:	3308      	adds	r3, #8
 8003ca0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	9802      	ldr	r0, [sp, #8]
 8003ca6:	b017      	add	sp, #92	; 0x5c
 8003ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cac:	4b9b      	ldr	r3, [pc, #620]	; (8003f1c <_dtoa_r+0x30c>)
 8003cae:	9302      	str	r3, [sp, #8]
 8003cb0:	3303      	adds	r3, #3
 8003cb2:	e7f5      	b.n	8003ca0 <_dtoa_r+0x90>
 8003cb4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	2300      	movs	r3, #0
 8003cbc:	4630      	mov	r0, r6
 8003cbe:	4639      	mov	r1, r7
 8003cc0:	f7fc fefe 	bl	8000ac0 <__aeabi_dcmpeq>
 8003cc4:	4681      	mov	r9, r0
 8003cc6:	b160      	cbz	r0, 8003ce2 <_dtoa_r+0xd2>
 8003cc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003cca:	2301      	movs	r3, #1
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 8553 	beq.w	800477c <_dtoa_r+0xb6c>
 8003cd6:	4b93      	ldr	r3, [pc, #588]	; (8003f24 <_dtoa_r+0x314>)
 8003cd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003cda:	6013      	str	r3, [r2, #0]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	9302      	str	r3, [sp, #8]
 8003ce0:	e7e0      	b.n	8003ca4 <_dtoa_r+0x94>
 8003ce2:	aa14      	add	r2, sp, #80	; 0x50
 8003ce4:	a915      	add	r1, sp, #84	; 0x54
 8003ce6:	ec47 6b10 	vmov	d0, r6, r7
 8003cea:	4620      	mov	r0, r4
 8003cec:	f001 f9e9 	bl	80050c2 <__d2b>
 8003cf0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003cf4:	4682      	mov	sl, r0
 8003cf6:	2d00      	cmp	r5, #0
 8003cf8:	d07e      	beq.n	8003df8 <_dtoa_r+0x1e8>
 8003cfa:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003cfe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003d02:	4630      	mov	r0, r6
 8003d04:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003d08:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003d0c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8003d10:	2200      	movs	r2, #0
 8003d12:	4b85      	ldr	r3, [pc, #532]	; (8003f28 <_dtoa_r+0x318>)
 8003d14:	f7fc fab8 	bl	8000288 <__aeabi_dsub>
 8003d18:	a379      	add	r3, pc, #484	; (adr r3, 8003f00 <_dtoa_r+0x2f0>)
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	f7fc fc67 	bl	80005f0 <__aeabi_dmul>
 8003d22:	a379      	add	r3, pc, #484	; (adr r3, 8003f08 <_dtoa_r+0x2f8>)
 8003d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d28:	f7fc fab0 	bl	800028c <__adddf3>
 8003d2c:	4606      	mov	r6, r0
 8003d2e:	4628      	mov	r0, r5
 8003d30:	460f      	mov	r7, r1
 8003d32:	f7fc fbf7 	bl	8000524 <__aeabi_i2d>
 8003d36:	a376      	add	r3, pc, #472	; (adr r3, 8003f10 <_dtoa_r+0x300>)
 8003d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3c:	f7fc fc58 	bl	80005f0 <__aeabi_dmul>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4630      	mov	r0, r6
 8003d46:	4639      	mov	r1, r7
 8003d48:	f7fc faa0 	bl	800028c <__adddf3>
 8003d4c:	4606      	mov	r6, r0
 8003d4e:	460f      	mov	r7, r1
 8003d50:	f7fc fefe 	bl	8000b50 <__aeabi_d2iz>
 8003d54:	2200      	movs	r2, #0
 8003d56:	4683      	mov	fp, r0
 8003d58:	2300      	movs	r3, #0
 8003d5a:	4630      	mov	r0, r6
 8003d5c:	4639      	mov	r1, r7
 8003d5e:	f7fc feb9 	bl	8000ad4 <__aeabi_dcmplt>
 8003d62:	b158      	cbz	r0, 8003d7c <_dtoa_r+0x16c>
 8003d64:	4658      	mov	r0, fp
 8003d66:	f7fc fbdd 	bl	8000524 <__aeabi_i2d>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	4630      	mov	r0, r6
 8003d70:	4639      	mov	r1, r7
 8003d72:	f7fc fea5 	bl	8000ac0 <__aeabi_dcmpeq>
 8003d76:	b908      	cbnz	r0, 8003d7c <_dtoa_r+0x16c>
 8003d78:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003d7c:	f1bb 0f16 	cmp.w	fp, #22
 8003d80:	d859      	bhi.n	8003e36 <_dtoa_r+0x226>
 8003d82:	496a      	ldr	r1, [pc, #424]	; (8003f2c <_dtoa_r+0x31c>)
 8003d84:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003d88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d90:	f7fc febe 	bl	8000b10 <__aeabi_dcmpgt>
 8003d94:	2800      	cmp	r0, #0
 8003d96:	d050      	beq.n	8003e3a <_dtoa_r+0x22a>
 8003d98:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	930e      	str	r3, [sp, #56]	; 0x38
 8003da0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003da2:	1b5d      	subs	r5, r3, r5
 8003da4:	1e6b      	subs	r3, r5, #1
 8003da6:	9306      	str	r3, [sp, #24]
 8003da8:	bf45      	ittet	mi
 8003daa:	f1c5 0301 	rsbmi	r3, r5, #1
 8003dae:	9305      	strmi	r3, [sp, #20]
 8003db0:	2300      	movpl	r3, #0
 8003db2:	2300      	movmi	r3, #0
 8003db4:	bf4c      	ite	mi
 8003db6:	9306      	strmi	r3, [sp, #24]
 8003db8:	9305      	strpl	r3, [sp, #20]
 8003dba:	f1bb 0f00 	cmp.w	fp, #0
 8003dbe:	db3e      	blt.n	8003e3e <_dtoa_r+0x22e>
 8003dc0:	9b06      	ldr	r3, [sp, #24]
 8003dc2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003dc6:	445b      	add	r3, fp
 8003dc8:	9306      	str	r3, [sp, #24]
 8003dca:	2300      	movs	r3, #0
 8003dcc:	9308      	str	r3, [sp, #32]
 8003dce:	9b07      	ldr	r3, [sp, #28]
 8003dd0:	2b09      	cmp	r3, #9
 8003dd2:	f200 80af 	bhi.w	8003f34 <_dtoa_r+0x324>
 8003dd6:	2b05      	cmp	r3, #5
 8003dd8:	bfc4      	itt	gt
 8003dda:	3b04      	subgt	r3, #4
 8003ddc:	9307      	strgt	r3, [sp, #28]
 8003dde:	9b07      	ldr	r3, [sp, #28]
 8003de0:	f1a3 0302 	sub.w	r3, r3, #2
 8003de4:	bfcc      	ite	gt
 8003de6:	2600      	movgt	r6, #0
 8003de8:	2601      	movle	r6, #1
 8003dea:	2b03      	cmp	r3, #3
 8003dec:	f200 80ae 	bhi.w	8003f4c <_dtoa_r+0x33c>
 8003df0:	e8df f003 	tbb	[pc, r3]
 8003df4:	772f8482 	.word	0x772f8482
 8003df8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003dfa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003dfc:	441d      	add	r5, r3
 8003dfe:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	dd11      	ble.n	8003e2a <_dtoa_r+0x21a>
 8003e06:	9a00      	ldr	r2, [sp, #0]
 8003e08:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003e0c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003e10:	fa22 f000 	lsr.w	r0, r2, r0
 8003e14:	fa08 f303 	lsl.w	r3, r8, r3
 8003e18:	4318      	orrs	r0, r3
 8003e1a:	f7fc fb73 	bl	8000504 <__aeabi_ui2d>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003e24:	3d01      	subs	r5, #1
 8003e26:	9312      	str	r3, [sp, #72]	; 0x48
 8003e28:	e772      	b.n	8003d10 <_dtoa_r+0x100>
 8003e2a:	f1c3 0020 	rsb	r0, r3, #32
 8003e2e:	9b00      	ldr	r3, [sp, #0]
 8003e30:	fa03 f000 	lsl.w	r0, r3, r0
 8003e34:	e7f1      	b.n	8003e1a <_dtoa_r+0x20a>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e7b1      	b.n	8003d9e <_dtoa_r+0x18e>
 8003e3a:	900e      	str	r0, [sp, #56]	; 0x38
 8003e3c:	e7b0      	b.n	8003da0 <_dtoa_r+0x190>
 8003e3e:	9b05      	ldr	r3, [sp, #20]
 8003e40:	eba3 030b 	sub.w	r3, r3, fp
 8003e44:	9305      	str	r3, [sp, #20]
 8003e46:	f1cb 0300 	rsb	r3, fp, #0
 8003e4a:	9308      	str	r3, [sp, #32]
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e50:	e7bd      	b.n	8003dce <_dtoa_r+0x1be>
 8003e52:	2301      	movs	r3, #1
 8003e54:	9309      	str	r3, [sp, #36]	; 0x24
 8003e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	dd7a      	ble.n	8003f52 <_dtoa_r+0x342>
 8003e5c:	9304      	str	r3, [sp, #16]
 8003e5e:	9303      	str	r3, [sp, #12]
 8003e60:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003e62:	2200      	movs	r2, #0
 8003e64:	606a      	str	r2, [r5, #4]
 8003e66:	2104      	movs	r1, #4
 8003e68:	f101 0214 	add.w	r2, r1, #20
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d975      	bls.n	8003f5c <_dtoa_r+0x34c>
 8003e70:	6869      	ldr	r1, [r5, #4]
 8003e72:	4620      	mov	r0, r4
 8003e74:	f000 fea3 	bl	8004bbe <_Balloc>
 8003e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e7a:	6028      	str	r0, [r5, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	9302      	str	r3, [sp, #8]
 8003e80:	9b03      	ldr	r3, [sp, #12]
 8003e82:	2b0e      	cmp	r3, #14
 8003e84:	f200 80e5 	bhi.w	8004052 <_dtoa_r+0x442>
 8003e88:	2e00      	cmp	r6, #0
 8003e8a:	f000 80e2 	beq.w	8004052 <_dtoa_r+0x442>
 8003e8e:	ed9d 7b00 	vldr	d7, [sp]
 8003e92:	f1bb 0f00 	cmp.w	fp, #0
 8003e96:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8003e9a:	dd74      	ble.n	8003f86 <_dtoa_r+0x376>
 8003e9c:	4a23      	ldr	r2, [pc, #140]	; (8003f2c <_dtoa_r+0x31c>)
 8003e9e:	f00b 030f 	and.w	r3, fp, #15
 8003ea2:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003ea6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003eaa:	06f0      	lsls	r0, r6, #27
 8003eac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003eb0:	d559      	bpl.n	8003f66 <_dtoa_r+0x356>
 8003eb2:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <_dtoa_r+0x320>)
 8003eb4:	ec51 0b17 	vmov	r0, r1, d7
 8003eb8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ebc:	f7fc fcc2 	bl	8000844 <__aeabi_ddiv>
 8003ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8003ec4:	f006 060f 	and.w	r6, r6, #15
 8003ec8:	2503      	movs	r5, #3
 8003eca:	4f19      	ldr	r7, [pc, #100]	; (8003f30 <_dtoa_r+0x320>)
 8003ecc:	2e00      	cmp	r6, #0
 8003ece:	d14c      	bne.n	8003f6a <_dtoa_r+0x35a>
 8003ed0:	4642      	mov	r2, r8
 8003ed2:	464b      	mov	r3, r9
 8003ed4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ed8:	f7fc fcb4 	bl	8000844 <__aeabi_ddiv>
 8003edc:	e9cd 0100 	strd	r0, r1, [sp]
 8003ee0:	e06a      	b.n	8003fb8 <_dtoa_r+0x3a8>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ee8:	445b      	add	r3, fp
 8003eea:	9304      	str	r3, [sp, #16]
 8003eec:	3301      	adds	r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	9303      	str	r3, [sp, #12]
 8003ef2:	bfb8      	it	lt
 8003ef4:	2301      	movlt	r3, #1
 8003ef6:	e7b3      	b.n	8003e60 <_dtoa_r+0x250>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	e7ab      	b.n	8003e54 <_dtoa_r+0x244>
 8003efc:	2300      	movs	r3, #0
 8003efe:	e7f1      	b.n	8003ee4 <_dtoa_r+0x2d4>
 8003f00:	636f4361 	.word	0x636f4361
 8003f04:	3fd287a7 	.word	0x3fd287a7
 8003f08:	8b60c8b3 	.word	0x8b60c8b3
 8003f0c:	3fc68a28 	.word	0x3fc68a28
 8003f10:	509f79fb 	.word	0x509f79fb
 8003f14:	3fd34413 	.word	0x3fd34413
 8003f18:	7ff00000 	.word	0x7ff00000
 8003f1c:	08005885 	.word	0x08005885
 8003f20:	0800587c 	.word	0x0800587c
 8003f24:	08005859 	.word	0x08005859
 8003f28:	3ff80000 	.word	0x3ff80000
 8003f2c:	08005918 	.word	0x08005918
 8003f30:	080058f0 	.word	0x080058f0
 8003f34:	2601      	movs	r6, #1
 8003f36:	2300      	movs	r3, #0
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	9609      	str	r6, [sp, #36]	; 0x24
 8003f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f40:	9304      	str	r3, [sp, #16]
 8003f42:	9303      	str	r3, [sp, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	2312      	movs	r3, #18
 8003f48:	920a      	str	r2, [sp, #40]	; 0x28
 8003f4a:	e789      	b.n	8003e60 <_dtoa_r+0x250>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8003f50:	e7f4      	b.n	8003f3c <_dtoa_r+0x32c>
 8003f52:	2301      	movs	r3, #1
 8003f54:	9304      	str	r3, [sp, #16]
 8003f56:	9303      	str	r3, [sp, #12]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	e7f5      	b.n	8003f48 <_dtoa_r+0x338>
 8003f5c:	686a      	ldr	r2, [r5, #4]
 8003f5e:	3201      	adds	r2, #1
 8003f60:	606a      	str	r2, [r5, #4]
 8003f62:	0049      	lsls	r1, r1, #1
 8003f64:	e780      	b.n	8003e68 <_dtoa_r+0x258>
 8003f66:	2502      	movs	r5, #2
 8003f68:	e7af      	b.n	8003eca <_dtoa_r+0x2ba>
 8003f6a:	07f1      	lsls	r1, r6, #31
 8003f6c:	d508      	bpl.n	8003f80 <_dtoa_r+0x370>
 8003f6e:	4640      	mov	r0, r8
 8003f70:	4649      	mov	r1, r9
 8003f72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f76:	f7fc fb3b 	bl	80005f0 <__aeabi_dmul>
 8003f7a:	3501      	adds	r5, #1
 8003f7c:	4680      	mov	r8, r0
 8003f7e:	4689      	mov	r9, r1
 8003f80:	1076      	asrs	r6, r6, #1
 8003f82:	3708      	adds	r7, #8
 8003f84:	e7a2      	b.n	8003ecc <_dtoa_r+0x2bc>
 8003f86:	f000 809d 	beq.w	80040c4 <_dtoa_r+0x4b4>
 8003f8a:	f1cb 0600 	rsb	r6, fp, #0
 8003f8e:	4b9f      	ldr	r3, [pc, #636]	; (800420c <_dtoa_r+0x5fc>)
 8003f90:	4f9f      	ldr	r7, [pc, #636]	; (8004210 <_dtoa_r+0x600>)
 8003f92:	f006 020f 	and.w	r2, r6, #15
 8003f96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003fa2:	f7fc fb25 	bl	80005f0 <__aeabi_dmul>
 8003fa6:	e9cd 0100 	strd	r0, r1, [sp]
 8003faa:	1136      	asrs	r6, r6, #4
 8003fac:	2300      	movs	r3, #0
 8003fae:	2502      	movs	r5, #2
 8003fb0:	2e00      	cmp	r6, #0
 8003fb2:	d17c      	bne.n	80040ae <_dtoa_r+0x49e>
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d191      	bne.n	8003edc <_dtoa_r+0x2cc>
 8003fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 8084 	beq.w	80040c8 <_dtoa_r+0x4b8>
 8003fc0:	e9dd 8900 	ldrd	r8, r9, [sp]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	4b93      	ldr	r3, [pc, #588]	; (8004214 <_dtoa_r+0x604>)
 8003fc8:	4640      	mov	r0, r8
 8003fca:	4649      	mov	r1, r9
 8003fcc:	f7fc fd82 	bl	8000ad4 <__aeabi_dcmplt>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	d079      	beq.n	80040c8 <_dtoa_r+0x4b8>
 8003fd4:	9b03      	ldr	r3, [sp, #12]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d076      	beq.n	80040c8 <_dtoa_r+0x4b8>
 8003fda:	9b04      	ldr	r3, [sp, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	dd34      	ble.n	800404a <_dtoa_r+0x43a>
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	4b8d      	ldr	r3, [pc, #564]	; (8004218 <_dtoa_r+0x608>)
 8003fe4:	4640      	mov	r0, r8
 8003fe6:	4649      	mov	r1, r9
 8003fe8:	f7fc fb02 	bl	80005f0 <__aeabi_dmul>
 8003fec:	e9cd 0100 	strd	r0, r1, [sp]
 8003ff0:	9e04      	ldr	r6, [sp, #16]
 8003ff2:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003ff6:	3501      	adds	r5, #1
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	f7fc fa93 	bl	8000524 <__aeabi_i2d>
 8003ffe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004002:	f7fc faf5 	bl	80005f0 <__aeabi_dmul>
 8004006:	2200      	movs	r2, #0
 8004008:	4b84      	ldr	r3, [pc, #528]	; (800421c <_dtoa_r+0x60c>)
 800400a:	f7fc f93f 	bl	800028c <__adddf3>
 800400e:	4680      	mov	r8, r0
 8004010:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8004014:	2e00      	cmp	r6, #0
 8004016:	d15a      	bne.n	80040ce <_dtoa_r+0x4be>
 8004018:	2200      	movs	r2, #0
 800401a:	4b81      	ldr	r3, [pc, #516]	; (8004220 <_dtoa_r+0x610>)
 800401c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004020:	f7fc f932 	bl	8000288 <__aeabi_dsub>
 8004024:	4642      	mov	r2, r8
 8004026:	464b      	mov	r3, r9
 8004028:	e9cd 0100 	strd	r0, r1, [sp]
 800402c:	f7fc fd70 	bl	8000b10 <__aeabi_dcmpgt>
 8004030:	2800      	cmp	r0, #0
 8004032:	f040 829b 	bne.w	800456c <_dtoa_r+0x95c>
 8004036:	4642      	mov	r2, r8
 8004038:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800403c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004040:	f7fc fd48 	bl	8000ad4 <__aeabi_dcmplt>
 8004044:	2800      	cmp	r0, #0
 8004046:	f040 828f 	bne.w	8004568 <_dtoa_r+0x958>
 800404a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800404e:	e9cd 2300 	strd	r2, r3, [sp]
 8004052:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004054:	2b00      	cmp	r3, #0
 8004056:	f2c0 8150 	blt.w	80042fa <_dtoa_r+0x6ea>
 800405a:	f1bb 0f0e 	cmp.w	fp, #14
 800405e:	f300 814c 	bgt.w	80042fa <_dtoa_r+0x6ea>
 8004062:	4b6a      	ldr	r3, [pc, #424]	; (800420c <_dtoa_r+0x5fc>)
 8004064:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004068:	e9d3 8900 	ldrd	r8, r9, [r3]
 800406c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800406e:	2b00      	cmp	r3, #0
 8004070:	f280 80da 	bge.w	8004228 <_dtoa_r+0x618>
 8004074:	9b03      	ldr	r3, [sp, #12]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f300 80d6 	bgt.w	8004228 <_dtoa_r+0x618>
 800407c:	f040 8273 	bne.w	8004566 <_dtoa_r+0x956>
 8004080:	2200      	movs	r2, #0
 8004082:	4b67      	ldr	r3, [pc, #412]	; (8004220 <_dtoa_r+0x610>)
 8004084:	4640      	mov	r0, r8
 8004086:	4649      	mov	r1, r9
 8004088:	f7fc fab2 	bl	80005f0 <__aeabi_dmul>
 800408c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004090:	f7fc fd34 	bl	8000afc <__aeabi_dcmpge>
 8004094:	9e03      	ldr	r6, [sp, #12]
 8004096:	4637      	mov	r7, r6
 8004098:	2800      	cmp	r0, #0
 800409a:	f040 824a 	bne.w	8004532 <_dtoa_r+0x922>
 800409e:	9b02      	ldr	r3, [sp, #8]
 80040a0:	9a02      	ldr	r2, [sp, #8]
 80040a2:	1c5d      	adds	r5, r3, #1
 80040a4:	2331      	movs	r3, #49	; 0x31
 80040a6:	7013      	strb	r3, [r2, #0]
 80040a8:	f10b 0b01 	add.w	fp, fp, #1
 80040ac:	e245      	b.n	800453a <_dtoa_r+0x92a>
 80040ae:	07f2      	lsls	r2, r6, #31
 80040b0:	d505      	bpl.n	80040be <_dtoa_r+0x4ae>
 80040b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040b6:	f7fc fa9b 	bl	80005f0 <__aeabi_dmul>
 80040ba:	3501      	adds	r5, #1
 80040bc:	2301      	movs	r3, #1
 80040be:	1076      	asrs	r6, r6, #1
 80040c0:	3708      	adds	r7, #8
 80040c2:	e775      	b.n	8003fb0 <_dtoa_r+0x3a0>
 80040c4:	2502      	movs	r5, #2
 80040c6:	e777      	b.n	8003fb8 <_dtoa_r+0x3a8>
 80040c8:	465f      	mov	r7, fp
 80040ca:	9e03      	ldr	r6, [sp, #12]
 80040cc:	e794      	b.n	8003ff8 <_dtoa_r+0x3e8>
 80040ce:	9a02      	ldr	r2, [sp, #8]
 80040d0:	4b4e      	ldr	r3, [pc, #312]	; (800420c <_dtoa_r+0x5fc>)
 80040d2:	4432      	add	r2, r6
 80040d4:	9213      	str	r2, [sp, #76]	; 0x4c
 80040d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040d8:	1e71      	subs	r1, r6, #1
 80040da:	2a00      	cmp	r2, #0
 80040dc:	d048      	beq.n	8004170 <_dtoa_r+0x560>
 80040de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80040e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e6:	2000      	movs	r0, #0
 80040e8:	494e      	ldr	r1, [pc, #312]	; (8004224 <_dtoa_r+0x614>)
 80040ea:	f7fc fbab 	bl	8000844 <__aeabi_ddiv>
 80040ee:	4642      	mov	r2, r8
 80040f0:	464b      	mov	r3, r9
 80040f2:	f7fc f8c9 	bl	8000288 <__aeabi_dsub>
 80040f6:	9d02      	ldr	r5, [sp, #8]
 80040f8:	4680      	mov	r8, r0
 80040fa:	4689      	mov	r9, r1
 80040fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004100:	f7fc fd26 	bl	8000b50 <__aeabi_d2iz>
 8004104:	4606      	mov	r6, r0
 8004106:	f7fc fa0d 	bl	8000524 <__aeabi_i2d>
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004112:	f7fc f8b9 	bl	8000288 <__aeabi_dsub>
 8004116:	3630      	adds	r6, #48	; 0x30
 8004118:	f805 6b01 	strb.w	r6, [r5], #1
 800411c:	4642      	mov	r2, r8
 800411e:	464b      	mov	r3, r9
 8004120:	e9cd 0100 	strd	r0, r1, [sp]
 8004124:	f7fc fcd6 	bl	8000ad4 <__aeabi_dcmplt>
 8004128:	2800      	cmp	r0, #0
 800412a:	d165      	bne.n	80041f8 <_dtoa_r+0x5e8>
 800412c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004130:	2000      	movs	r0, #0
 8004132:	4938      	ldr	r1, [pc, #224]	; (8004214 <_dtoa_r+0x604>)
 8004134:	f7fc f8a8 	bl	8000288 <__aeabi_dsub>
 8004138:	4642      	mov	r2, r8
 800413a:	464b      	mov	r3, r9
 800413c:	f7fc fcca 	bl	8000ad4 <__aeabi_dcmplt>
 8004140:	2800      	cmp	r0, #0
 8004142:	f040 80ba 	bne.w	80042ba <_dtoa_r+0x6aa>
 8004146:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004148:	429d      	cmp	r5, r3
 800414a:	f43f af7e 	beq.w	800404a <_dtoa_r+0x43a>
 800414e:	2200      	movs	r2, #0
 8004150:	4b31      	ldr	r3, [pc, #196]	; (8004218 <_dtoa_r+0x608>)
 8004152:	4640      	mov	r0, r8
 8004154:	4649      	mov	r1, r9
 8004156:	f7fc fa4b 	bl	80005f0 <__aeabi_dmul>
 800415a:	2200      	movs	r2, #0
 800415c:	4680      	mov	r8, r0
 800415e:	4689      	mov	r9, r1
 8004160:	4b2d      	ldr	r3, [pc, #180]	; (8004218 <_dtoa_r+0x608>)
 8004162:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004166:	f7fc fa43 	bl	80005f0 <__aeabi_dmul>
 800416a:	e9cd 0100 	strd	r0, r1, [sp]
 800416e:	e7c5      	b.n	80040fc <_dtoa_r+0x4ec>
 8004170:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004174:	4642      	mov	r2, r8
 8004176:	464b      	mov	r3, r9
 8004178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800417c:	f7fc fa38 	bl	80005f0 <__aeabi_dmul>
 8004180:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004184:	9d02      	ldr	r5, [sp, #8]
 8004186:	e9dd 0100 	ldrd	r0, r1, [sp]
 800418a:	f7fc fce1 	bl	8000b50 <__aeabi_d2iz>
 800418e:	4606      	mov	r6, r0
 8004190:	f7fc f9c8 	bl	8000524 <__aeabi_i2d>
 8004194:	3630      	adds	r6, #48	; 0x30
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800419e:	f7fc f873 	bl	8000288 <__aeabi_dsub>
 80041a2:	f805 6b01 	strb.w	r6, [r5], #1
 80041a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80041a8:	42ab      	cmp	r3, r5
 80041aa:	4680      	mov	r8, r0
 80041ac:	4689      	mov	r9, r1
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	d125      	bne.n	8004200 <_dtoa_r+0x5f0>
 80041b4:	4b1b      	ldr	r3, [pc, #108]	; (8004224 <_dtoa_r+0x614>)
 80041b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80041ba:	f7fc f867 	bl	800028c <__adddf3>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4640      	mov	r0, r8
 80041c4:	4649      	mov	r1, r9
 80041c6:	f7fc fca3 	bl	8000b10 <__aeabi_dcmpgt>
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d175      	bne.n	80042ba <_dtoa_r+0x6aa>
 80041ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80041d2:	2000      	movs	r0, #0
 80041d4:	4913      	ldr	r1, [pc, #76]	; (8004224 <_dtoa_r+0x614>)
 80041d6:	f7fc f857 	bl	8000288 <__aeabi_dsub>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4640      	mov	r0, r8
 80041e0:	4649      	mov	r1, r9
 80041e2:	f7fc fc77 	bl	8000ad4 <__aeabi_dcmplt>
 80041e6:	2800      	cmp	r0, #0
 80041e8:	f43f af2f 	beq.w	800404a <_dtoa_r+0x43a>
 80041ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80041f0:	2b30      	cmp	r3, #48	; 0x30
 80041f2:	f105 32ff 	add.w	r2, r5, #4294967295
 80041f6:	d001      	beq.n	80041fc <_dtoa_r+0x5ec>
 80041f8:	46bb      	mov	fp, r7
 80041fa:	e04d      	b.n	8004298 <_dtoa_r+0x688>
 80041fc:	4615      	mov	r5, r2
 80041fe:	e7f5      	b.n	80041ec <_dtoa_r+0x5dc>
 8004200:	4b05      	ldr	r3, [pc, #20]	; (8004218 <_dtoa_r+0x608>)
 8004202:	f7fc f9f5 	bl	80005f0 <__aeabi_dmul>
 8004206:	e9cd 0100 	strd	r0, r1, [sp]
 800420a:	e7bc      	b.n	8004186 <_dtoa_r+0x576>
 800420c:	08005918 	.word	0x08005918
 8004210:	080058f0 	.word	0x080058f0
 8004214:	3ff00000 	.word	0x3ff00000
 8004218:	40240000 	.word	0x40240000
 800421c:	401c0000 	.word	0x401c0000
 8004220:	40140000 	.word	0x40140000
 8004224:	3fe00000 	.word	0x3fe00000
 8004228:	e9dd 6700 	ldrd	r6, r7, [sp]
 800422c:	9d02      	ldr	r5, [sp, #8]
 800422e:	4642      	mov	r2, r8
 8004230:	464b      	mov	r3, r9
 8004232:	4630      	mov	r0, r6
 8004234:	4639      	mov	r1, r7
 8004236:	f7fc fb05 	bl	8000844 <__aeabi_ddiv>
 800423a:	f7fc fc89 	bl	8000b50 <__aeabi_d2iz>
 800423e:	9000      	str	r0, [sp, #0]
 8004240:	f7fc f970 	bl	8000524 <__aeabi_i2d>
 8004244:	4642      	mov	r2, r8
 8004246:	464b      	mov	r3, r9
 8004248:	f7fc f9d2 	bl	80005f0 <__aeabi_dmul>
 800424c:	4602      	mov	r2, r0
 800424e:	460b      	mov	r3, r1
 8004250:	4630      	mov	r0, r6
 8004252:	4639      	mov	r1, r7
 8004254:	f7fc f818 	bl	8000288 <__aeabi_dsub>
 8004258:	9e00      	ldr	r6, [sp, #0]
 800425a:	9f03      	ldr	r7, [sp, #12]
 800425c:	3630      	adds	r6, #48	; 0x30
 800425e:	f805 6b01 	strb.w	r6, [r5], #1
 8004262:	9e02      	ldr	r6, [sp, #8]
 8004264:	1bae      	subs	r6, r5, r6
 8004266:	42b7      	cmp	r7, r6
 8004268:	4602      	mov	r2, r0
 800426a:	460b      	mov	r3, r1
 800426c:	d138      	bne.n	80042e0 <_dtoa_r+0x6d0>
 800426e:	f7fc f80d 	bl	800028c <__adddf3>
 8004272:	4606      	mov	r6, r0
 8004274:	460f      	mov	r7, r1
 8004276:	4602      	mov	r2, r0
 8004278:	460b      	mov	r3, r1
 800427a:	4640      	mov	r0, r8
 800427c:	4649      	mov	r1, r9
 800427e:	f7fc fc29 	bl	8000ad4 <__aeabi_dcmplt>
 8004282:	b9c8      	cbnz	r0, 80042b8 <_dtoa_r+0x6a8>
 8004284:	4632      	mov	r2, r6
 8004286:	463b      	mov	r3, r7
 8004288:	4640      	mov	r0, r8
 800428a:	4649      	mov	r1, r9
 800428c:	f7fc fc18 	bl	8000ac0 <__aeabi_dcmpeq>
 8004290:	b110      	cbz	r0, 8004298 <_dtoa_r+0x688>
 8004292:	9b00      	ldr	r3, [sp, #0]
 8004294:	07db      	lsls	r3, r3, #31
 8004296:	d40f      	bmi.n	80042b8 <_dtoa_r+0x6a8>
 8004298:	4651      	mov	r1, sl
 800429a:	4620      	mov	r0, r4
 800429c:	f000 fcc3 	bl	8004c26 <_Bfree>
 80042a0:	2300      	movs	r3, #0
 80042a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80042a4:	702b      	strb	r3, [r5, #0]
 80042a6:	f10b 0301 	add.w	r3, fp, #1
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f43f acf8 	beq.w	8003ca4 <_dtoa_r+0x94>
 80042b4:	601d      	str	r5, [r3, #0]
 80042b6:	e4f5      	b.n	8003ca4 <_dtoa_r+0x94>
 80042b8:	465f      	mov	r7, fp
 80042ba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80042be:	2a39      	cmp	r2, #57	; 0x39
 80042c0:	f105 33ff 	add.w	r3, r5, #4294967295
 80042c4:	d106      	bne.n	80042d4 <_dtoa_r+0x6c4>
 80042c6:	9a02      	ldr	r2, [sp, #8]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d107      	bne.n	80042dc <_dtoa_r+0x6cc>
 80042cc:	2330      	movs	r3, #48	; 0x30
 80042ce:	7013      	strb	r3, [r2, #0]
 80042d0:	3701      	adds	r7, #1
 80042d2:	4613      	mov	r3, r2
 80042d4:	781a      	ldrb	r2, [r3, #0]
 80042d6:	3201      	adds	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e78d      	b.n	80041f8 <_dtoa_r+0x5e8>
 80042dc:	461d      	mov	r5, r3
 80042de:	e7ec      	b.n	80042ba <_dtoa_r+0x6aa>
 80042e0:	2200      	movs	r2, #0
 80042e2:	4ba4      	ldr	r3, [pc, #656]	; (8004574 <_dtoa_r+0x964>)
 80042e4:	f7fc f984 	bl	80005f0 <__aeabi_dmul>
 80042e8:	2200      	movs	r2, #0
 80042ea:	2300      	movs	r3, #0
 80042ec:	4606      	mov	r6, r0
 80042ee:	460f      	mov	r7, r1
 80042f0:	f7fc fbe6 	bl	8000ac0 <__aeabi_dcmpeq>
 80042f4:	2800      	cmp	r0, #0
 80042f6:	d09a      	beq.n	800422e <_dtoa_r+0x61e>
 80042f8:	e7ce      	b.n	8004298 <_dtoa_r+0x688>
 80042fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042fc:	2a00      	cmp	r2, #0
 80042fe:	f000 80cd 	beq.w	800449c <_dtoa_r+0x88c>
 8004302:	9a07      	ldr	r2, [sp, #28]
 8004304:	2a01      	cmp	r2, #1
 8004306:	f300 80af 	bgt.w	8004468 <_dtoa_r+0x858>
 800430a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800430c:	2a00      	cmp	r2, #0
 800430e:	f000 80a7 	beq.w	8004460 <_dtoa_r+0x850>
 8004312:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004316:	9e08      	ldr	r6, [sp, #32]
 8004318:	9d05      	ldr	r5, [sp, #20]
 800431a:	9a05      	ldr	r2, [sp, #20]
 800431c:	441a      	add	r2, r3
 800431e:	9205      	str	r2, [sp, #20]
 8004320:	9a06      	ldr	r2, [sp, #24]
 8004322:	2101      	movs	r1, #1
 8004324:	441a      	add	r2, r3
 8004326:	4620      	mov	r0, r4
 8004328:	9206      	str	r2, [sp, #24]
 800432a:	f000 fd1c 	bl	8004d66 <__i2b>
 800432e:	4607      	mov	r7, r0
 8004330:	2d00      	cmp	r5, #0
 8004332:	dd0c      	ble.n	800434e <_dtoa_r+0x73e>
 8004334:	9b06      	ldr	r3, [sp, #24]
 8004336:	2b00      	cmp	r3, #0
 8004338:	dd09      	ble.n	800434e <_dtoa_r+0x73e>
 800433a:	42ab      	cmp	r3, r5
 800433c:	9a05      	ldr	r2, [sp, #20]
 800433e:	bfa8      	it	ge
 8004340:	462b      	movge	r3, r5
 8004342:	1ad2      	subs	r2, r2, r3
 8004344:	9205      	str	r2, [sp, #20]
 8004346:	9a06      	ldr	r2, [sp, #24]
 8004348:	1aed      	subs	r5, r5, r3
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	9306      	str	r3, [sp, #24]
 800434e:	9b08      	ldr	r3, [sp, #32]
 8004350:	b1f3      	cbz	r3, 8004390 <_dtoa_r+0x780>
 8004352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 80a5 	beq.w	80044a4 <_dtoa_r+0x894>
 800435a:	2e00      	cmp	r6, #0
 800435c:	dd10      	ble.n	8004380 <_dtoa_r+0x770>
 800435e:	4639      	mov	r1, r7
 8004360:	4632      	mov	r2, r6
 8004362:	4620      	mov	r0, r4
 8004364:	f000 fd96 	bl	8004e94 <__pow5mult>
 8004368:	4652      	mov	r2, sl
 800436a:	4601      	mov	r1, r0
 800436c:	4607      	mov	r7, r0
 800436e:	4620      	mov	r0, r4
 8004370:	f000 fd02 	bl	8004d78 <__multiply>
 8004374:	4651      	mov	r1, sl
 8004376:	4680      	mov	r8, r0
 8004378:	4620      	mov	r0, r4
 800437a:	f000 fc54 	bl	8004c26 <_Bfree>
 800437e:	46c2      	mov	sl, r8
 8004380:	9b08      	ldr	r3, [sp, #32]
 8004382:	1b9a      	subs	r2, r3, r6
 8004384:	d004      	beq.n	8004390 <_dtoa_r+0x780>
 8004386:	4651      	mov	r1, sl
 8004388:	4620      	mov	r0, r4
 800438a:	f000 fd83 	bl	8004e94 <__pow5mult>
 800438e:	4682      	mov	sl, r0
 8004390:	2101      	movs	r1, #1
 8004392:	4620      	mov	r0, r4
 8004394:	f000 fce7 	bl	8004d66 <__i2b>
 8004398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800439a:	2b00      	cmp	r3, #0
 800439c:	4606      	mov	r6, r0
 800439e:	f340 8083 	ble.w	80044a8 <_dtoa_r+0x898>
 80043a2:	461a      	mov	r2, r3
 80043a4:	4601      	mov	r1, r0
 80043a6:	4620      	mov	r0, r4
 80043a8:	f000 fd74 	bl	8004e94 <__pow5mult>
 80043ac:	9b07      	ldr	r3, [sp, #28]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	4606      	mov	r6, r0
 80043b2:	dd7c      	ble.n	80044ae <_dtoa_r+0x89e>
 80043b4:	f04f 0800 	mov.w	r8, #0
 80043b8:	6933      	ldr	r3, [r6, #16]
 80043ba:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80043be:	6918      	ldr	r0, [r3, #16]
 80043c0:	f000 fc83 	bl	8004cca <__hi0bits>
 80043c4:	f1c0 0020 	rsb	r0, r0, #32
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	4418      	add	r0, r3
 80043cc:	f010 001f 	ands.w	r0, r0, #31
 80043d0:	f000 8096 	beq.w	8004500 <_dtoa_r+0x8f0>
 80043d4:	f1c0 0320 	rsb	r3, r0, #32
 80043d8:	2b04      	cmp	r3, #4
 80043da:	f340 8087 	ble.w	80044ec <_dtoa_r+0x8dc>
 80043de:	9b05      	ldr	r3, [sp, #20]
 80043e0:	f1c0 001c 	rsb	r0, r0, #28
 80043e4:	4403      	add	r3, r0
 80043e6:	9305      	str	r3, [sp, #20]
 80043e8:	9b06      	ldr	r3, [sp, #24]
 80043ea:	4405      	add	r5, r0
 80043ec:	4403      	add	r3, r0
 80043ee:	9306      	str	r3, [sp, #24]
 80043f0:	9b05      	ldr	r3, [sp, #20]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	dd05      	ble.n	8004402 <_dtoa_r+0x7f2>
 80043f6:	4651      	mov	r1, sl
 80043f8:	461a      	mov	r2, r3
 80043fa:	4620      	mov	r0, r4
 80043fc:	f000 fd98 	bl	8004f30 <__lshift>
 8004400:	4682      	mov	sl, r0
 8004402:	9b06      	ldr	r3, [sp, #24]
 8004404:	2b00      	cmp	r3, #0
 8004406:	dd05      	ble.n	8004414 <_dtoa_r+0x804>
 8004408:	4631      	mov	r1, r6
 800440a:	461a      	mov	r2, r3
 800440c:	4620      	mov	r0, r4
 800440e:	f000 fd8f 	bl	8004f30 <__lshift>
 8004412:	4606      	mov	r6, r0
 8004414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004416:	2b00      	cmp	r3, #0
 8004418:	d074      	beq.n	8004504 <_dtoa_r+0x8f4>
 800441a:	4631      	mov	r1, r6
 800441c:	4650      	mov	r0, sl
 800441e:	f000 fdd8 	bl	8004fd2 <__mcmp>
 8004422:	2800      	cmp	r0, #0
 8004424:	da6e      	bge.n	8004504 <_dtoa_r+0x8f4>
 8004426:	2300      	movs	r3, #0
 8004428:	4651      	mov	r1, sl
 800442a:	220a      	movs	r2, #10
 800442c:	4620      	mov	r0, r4
 800442e:	f000 fc11 	bl	8004c54 <__multadd>
 8004432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004434:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004438:	4682      	mov	sl, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 81a8 	beq.w	8004790 <_dtoa_r+0xb80>
 8004440:	2300      	movs	r3, #0
 8004442:	4639      	mov	r1, r7
 8004444:	220a      	movs	r2, #10
 8004446:	4620      	mov	r0, r4
 8004448:	f000 fc04 	bl	8004c54 <__multadd>
 800444c:	9b04      	ldr	r3, [sp, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	4607      	mov	r7, r0
 8004452:	f300 80c8 	bgt.w	80045e6 <_dtoa_r+0x9d6>
 8004456:	9b07      	ldr	r3, [sp, #28]
 8004458:	2b02      	cmp	r3, #2
 800445a:	f340 80c4 	ble.w	80045e6 <_dtoa_r+0x9d6>
 800445e:	e059      	b.n	8004514 <_dtoa_r+0x904>
 8004460:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004462:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004466:	e756      	b.n	8004316 <_dtoa_r+0x706>
 8004468:	9b03      	ldr	r3, [sp, #12]
 800446a:	1e5e      	subs	r6, r3, #1
 800446c:	9b08      	ldr	r3, [sp, #32]
 800446e:	42b3      	cmp	r3, r6
 8004470:	bfbf      	itttt	lt
 8004472:	9b08      	ldrlt	r3, [sp, #32]
 8004474:	9608      	strlt	r6, [sp, #32]
 8004476:	1af2      	sublt	r2, r6, r3
 8004478:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800447a:	bfb6      	itet	lt
 800447c:	189b      	addlt	r3, r3, r2
 800447e:	1b9e      	subge	r6, r3, r6
 8004480:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004482:	9b03      	ldr	r3, [sp, #12]
 8004484:	bfb8      	it	lt
 8004486:	2600      	movlt	r6, #0
 8004488:	2b00      	cmp	r3, #0
 800448a:	bfb9      	ittee	lt
 800448c:	9b05      	ldrlt	r3, [sp, #20]
 800448e:	9a03      	ldrlt	r2, [sp, #12]
 8004490:	9d05      	ldrge	r5, [sp, #20]
 8004492:	9b03      	ldrge	r3, [sp, #12]
 8004494:	bfbc      	itt	lt
 8004496:	1a9d      	sublt	r5, r3, r2
 8004498:	2300      	movlt	r3, #0
 800449a:	e73e      	b.n	800431a <_dtoa_r+0x70a>
 800449c:	9e08      	ldr	r6, [sp, #32]
 800449e:	9d05      	ldr	r5, [sp, #20]
 80044a0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80044a2:	e745      	b.n	8004330 <_dtoa_r+0x720>
 80044a4:	9a08      	ldr	r2, [sp, #32]
 80044a6:	e76e      	b.n	8004386 <_dtoa_r+0x776>
 80044a8:	9b07      	ldr	r3, [sp, #28]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	dc19      	bgt.n	80044e2 <_dtoa_r+0x8d2>
 80044ae:	9b00      	ldr	r3, [sp, #0]
 80044b0:	b9bb      	cbnz	r3, 80044e2 <_dtoa_r+0x8d2>
 80044b2:	9b01      	ldr	r3, [sp, #4]
 80044b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044b8:	b99b      	cbnz	r3, 80044e2 <_dtoa_r+0x8d2>
 80044ba:	9b01      	ldr	r3, [sp, #4]
 80044bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044c0:	0d1b      	lsrs	r3, r3, #20
 80044c2:	051b      	lsls	r3, r3, #20
 80044c4:	b183      	cbz	r3, 80044e8 <_dtoa_r+0x8d8>
 80044c6:	9b05      	ldr	r3, [sp, #20]
 80044c8:	3301      	adds	r3, #1
 80044ca:	9305      	str	r3, [sp, #20]
 80044cc:	9b06      	ldr	r3, [sp, #24]
 80044ce:	3301      	adds	r3, #1
 80044d0:	9306      	str	r3, [sp, #24]
 80044d2:	f04f 0801 	mov.w	r8, #1
 80044d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f47f af6d 	bne.w	80043b8 <_dtoa_r+0x7a8>
 80044de:	2001      	movs	r0, #1
 80044e0:	e772      	b.n	80043c8 <_dtoa_r+0x7b8>
 80044e2:	f04f 0800 	mov.w	r8, #0
 80044e6:	e7f6      	b.n	80044d6 <_dtoa_r+0x8c6>
 80044e8:	4698      	mov	r8, r3
 80044ea:	e7f4      	b.n	80044d6 <_dtoa_r+0x8c6>
 80044ec:	d080      	beq.n	80043f0 <_dtoa_r+0x7e0>
 80044ee:	9a05      	ldr	r2, [sp, #20]
 80044f0:	331c      	adds	r3, #28
 80044f2:	441a      	add	r2, r3
 80044f4:	9205      	str	r2, [sp, #20]
 80044f6:	9a06      	ldr	r2, [sp, #24]
 80044f8:	441a      	add	r2, r3
 80044fa:	441d      	add	r5, r3
 80044fc:	4613      	mov	r3, r2
 80044fe:	e776      	b.n	80043ee <_dtoa_r+0x7de>
 8004500:	4603      	mov	r3, r0
 8004502:	e7f4      	b.n	80044ee <_dtoa_r+0x8de>
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	2b00      	cmp	r3, #0
 8004508:	dc36      	bgt.n	8004578 <_dtoa_r+0x968>
 800450a:	9b07      	ldr	r3, [sp, #28]
 800450c:	2b02      	cmp	r3, #2
 800450e:	dd33      	ble.n	8004578 <_dtoa_r+0x968>
 8004510:	9b03      	ldr	r3, [sp, #12]
 8004512:	9304      	str	r3, [sp, #16]
 8004514:	9b04      	ldr	r3, [sp, #16]
 8004516:	b963      	cbnz	r3, 8004532 <_dtoa_r+0x922>
 8004518:	4631      	mov	r1, r6
 800451a:	2205      	movs	r2, #5
 800451c:	4620      	mov	r0, r4
 800451e:	f000 fb99 	bl	8004c54 <__multadd>
 8004522:	4601      	mov	r1, r0
 8004524:	4606      	mov	r6, r0
 8004526:	4650      	mov	r0, sl
 8004528:	f000 fd53 	bl	8004fd2 <__mcmp>
 800452c:	2800      	cmp	r0, #0
 800452e:	f73f adb6 	bgt.w	800409e <_dtoa_r+0x48e>
 8004532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004534:	9d02      	ldr	r5, [sp, #8]
 8004536:	ea6f 0b03 	mvn.w	fp, r3
 800453a:	2300      	movs	r3, #0
 800453c:	9303      	str	r3, [sp, #12]
 800453e:	4631      	mov	r1, r6
 8004540:	4620      	mov	r0, r4
 8004542:	f000 fb70 	bl	8004c26 <_Bfree>
 8004546:	2f00      	cmp	r7, #0
 8004548:	f43f aea6 	beq.w	8004298 <_dtoa_r+0x688>
 800454c:	9b03      	ldr	r3, [sp, #12]
 800454e:	b12b      	cbz	r3, 800455c <_dtoa_r+0x94c>
 8004550:	42bb      	cmp	r3, r7
 8004552:	d003      	beq.n	800455c <_dtoa_r+0x94c>
 8004554:	4619      	mov	r1, r3
 8004556:	4620      	mov	r0, r4
 8004558:	f000 fb65 	bl	8004c26 <_Bfree>
 800455c:	4639      	mov	r1, r7
 800455e:	4620      	mov	r0, r4
 8004560:	f000 fb61 	bl	8004c26 <_Bfree>
 8004564:	e698      	b.n	8004298 <_dtoa_r+0x688>
 8004566:	2600      	movs	r6, #0
 8004568:	4637      	mov	r7, r6
 800456a:	e7e2      	b.n	8004532 <_dtoa_r+0x922>
 800456c:	46bb      	mov	fp, r7
 800456e:	4637      	mov	r7, r6
 8004570:	e595      	b.n	800409e <_dtoa_r+0x48e>
 8004572:	bf00      	nop
 8004574:	40240000 	.word	0x40240000
 8004578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800457a:	bb93      	cbnz	r3, 80045e2 <_dtoa_r+0x9d2>
 800457c:	9b03      	ldr	r3, [sp, #12]
 800457e:	9304      	str	r3, [sp, #16]
 8004580:	9d02      	ldr	r5, [sp, #8]
 8004582:	4631      	mov	r1, r6
 8004584:	4650      	mov	r0, sl
 8004586:	f7ff fab5 	bl	8003af4 <quorem>
 800458a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800458e:	f805 9b01 	strb.w	r9, [r5], #1
 8004592:	9b02      	ldr	r3, [sp, #8]
 8004594:	9a04      	ldr	r2, [sp, #16]
 8004596:	1aeb      	subs	r3, r5, r3
 8004598:	429a      	cmp	r2, r3
 800459a:	f300 80dc 	bgt.w	8004756 <_dtoa_r+0xb46>
 800459e:	9b02      	ldr	r3, [sp, #8]
 80045a0:	2a01      	cmp	r2, #1
 80045a2:	bfac      	ite	ge
 80045a4:	189b      	addge	r3, r3, r2
 80045a6:	3301      	addlt	r3, #1
 80045a8:	4698      	mov	r8, r3
 80045aa:	2300      	movs	r3, #0
 80045ac:	9303      	str	r3, [sp, #12]
 80045ae:	4651      	mov	r1, sl
 80045b0:	2201      	movs	r2, #1
 80045b2:	4620      	mov	r0, r4
 80045b4:	f000 fcbc 	bl	8004f30 <__lshift>
 80045b8:	4631      	mov	r1, r6
 80045ba:	4682      	mov	sl, r0
 80045bc:	f000 fd09 	bl	8004fd2 <__mcmp>
 80045c0:	2800      	cmp	r0, #0
 80045c2:	f300 808d 	bgt.w	80046e0 <_dtoa_r+0xad0>
 80045c6:	d103      	bne.n	80045d0 <_dtoa_r+0x9c0>
 80045c8:	f019 0f01 	tst.w	r9, #1
 80045cc:	f040 8088 	bne.w	80046e0 <_dtoa_r+0xad0>
 80045d0:	4645      	mov	r5, r8
 80045d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80045d6:	2b30      	cmp	r3, #48	; 0x30
 80045d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80045dc:	d1af      	bne.n	800453e <_dtoa_r+0x92e>
 80045de:	4615      	mov	r5, r2
 80045e0:	e7f7      	b.n	80045d2 <_dtoa_r+0x9c2>
 80045e2:	9b03      	ldr	r3, [sp, #12]
 80045e4:	9304      	str	r3, [sp, #16]
 80045e6:	2d00      	cmp	r5, #0
 80045e8:	dd05      	ble.n	80045f6 <_dtoa_r+0x9e6>
 80045ea:	4639      	mov	r1, r7
 80045ec:	462a      	mov	r2, r5
 80045ee:	4620      	mov	r0, r4
 80045f0:	f000 fc9e 	bl	8004f30 <__lshift>
 80045f4:	4607      	mov	r7, r0
 80045f6:	f1b8 0f00 	cmp.w	r8, #0
 80045fa:	d04c      	beq.n	8004696 <_dtoa_r+0xa86>
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	4620      	mov	r0, r4
 8004600:	f000 fadd 	bl	8004bbe <_Balloc>
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	3202      	adds	r2, #2
 8004608:	4605      	mov	r5, r0
 800460a:	0092      	lsls	r2, r2, #2
 800460c:	f107 010c 	add.w	r1, r7, #12
 8004610:	300c      	adds	r0, #12
 8004612:	f000 fac1 	bl	8004b98 <memcpy>
 8004616:	2201      	movs	r2, #1
 8004618:	4629      	mov	r1, r5
 800461a:	4620      	mov	r0, r4
 800461c:	f000 fc88 	bl	8004f30 <__lshift>
 8004620:	9b00      	ldr	r3, [sp, #0]
 8004622:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004626:	9703      	str	r7, [sp, #12]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	4607      	mov	r7, r0
 800462e:	9305      	str	r3, [sp, #20]
 8004630:	4631      	mov	r1, r6
 8004632:	4650      	mov	r0, sl
 8004634:	f7ff fa5e 	bl	8003af4 <quorem>
 8004638:	9903      	ldr	r1, [sp, #12]
 800463a:	4605      	mov	r5, r0
 800463c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004640:	4650      	mov	r0, sl
 8004642:	f000 fcc6 	bl	8004fd2 <__mcmp>
 8004646:	463a      	mov	r2, r7
 8004648:	9000      	str	r0, [sp, #0]
 800464a:	4631      	mov	r1, r6
 800464c:	4620      	mov	r0, r4
 800464e:	f000 fcda 	bl	8005006 <__mdiff>
 8004652:	68c3      	ldr	r3, [r0, #12]
 8004654:	4602      	mov	r2, r0
 8004656:	bb03      	cbnz	r3, 800469a <_dtoa_r+0xa8a>
 8004658:	4601      	mov	r1, r0
 800465a:	9006      	str	r0, [sp, #24]
 800465c:	4650      	mov	r0, sl
 800465e:	f000 fcb8 	bl	8004fd2 <__mcmp>
 8004662:	9a06      	ldr	r2, [sp, #24]
 8004664:	4603      	mov	r3, r0
 8004666:	4611      	mov	r1, r2
 8004668:	4620      	mov	r0, r4
 800466a:	9306      	str	r3, [sp, #24]
 800466c:	f000 fadb 	bl	8004c26 <_Bfree>
 8004670:	9b06      	ldr	r3, [sp, #24]
 8004672:	b9a3      	cbnz	r3, 800469e <_dtoa_r+0xa8e>
 8004674:	9a07      	ldr	r2, [sp, #28]
 8004676:	b992      	cbnz	r2, 800469e <_dtoa_r+0xa8e>
 8004678:	9a05      	ldr	r2, [sp, #20]
 800467a:	b982      	cbnz	r2, 800469e <_dtoa_r+0xa8e>
 800467c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004680:	d029      	beq.n	80046d6 <_dtoa_r+0xac6>
 8004682:	9b00      	ldr	r3, [sp, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	dd01      	ble.n	800468c <_dtoa_r+0xa7c>
 8004688:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800468c:	f108 0501 	add.w	r5, r8, #1
 8004690:	f888 9000 	strb.w	r9, [r8]
 8004694:	e753      	b.n	800453e <_dtoa_r+0x92e>
 8004696:	4638      	mov	r0, r7
 8004698:	e7c2      	b.n	8004620 <_dtoa_r+0xa10>
 800469a:	2301      	movs	r3, #1
 800469c:	e7e3      	b.n	8004666 <_dtoa_r+0xa56>
 800469e:	9a00      	ldr	r2, [sp, #0]
 80046a0:	2a00      	cmp	r2, #0
 80046a2:	db04      	blt.n	80046ae <_dtoa_r+0xa9e>
 80046a4:	d125      	bne.n	80046f2 <_dtoa_r+0xae2>
 80046a6:	9a07      	ldr	r2, [sp, #28]
 80046a8:	bb1a      	cbnz	r2, 80046f2 <_dtoa_r+0xae2>
 80046aa:	9a05      	ldr	r2, [sp, #20]
 80046ac:	bb0a      	cbnz	r2, 80046f2 <_dtoa_r+0xae2>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	ddec      	ble.n	800468c <_dtoa_r+0xa7c>
 80046b2:	4651      	mov	r1, sl
 80046b4:	2201      	movs	r2, #1
 80046b6:	4620      	mov	r0, r4
 80046b8:	f000 fc3a 	bl	8004f30 <__lshift>
 80046bc:	4631      	mov	r1, r6
 80046be:	4682      	mov	sl, r0
 80046c0:	f000 fc87 	bl	8004fd2 <__mcmp>
 80046c4:	2800      	cmp	r0, #0
 80046c6:	dc03      	bgt.n	80046d0 <_dtoa_r+0xac0>
 80046c8:	d1e0      	bne.n	800468c <_dtoa_r+0xa7c>
 80046ca:	f019 0f01 	tst.w	r9, #1
 80046ce:	d0dd      	beq.n	800468c <_dtoa_r+0xa7c>
 80046d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80046d4:	d1d8      	bne.n	8004688 <_dtoa_r+0xa78>
 80046d6:	2339      	movs	r3, #57	; 0x39
 80046d8:	f888 3000 	strb.w	r3, [r8]
 80046dc:	f108 0801 	add.w	r8, r8, #1
 80046e0:	4645      	mov	r5, r8
 80046e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80046e6:	2b39      	cmp	r3, #57	; 0x39
 80046e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80046ec:	d03b      	beq.n	8004766 <_dtoa_r+0xb56>
 80046ee:	3301      	adds	r3, #1
 80046f0:	e040      	b.n	8004774 <_dtoa_r+0xb64>
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f108 0501 	add.w	r5, r8, #1
 80046f8:	dd05      	ble.n	8004706 <_dtoa_r+0xaf6>
 80046fa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80046fe:	d0ea      	beq.n	80046d6 <_dtoa_r+0xac6>
 8004700:	f109 0901 	add.w	r9, r9, #1
 8004704:	e7c4      	b.n	8004690 <_dtoa_r+0xa80>
 8004706:	9b02      	ldr	r3, [sp, #8]
 8004708:	9a04      	ldr	r2, [sp, #16]
 800470a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800470e:	1aeb      	subs	r3, r5, r3
 8004710:	4293      	cmp	r3, r2
 8004712:	46a8      	mov	r8, r5
 8004714:	f43f af4b 	beq.w	80045ae <_dtoa_r+0x99e>
 8004718:	4651      	mov	r1, sl
 800471a:	2300      	movs	r3, #0
 800471c:	220a      	movs	r2, #10
 800471e:	4620      	mov	r0, r4
 8004720:	f000 fa98 	bl	8004c54 <__multadd>
 8004724:	9b03      	ldr	r3, [sp, #12]
 8004726:	9903      	ldr	r1, [sp, #12]
 8004728:	42bb      	cmp	r3, r7
 800472a:	4682      	mov	sl, r0
 800472c:	f04f 0300 	mov.w	r3, #0
 8004730:	f04f 020a 	mov.w	r2, #10
 8004734:	4620      	mov	r0, r4
 8004736:	d104      	bne.n	8004742 <_dtoa_r+0xb32>
 8004738:	f000 fa8c 	bl	8004c54 <__multadd>
 800473c:	9003      	str	r0, [sp, #12]
 800473e:	4607      	mov	r7, r0
 8004740:	e776      	b.n	8004630 <_dtoa_r+0xa20>
 8004742:	f000 fa87 	bl	8004c54 <__multadd>
 8004746:	2300      	movs	r3, #0
 8004748:	9003      	str	r0, [sp, #12]
 800474a:	220a      	movs	r2, #10
 800474c:	4639      	mov	r1, r7
 800474e:	4620      	mov	r0, r4
 8004750:	f000 fa80 	bl	8004c54 <__multadd>
 8004754:	e7f3      	b.n	800473e <_dtoa_r+0xb2e>
 8004756:	4651      	mov	r1, sl
 8004758:	2300      	movs	r3, #0
 800475a:	220a      	movs	r2, #10
 800475c:	4620      	mov	r0, r4
 800475e:	f000 fa79 	bl	8004c54 <__multadd>
 8004762:	4682      	mov	sl, r0
 8004764:	e70d      	b.n	8004582 <_dtoa_r+0x972>
 8004766:	9b02      	ldr	r3, [sp, #8]
 8004768:	4293      	cmp	r3, r2
 800476a:	d105      	bne.n	8004778 <_dtoa_r+0xb68>
 800476c:	9a02      	ldr	r2, [sp, #8]
 800476e:	f10b 0b01 	add.w	fp, fp, #1
 8004772:	2331      	movs	r3, #49	; 0x31
 8004774:	7013      	strb	r3, [r2, #0]
 8004776:	e6e2      	b.n	800453e <_dtoa_r+0x92e>
 8004778:	4615      	mov	r5, r2
 800477a:	e7b2      	b.n	80046e2 <_dtoa_r+0xad2>
 800477c:	4b09      	ldr	r3, [pc, #36]	; (80047a4 <_dtoa_r+0xb94>)
 800477e:	f7ff baae 	b.w	8003cde <_dtoa_r+0xce>
 8004782:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004784:	2b00      	cmp	r3, #0
 8004786:	f47f aa88 	bne.w	8003c9a <_dtoa_r+0x8a>
 800478a:	4b07      	ldr	r3, [pc, #28]	; (80047a8 <_dtoa_r+0xb98>)
 800478c:	f7ff baa7 	b.w	8003cde <_dtoa_r+0xce>
 8004790:	9b04      	ldr	r3, [sp, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	f73f aef4 	bgt.w	8004580 <_dtoa_r+0x970>
 8004798:	9b07      	ldr	r3, [sp, #28]
 800479a:	2b02      	cmp	r3, #2
 800479c:	f77f aef0 	ble.w	8004580 <_dtoa_r+0x970>
 80047a0:	e6b8      	b.n	8004514 <_dtoa_r+0x904>
 80047a2:	bf00      	nop
 80047a4:	08005858 	.word	0x08005858
 80047a8:	0800587c 	.word	0x0800587c

080047ac <__sflush_r>:
 80047ac:	898a      	ldrh	r2, [r1, #12]
 80047ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047b2:	4605      	mov	r5, r0
 80047b4:	0710      	lsls	r0, r2, #28
 80047b6:	460c      	mov	r4, r1
 80047b8:	d45a      	bmi.n	8004870 <__sflush_r+0xc4>
 80047ba:	684b      	ldr	r3, [r1, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	dc05      	bgt.n	80047cc <__sflush_r+0x20>
 80047c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	dc02      	bgt.n	80047cc <__sflush_r+0x20>
 80047c6:	2000      	movs	r0, #0
 80047c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047ce:	2e00      	cmp	r6, #0
 80047d0:	d0f9      	beq.n	80047c6 <__sflush_r+0x1a>
 80047d2:	2300      	movs	r3, #0
 80047d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047d8:	682f      	ldr	r7, [r5, #0]
 80047da:	602b      	str	r3, [r5, #0]
 80047dc:	d033      	beq.n	8004846 <__sflush_r+0x9a>
 80047de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80047e0:	89a3      	ldrh	r3, [r4, #12]
 80047e2:	075a      	lsls	r2, r3, #29
 80047e4:	d505      	bpl.n	80047f2 <__sflush_r+0x46>
 80047e6:	6863      	ldr	r3, [r4, #4]
 80047e8:	1ac0      	subs	r0, r0, r3
 80047ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80047ec:	b10b      	cbz	r3, 80047f2 <__sflush_r+0x46>
 80047ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047f0:	1ac0      	subs	r0, r0, r3
 80047f2:	2300      	movs	r3, #0
 80047f4:	4602      	mov	r2, r0
 80047f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047f8:	6a21      	ldr	r1, [r4, #32]
 80047fa:	4628      	mov	r0, r5
 80047fc:	47b0      	blx	r6
 80047fe:	1c43      	adds	r3, r0, #1
 8004800:	89a3      	ldrh	r3, [r4, #12]
 8004802:	d106      	bne.n	8004812 <__sflush_r+0x66>
 8004804:	6829      	ldr	r1, [r5, #0]
 8004806:	291d      	cmp	r1, #29
 8004808:	d84b      	bhi.n	80048a2 <__sflush_r+0xf6>
 800480a:	4a2b      	ldr	r2, [pc, #172]	; (80048b8 <__sflush_r+0x10c>)
 800480c:	40ca      	lsrs	r2, r1
 800480e:	07d6      	lsls	r6, r2, #31
 8004810:	d547      	bpl.n	80048a2 <__sflush_r+0xf6>
 8004812:	2200      	movs	r2, #0
 8004814:	6062      	str	r2, [r4, #4]
 8004816:	04d9      	lsls	r1, r3, #19
 8004818:	6922      	ldr	r2, [r4, #16]
 800481a:	6022      	str	r2, [r4, #0]
 800481c:	d504      	bpl.n	8004828 <__sflush_r+0x7c>
 800481e:	1c42      	adds	r2, r0, #1
 8004820:	d101      	bne.n	8004826 <__sflush_r+0x7a>
 8004822:	682b      	ldr	r3, [r5, #0]
 8004824:	b903      	cbnz	r3, 8004828 <__sflush_r+0x7c>
 8004826:	6560      	str	r0, [r4, #84]	; 0x54
 8004828:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800482a:	602f      	str	r7, [r5, #0]
 800482c:	2900      	cmp	r1, #0
 800482e:	d0ca      	beq.n	80047c6 <__sflush_r+0x1a>
 8004830:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004834:	4299      	cmp	r1, r3
 8004836:	d002      	beq.n	800483e <__sflush_r+0x92>
 8004838:	4628      	mov	r0, r5
 800483a:	f000 fc9f 	bl	800517c <_free_r>
 800483e:	2000      	movs	r0, #0
 8004840:	6360      	str	r0, [r4, #52]	; 0x34
 8004842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004846:	6a21      	ldr	r1, [r4, #32]
 8004848:	2301      	movs	r3, #1
 800484a:	4628      	mov	r0, r5
 800484c:	47b0      	blx	r6
 800484e:	1c41      	adds	r1, r0, #1
 8004850:	d1c6      	bne.n	80047e0 <__sflush_r+0x34>
 8004852:	682b      	ldr	r3, [r5, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0c3      	beq.n	80047e0 <__sflush_r+0x34>
 8004858:	2b1d      	cmp	r3, #29
 800485a:	d001      	beq.n	8004860 <__sflush_r+0xb4>
 800485c:	2b16      	cmp	r3, #22
 800485e:	d101      	bne.n	8004864 <__sflush_r+0xb8>
 8004860:	602f      	str	r7, [r5, #0]
 8004862:	e7b0      	b.n	80047c6 <__sflush_r+0x1a>
 8004864:	89a3      	ldrh	r3, [r4, #12]
 8004866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800486a:	81a3      	strh	r3, [r4, #12]
 800486c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004870:	690f      	ldr	r7, [r1, #16]
 8004872:	2f00      	cmp	r7, #0
 8004874:	d0a7      	beq.n	80047c6 <__sflush_r+0x1a>
 8004876:	0793      	lsls	r3, r2, #30
 8004878:	680e      	ldr	r6, [r1, #0]
 800487a:	bf08      	it	eq
 800487c:	694b      	ldreq	r3, [r1, #20]
 800487e:	600f      	str	r7, [r1, #0]
 8004880:	bf18      	it	ne
 8004882:	2300      	movne	r3, #0
 8004884:	eba6 0807 	sub.w	r8, r6, r7
 8004888:	608b      	str	r3, [r1, #8]
 800488a:	f1b8 0f00 	cmp.w	r8, #0
 800488e:	dd9a      	ble.n	80047c6 <__sflush_r+0x1a>
 8004890:	4643      	mov	r3, r8
 8004892:	463a      	mov	r2, r7
 8004894:	6a21      	ldr	r1, [r4, #32]
 8004896:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004898:	4628      	mov	r0, r5
 800489a:	47b0      	blx	r6
 800489c:	2800      	cmp	r0, #0
 800489e:	dc07      	bgt.n	80048b0 <__sflush_r+0x104>
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048a6:	81a3      	strh	r3, [r4, #12]
 80048a8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b0:	4407      	add	r7, r0
 80048b2:	eba8 0800 	sub.w	r8, r8, r0
 80048b6:	e7e8      	b.n	800488a <__sflush_r+0xde>
 80048b8:	20400001 	.word	0x20400001

080048bc <_fflush_r>:
 80048bc:	b538      	push	{r3, r4, r5, lr}
 80048be:	690b      	ldr	r3, [r1, #16]
 80048c0:	4605      	mov	r5, r0
 80048c2:	460c      	mov	r4, r1
 80048c4:	b1db      	cbz	r3, 80048fe <_fflush_r+0x42>
 80048c6:	b118      	cbz	r0, 80048d0 <_fflush_r+0x14>
 80048c8:	6983      	ldr	r3, [r0, #24]
 80048ca:	b90b      	cbnz	r3, 80048d0 <_fflush_r+0x14>
 80048cc:	f000 f860 	bl	8004990 <__sinit>
 80048d0:	4b0c      	ldr	r3, [pc, #48]	; (8004904 <_fflush_r+0x48>)
 80048d2:	429c      	cmp	r4, r3
 80048d4:	d109      	bne.n	80048ea <_fflush_r+0x2e>
 80048d6:	686c      	ldr	r4, [r5, #4]
 80048d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048dc:	b17b      	cbz	r3, 80048fe <_fflush_r+0x42>
 80048de:	4621      	mov	r1, r4
 80048e0:	4628      	mov	r0, r5
 80048e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048e6:	f7ff bf61 	b.w	80047ac <__sflush_r>
 80048ea:	4b07      	ldr	r3, [pc, #28]	; (8004908 <_fflush_r+0x4c>)
 80048ec:	429c      	cmp	r4, r3
 80048ee:	d101      	bne.n	80048f4 <_fflush_r+0x38>
 80048f0:	68ac      	ldr	r4, [r5, #8]
 80048f2:	e7f1      	b.n	80048d8 <_fflush_r+0x1c>
 80048f4:	4b05      	ldr	r3, [pc, #20]	; (800490c <_fflush_r+0x50>)
 80048f6:	429c      	cmp	r4, r3
 80048f8:	bf08      	it	eq
 80048fa:	68ec      	ldreq	r4, [r5, #12]
 80048fc:	e7ec      	b.n	80048d8 <_fflush_r+0x1c>
 80048fe:	2000      	movs	r0, #0
 8004900:	bd38      	pop	{r3, r4, r5, pc}
 8004902:	bf00      	nop
 8004904:	080058ac 	.word	0x080058ac
 8004908:	080058cc 	.word	0x080058cc
 800490c:	0800588c 	.word	0x0800588c

08004910 <_cleanup_r>:
 8004910:	4901      	ldr	r1, [pc, #4]	; (8004918 <_cleanup_r+0x8>)
 8004912:	f000 b8a9 	b.w	8004a68 <_fwalk_reent>
 8004916:	bf00      	nop
 8004918:	080048bd 	.word	0x080048bd

0800491c <std.isra.0>:
 800491c:	2300      	movs	r3, #0
 800491e:	b510      	push	{r4, lr}
 8004920:	4604      	mov	r4, r0
 8004922:	6003      	str	r3, [r0, #0]
 8004924:	6043      	str	r3, [r0, #4]
 8004926:	6083      	str	r3, [r0, #8]
 8004928:	8181      	strh	r1, [r0, #12]
 800492a:	6643      	str	r3, [r0, #100]	; 0x64
 800492c:	81c2      	strh	r2, [r0, #14]
 800492e:	6103      	str	r3, [r0, #16]
 8004930:	6143      	str	r3, [r0, #20]
 8004932:	6183      	str	r3, [r0, #24]
 8004934:	4619      	mov	r1, r3
 8004936:	2208      	movs	r2, #8
 8004938:	305c      	adds	r0, #92	; 0x5c
 800493a:	f000 f938 	bl	8004bae <memset>
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <std.isra.0+0x38>)
 8004940:	6263      	str	r3, [r4, #36]	; 0x24
 8004942:	4b05      	ldr	r3, [pc, #20]	; (8004958 <std.isra.0+0x3c>)
 8004944:	62a3      	str	r3, [r4, #40]	; 0x28
 8004946:	4b05      	ldr	r3, [pc, #20]	; (800495c <std.isra.0+0x40>)
 8004948:	62e3      	str	r3, [r4, #44]	; 0x2c
 800494a:	4b05      	ldr	r3, [pc, #20]	; (8004960 <std.isra.0+0x44>)
 800494c:	6224      	str	r4, [r4, #32]
 800494e:	6323      	str	r3, [r4, #48]	; 0x30
 8004950:	bd10      	pop	{r4, pc}
 8004952:	bf00      	nop
 8004954:	08005575 	.word	0x08005575
 8004958:	08005597 	.word	0x08005597
 800495c:	080055cf 	.word	0x080055cf
 8004960:	080055f3 	.word	0x080055f3

08004964 <__sfmoreglue>:
 8004964:	b570      	push	{r4, r5, r6, lr}
 8004966:	1e4a      	subs	r2, r1, #1
 8004968:	2568      	movs	r5, #104	; 0x68
 800496a:	4355      	muls	r5, r2
 800496c:	460e      	mov	r6, r1
 800496e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004972:	f000 fc51 	bl	8005218 <_malloc_r>
 8004976:	4604      	mov	r4, r0
 8004978:	b140      	cbz	r0, 800498c <__sfmoreglue+0x28>
 800497a:	2100      	movs	r1, #0
 800497c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004980:	300c      	adds	r0, #12
 8004982:	60a0      	str	r0, [r4, #8]
 8004984:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004988:	f000 f911 	bl	8004bae <memset>
 800498c:	4620      	mov	r0, r4
 800498e:	bd70      	pop	{r4, r5, r6, pc}

08004990 <__sinit>:
 8004990:	6983      	ldr	r3, [r0, #24]
 8004992:	b510      	push	{r4, lr}
 8004994:	4604      	mov	r4, r0
 8004996:	bb33      	cbnz	r3, 80049e6 <__sinit+0x56>
 8004998:	6483      	str	r3, [r0, #72]	; 0x48
 800499a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800499c:	6503      	str	r3, [r0, #80]	; 0x50
 800499e:	4b12      	ldr	r3, [pc, #72]	; (80049e8 <__sinit+0x58>)
 80049a0:	4a12      	ldr	r2, [pc, #72]	; (80049ec <__sinit+0x5c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6282      	str	r2, [r0, #40]	; 0x28
 80049a6:	4298      	cmp	r0, r3
 80049a8:	bf04      	itt	eq
 80049aa:	2301      	moveq	r3, #1
 80049ac:	6183      	streq	r3, [r0, #24]
 80049ae:	f000 f81f 	bl	80049f0 <__sfp>
 80049b2:	6060      	str	r0, [r4, #4]
 80049b4:	4620      	mov	r0, r4
 80049b6:	f000 f81b 	bl	80049f0 <__sfp>
 80049ba:	60a0      	str	r0, [r4, #8]
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 f817 	bl	80049f0 <__sfp>
 80049c2:	2200      	movs	r2, #0
 80049c4:	60e0      	str	r0, [r4, #12]
 80049c6:	2104      	movs	r1, #4
 80049c8:	6860      	ldr	r0, [r4, #4]
 80049ca:	f7ff ffa7 	bl	800491c <std.isra.0>
 80049ce:	2201      	movs	r2, #1
 80049d0:	2109      	movs	r1, #9
 80049d2:	68a0      	ldr	r0, [r4, #8]
 80049d4:	f7ff ffa2 	bl	800491c <std.isra.0>
 80049d8:	2202      	movs	r2, #2
 80049da:	2112      	movs	r1, #18
 80049dc:	68e0      	ldr	r0, [r4, #12]
 80049de:	f7ff ff9d 	bl	800491c <std.isra.0>
 80049e2:	2301      	movs	r3, #1
 80049e4:	61a3      	str	r3, [r4, #24]
 80049e6:	bd10      	pop	{r4, pc}
 80049e8:	08005844 	.word	0x08005844
 80049ec:	08004911 	.word	0x08004911

080049f0 <__sfp>:
 80049f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049f2:	4b1c      	ldr	r3, [pc, #112]	; (8004a64 <__sfp+0x74>)
 80049f4:	681e      	ldr	r6, [r3, #0]
 80049f6:	69b3      	ldr	r3, [r6, #24]
 80049f8:	4607      	mov	r7, r0
 80049fa:	b913      	cbnz	r3, 8004a02 <__sfp+0x12>
 80049fc:	4630      	mov	r0, r6
 80049fe:	f7ff ffc7 	bl	8004990 <__sinit>
 8004a02:	3648      	adds	r6, #72	; 0x48
 8004a04:	68b4      	ldr	r4, [r6, #8]
 8004a06:	6873      	ldr	r3, [r6, #4]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	d503      	bpl.n	8004a14 <__sfp+0x24>
 8004a0c:	6833      	ldr	r3, [r6, #0]
 8004a0e:	b133      	cbz	r3, 8004a1e <__sfp+0x2e>
 8004a10:	6836      	ldr	r6, [r6, #0]
 8004a12:	e7f7      	b.n	8004a04 <__sfp+0x14>
 8004a14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004a18:	b16d      	cbz	r5, 8004a36 <__sfp+0x46>
 8004a1a:	3468      	adds	r4, #104	; 0x68
 8004a1c:	e7f4      	b.n	8004a08 <__sfp+0x18>
 8004a1e:	2104      	movs	r1, #4
 8004a20:	4638      	mov	r0, r7
 8004a22:	f7ff ff9f 	bl	8004964 <__sfmoreglue>
 8004a26:	6030      	str	r0, [r6, #0]
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d1f1      	bne.n	8004a10 <__sfp+0x20>
 8004a2c:	230c      	movs	r3, #12
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	4604      	mov	r4, r0
 8004a32:	4620      	mov	r0, r4
 8004a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004a3a:	81e3      	strh	r3, [r4, #14]
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	81a3      	strh	r3, [r4, #12]
 8004a40:	6665      	str	r5, [r4, #100]	; 0x64
 8004a42:	6025      	str	r5, [r4, #0]
 8004a44:	60a5      	str	r5, [r4, #8]
 8004a46:	6065      	str	r5, [r4, #4]
 8004a48:	6125      	str	r5, [r4, #16]
 8004a4a:	6165      	str	r5, [r4, #20]
 8004a4c:	61a5      	str	r5, [r4, #24]
 8004a4e:	2208      	movs	r2, #8
 8004a50:	4629      	mov	r1, r5
 8004a52:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004a56:	f000 f8aa 	bl	8004bae <memset>
 8004a5a:	6365      	str	r5, [r4, #52]	; 0x34
 8004a5c:	63a5      	str	r5, [r4, #56]	; 0x38
 8004a5e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004a60:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004a62:	e7e6      	b.n	8004a32 <__sfp+0x42>
 8004a64:	08005844 	.word	0x08005844

08004a68 <_fwalk_reent>:
 8004a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a6c:	4680      	mov	r8, r0
 8004a6e:	4689      	mov	r9, r1
 8004a70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a74:	2600      	movs	r6, #0
 8004a76:	b914      	cbnz	r4, 8004a7e <_fwalk_reent+0x16>
 8004a78:	4630      	mov	r0, r6
 8004a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a7e:	68a5      	ldr	r5, [r4, #8]
 8004a80:	6867      	ldr	r7, [r4, #4]
 8004a82:	3f01      	subs	r7, #1
 8004a84:	d501      	bpl.n	8004a8a <_fwalk_reent+0x22>
 8004a86:	6824      	ldr	r4, [r4, #0]
 8004a88:	e7f5      	b.n	8004a76 <_fwalk_reent+0xe>
 8004a8a:	89ab      	ldrh	r3, [r5, #12]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d907      	bls.n	8004aa0 <_fwalk_reent+0x38>
 8004a90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a94:	3301      	adds	r3, #1
 8004a96:	d003      	beq.n	8004aa0 <_fwalk_reent+0x38>
 8004a98:	4629      	mov	r1, r5
 8004a9a:	4640      	mov	r0, r8
 8004a9c:	47c8      	blx	r9
 8004a9e:	4306      	orrs	r6, r0
 8004aa0:	3568      	adds	r5, #104	; 0x68
 8004aa2:	e7ee      	b.n	8004a82 <_fwalk_reent+0x1a>

08004aa4 <_localeconv_r>:
 8004aa4:	4b04      	ldr	r3, [pc, #16]	; (8004ab8 <_localeconv_r+0x14>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6a18      	ldr	r0, [r3, #32]
 8004aaa:	4b04      	ldr	r3, [pc, #16]	; (8004abc <_localeconv_r+0x18>)
 8004aac:	2800      	cmp	r0, #0
 8004aae:	bf08      	it	eq
 8004ab0:	4618      	moveq	r0, r3
 8004ab2:	30f0      	adds	r0, #240	; 0xf0
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000004 	.word	0x20000004
 8004abc:	20000068 	.word	0x20000068

08004ac0 <__swhatbuf_r>:
 8004ac0:	b570      	push	{r4, r5, r6, lr}
 8004ac2:	460e      	mov	r6, r1
 8004ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac8:	2900      	cmp	r1, #0
 8004aca:	b090      	sub	sp, #64	; 0x40
 8004acc:	4614      	mov	r4, r2
 8004ace:	461d      	mov	r5, r3
 8004ad0:	da07      	bge.n	8004ae2 <__swhatbuf_r+0x22>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	602b      	str	r3, [r5, #0]
 8004ad6:	89b3      	ldrh	r3, [r6, #12]
 8004ad8:	061a      	lsls	r2, r3, #24
 8004ada:	d410      	bmi.n	8004afe <__swhatbuf_r+0x3e>
 8004adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ae0:	e00e      	b.n	8004b00 <__swhatbuf_r+0x40>
 8004ae2:	aa01      	add	r2, sp, #4
 8004ae4:	f000 fdac 	bl	8005640 <_fstat_r>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	dbf2      	blt.n	8004ad2 <__swhatbuf_r+0x12>
 8004aec:	9a02      	ldr	r2, [sp, #8]
 8004aee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004af2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004af6:	425a      	negs	r2, r3
 8004af8:	415a      	adcs	r2, r3
 8004afa:	602a      	str	r2, [r5, #0]
 8004afc:	e7ee      	b.n	8004adc <__swhatbuf_r+0x1c>
 8004afe:	2340      	movs	r3, #64	; 0x40
 8004b00:	2000      	movs	r0, #0
 8004b02:	6023      	str	r3, [r4, #0]
 8004b04:	b010      	add	sp, #64	; 0x40
 8004b06:	bd70      	pop	{r4, r5, r6, pc}

08004b08 <__smakebuf_r>:
 8004b08:	898b      	ldrh	r3, [r1, #12]
 8004b0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b0c:	079d      	lsls	r5, r3, #30
 8004b0e:	4606      	mov	r6, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	d507      	bpl.n	8004b24 <__smakebuf_r+0x1c>
 8004b14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	6163      	str	r3, [r4, #20]
 8004b20:	b002      	add	sp, #8
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
 8004b24:	ab01      	add	r3, sp, #4
 8004b26:	466a      	mov	r2, sp
 8004b28:	f7ff ffca 	bl	8004ac0 <__swhatbuf_r>
 8004b2c:	9900      	ldr	r1, [sp, #0]
 8004b2e:	4605      	mov	r5, r0
 8004b30:	4630      	mov	r0, r6
 8004b32:	f000 fb71 	bl	8005218 <_malloc_r>
 8004b36:	b948      	cbnz	r0, 8004b4c <__smakebuf_r+0x44>
 8004b38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b3c:	059a      	lsls	r2, r3, #22
 8004b3e:	d4ef      	bmi.n	8004b20 <__smakebuf_r+0x18>
 8004b40:	f023 0303 	bic.w	r3, r3, #3
 8004b44:	f043 0302 	orr.w	r3, r3, #2
 8004b48:	81a3      	strh	r3, [r4, #12]
 8004b4a:	e7e3      	b.n	8004b14 <__smakebuf_r+0xc>
 8004b4c:	4b0d      	ldr	r3, [pc, #52]	; (8004b84 <__smakebuf_r+0x7c>)
 8004b4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b50:	89a3      	ldrh	r3, [r4, #12]
 8004b52:	6020      	str	r0, [r4, #0]
 8004b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b58:	81a3      	strh	r3, [r4, #12]
 8004b5a:	9b00      	ldr	r3, [sp, #0]
 8004b5c:	6163      	str	r3, [r4, #20]
 8004b5e:	9b01      	ldr	r3, [sp, #4]
 8004b60:	6120      	str	r0, [r4, #16]
 8004b62:	b15b      	cbz	r3, 8004b7c <__smakebuf_r+0x74>
 8004b64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f000 fd7b 	bl	8005664 <_isatty_r>
 8004b6e:	b128      	cbz	r0, 8004b7c <__smakebuf_r+0x74>
 8004b70:	89a3      	ldrh	r3, [r4, #12]
 8004b72:	f023 0303 	bic.w	r3, r3, #3
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	81a3      	strh	r3, [r4, #12]
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	431d      	orrs	r5, r3
 8004b80:	81a5      	strh	r5, [r4, #12]
 8004b82:	e7cd      	b.n	8004b20 <__smakebuf_r+0x18>
 8004b84:	08004911 	.word	0x08004911

08004b88 <malloc>:
 8004b88:	4b02      	ldr	r3, [pc, #8]	; (8004b94 <malloc+0xc>)
 8004b8a:	4601      	mov	r1, r0
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	f000 bb43 	b.w	8005218 <_malloc_r>
 8004b92:	bf00      	nop
 8004b94:	20000004 	.word	0x20000004

08004b98 <memcpy>:
 8004b98:	b510      	push	{r4, lr}
 8004b9a:	1e43      	subs	r3, r0, #1
 8004b9c:	440a      	add	r2, r1
 8004b9e:	4291      	cmp	r1, r2
 8004ba0:	d100      	bne.n	8004ba4 <memcpy+0xc>
 8004ba2:	bd10      	pop	{r4, pc}
 8004ba4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bac:	e7f7      	b.n	8004b9e <memcpy+0x6>

08004bae <memset>:
 8004bae:	4402      	add	r2, r0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d100      	bne.n	8004bb8 <memset+0xa>
 8004bb6:	4770      	bx	lr
 8004bb8:	f803 1b01 	strb.w	r1, [r3], #1
 8004bbc:	e7f9      	b.n	8004bb2 <memset+0x4>

08004bbe <_Balloc>:
 8004bbe:	b570      	push	{r4, r5, r6, lr}
 8004bc0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004bc2:	4604      	mov	r4, r0
 8004bc4:	460e      	mov	r6, r1
 8004bc6:	b93d      	cbnz	r5, 8004bd8 <_Balloc+0x1a>
 8004bc8:	2010      	movs	r0, #16
 8004bca:	f7ff ffdd 	bl	8004b88 <malloc>
 8004bce:	6260      	str	r0, [r4, #36]	; 0x24
 8004bd0:	6045      	str	r5, [r0, #4]
 8004bd2:	6085      	str	r5, [r0, #8]
 8004bd4:	6005      	str	r5, [r0, #0]
 8004bd6:	60c5      	str	r5, [r0, #12]
 8004bd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004bda:	68eb      	ldr	r3, [r5, #12]
 8004bdc:	b183      	cbz	r3, 8004c00 <_Balloc+0x42>
 8004bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004be6:	b9b8      	cbnz	r0, 8004c18 <_Balloc+0x5a>
 8004be8:	2101      	movs	r1, #1
 8004bea:	fa01 f506 	lsl.w	r5, r1, r6
 8004bee:	1d6a      	adds	r2, r5, #5
 8004bf0:	0092      	lsls	r2, r2, #2
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	f000 fab4 	bl	8005160 <_calloc_r>
 8004bf8:	b160      	cbz	r0, 8004c14 <_Balloc+0x56>
 8004bfa:	6046      	str	r6, [r0, #4]
 8004bfc:	6085      	str	r5, [r0, #8]
 8004bfe:	e00e      	b.n	8004c1e <_Balloc+0x60>
 8004c00:	2221      	movs	r2, #33	; 0x21
 8004c02:	2104      	movs	r1, #4
 8004c04:	4620      	mov	r0, r4
 8004c06:	f000 faab 	bl	8005160 <_calloc_r>
 8004c0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c0c:	60e8      	str	r0, [r5, #12]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e4      	bne.n	8004bde <_Balloc+0x20>
 8004c14:	2000      	movs	r0, #0
 8004c16:	bd70      	pop	{r4, r5, r6, pc}
 8004c18:	6802      	ldr	r2, [r0, #0]
 8004c1a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	6103      	str	r3, [r0, #16]
 8004c22:	60c3      	str	r3, [r0, #12]
 8004c24:	bd70      	pop	{r4, r5, r6, pc}

08004c26 <_Bfree>:
 8004c26:	b570      	push	{r4, r5, r6, lr}
 8004c28:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004c2a:	4606      	mov	r6, r0
 8004c2c:	460d      	mov	r5, r1
 8004c2e:	b93c      	cbnz	r4, 8004c40 <_Bfree+0x1a>
 8004c30:	2010      	movs	r0, #16
 8004c32:	f7ff ffa9 	bl	8004b88 <malloc>
 8004c36:	6270      	str	r0, [r6, #36]	; 0x24
 8004c38:	6044      	str	r4, [r0, #4]
 8004c3a:	6084      	str	r4, [r0, #8]
 8004c3c:	6004      	str	r4, [r0, #0]
 8004c3e:	60c4      	str	r4, [r0, #12]
 8004c40:	b13d      	cbz	r5, 8004c52 <_Bfree+0x2c>
 8004c42:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004c44:	686a      	ldr	r2, [r5, #4]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c4c:	6029      	str	r1, [r5, #0]
 8004c4e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004c52:	bd70      	pop	{r4, r5, r6, pc}

08004c54 <__multadd>:
 8004c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c58:	690d      	ldr	r5, [r1, #16]
 8004c5a:	461f      	mov	r7, r3
 8004c5c:	4606      	mov	r6, r0
 8004c5e:	460c      	mov	r4, r1
 8004c60:	f101 0e14 	add.w	lr, r1, #20
 8004c64:	2300      	movs	r3, #0
 8004c66:	f8de 0000 	ldr.w	r0, [lr]
 8004c6a:	b281      	uxth	r1, r0
 8004c6c:	fb02 7101 	mla	r1, r2, r1, r7
 8004c70:	0c0f      	lsrs	r7, r1, #16
 8004c72:	0c00      	lsrs	r0, r0, #16
 8004c74:	fb02 7000 	mla	r0, r2, r0, r7
 8004c78:	b289      	uxth	r1, r1
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004c80:	429d      	cmp	r5, r3
 8004c82:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004c86:	f84e 1b04 	str.w	r1, [lr], #4
 8004c8a:	dcec      	bgt.n	8004c66 <__multadd+0x12>
 8004c8c:	b1d7      	cbz	r7, 8004cc4 <__multadd+0x70>
 8004c8e:	68a3      	ldr	r3, [r4, #8]
 8004c90:	429d      	cmp	r5, r3
 8004c92:	db12      	blt.n	8004cba <__multadd+0x66>
 8004c94:	6861      	ldr	r1, [r4, #4]
 8004c96:	4630      	mov	r0, r6
 8004c98:	3101      	adds	r1, #1
 8004c9a:	f7ff ff90 	bl	8004bbe <_Balloc>
 8004c9e:	6922      	ldr	r2, [r4, #16]
 8004ca0:	3202      	adds	r2, #2
 8004ca2:	f104 010c 	add.w	r1, r4, #12
 8004ca6:	4680      	mov	r8, r0
 8004ca8:	0092      	lsls	r2, r2, #2
 8004caa:	300c      	adds	r0, #12
 8004cac:	f7ff ff74 	bl	8004b98 <memcpy>
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	f7ff ffb7 	bl	8004c26 <_Bfree>
 8004cb8:	4644      	mov	r4, r8
 8004cba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004cbe:	3501      	adds	r5, #1
 8004cc0:	615f      	str	r7, [r3, #20]
 8004cc2:	6125      	str	r5, [r4, #16]
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004cca <__hi0bits>:
 8004cca:	0c02      	lsrs	r2, r0, #16
 8004ccc:	0412      	lsls	r2, r2, #16
 8004cce:	4603      	mov	r3, r0
 8004cd0:	b9b2      	cbnz	r2, 8004d00 <__hi0bits+0x36>
 8004cd2:	0403      	lsls	r3, r0, #16
 8004cd4:	2010      	movs	r0, #16
 8004cd6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004cda:	bf04      	itt	eq
 8004cdc:	021b      	lsleq	r3, r3, #8
 8004cde:	3008      	addeq	r0, #8
 8004ce0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004ce4:	bf04      	itt	eq
 8004ce6:	011b      	lsleq	r3, r3, #4
 8004ce8:	3004      	addeq	r0, #4
 8004cea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004cee:	bf04      	itt	eq
 8004cf0:	009b      	lsleq	r3, r3, #2
 8004cf2:	3002      	addeq	r0, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	db06      	blt.n	8004d06 <__hi0bits+0x3c>
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	d503      	bpl.n	8004d04 <__hi0bits+0x3a>
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	4770      	bx	lr
 8004d00:	2000      	movs	r0, #0
 8004d02:	e7e8      	b.n	8004cd6 <__hi0bits+0xc>
 8004d04:	2020      	movs	r0, #32
 8004d06:	4770      	bx	lr

08004d08 <__lo0bits>:
 8004d08:	6803      	ldr	r3, [r0, #0]
 8004d0a:	f013 0207 	ands.w	r2, r3, #7
 8004d0e:	4601      	mov	r1, r0
 8004d10:	d00b      	beq.n	8004d2a <__lo0bits+0x22>
 8004d12:	07da      	lsls	r2, r3, #31
 8004d14:	d423      	bmi.n	8004d5e <__lo0bits+0x56>
 8004d16:	0798      	lsls	r0, r3, #30
 8004d18:	bf49      	itett	mi
 8004d1a:	085b      	lsrmi	r3, r3, #1
 8004d1c:	089b      	lsrpl	r3, r3, #2
 8004d1e:	2001      	movmi	r0, #1
 8004d20:	600b      	strmi	r3, [r1, #0]
 8004d22:	bf5c      	itt	pl
 8004d24:	600b      	strpl	r3, [r1, #0]
 8004d26:	2002      	movpl	r0, #2
 8004d28:	4770      	bx	lr
 8004d2a:	b298      	uxth	r0, r3
 8004d2c:	b9a8      	cbnz	r0, 8004d5a <__lo0bits+0x52>
 8004d2e:	0c1b      	lsrs	r3, r3, #16
 8004d30:	2010      	movs	r0, #16
 8004d32:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004d36:	bf04      	itt	eq
 8004d38:	0a1b      	lsreq	r3, r3, #8
 8004d3a:	3008      	addeq	r0, #8
 8004d3c:	071a      	lsls	r2, r3, #28
 8004d3e:	bf04      	itt	eq
 8004d40:	091b      	lsreq	r3, r3, #4
 8004d42:	3004      	addeq	r0, #4
 8004d44:	079a      	lsls	r2, r3, #30
 8004d46:	bf04      	itt	eq
 8004d48:	089b      	lsreq	r3, r3, #2
 8004d4a:	3002      	addeq	r0, #2
 8004d4c:	07da      	lsls	r2, r3, #31
 8004d4e:	d402      	bmi.n	8004d56 <__lo0bits+0x4e>
 8004d50:	085b      	lsrs	r3, r3, #1
 8004d52:	d006      	beq.n	8004d62 <__lo0bits+0x5a>
 8004d54:	3001      	adds	r0, #1
 8004d56:	600b      	str	r3, [r1, #0]
 8004d58:	4770      	bx	lr
 8004d5a:	4610      	mov	r0, r2
 8004d5c:	e7e9      	b.n	8004d32 <__lo0bits+0x2a>
 8004d5e:	2000      	movs	r0, #0
 8004d60:	4770      	bx	lr
 8004d62:	2020      	movs	r0, #32
 8004d64:	4770      	bx	lr

08004d66 <__i2b>:
 8004d66:	b510      	push	{r4, lr}
 8004d68:	460c      	mov	r4, r1
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	f7ff ff27 	bl	8004bbe <_Balloc>
 8004d70:	2201      	movs	r2, #1
 8004d72:	6144      	str	r4, [r0, #20]
 8004d74:	6102      	str	r2, [r0, #16]
 8004d76:	bd10      	pop	{r4, pc}

08004d78 <__multiply>:
 8004d78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7c:	4614      	mov	r4, r2
 8004d7e:	690a      	ldr	r2, [r1, #16]
 8004d80:	6923      	ldr	r3, [r4, #16]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	bfb8      	it	lt
 8004d86:	460b      	movlt	r3, r1
 8004d88:	4689      	mov	r9, r1
 8004d8a:	bfbc      	itt	lt
 8004d8c:	46a1      	movlt	r9, r4
 8004d8e:	461c      	movlt	r4, r3
 8004d90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004d94:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004d98:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004d9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004da0:	eb07 060a 	add.w	r6, r7, sl
 8004da4:	429e      	cmp	r6, r3
 8004da6:	bfc8      	it	gt
 8004da8:	3101      	addgt	r1, #1
 8004daa:	f7ff ff08 	bl	8004bbe <_Balloc>
 8004dae:	f100 0514 	add.w	r5, r0, #20
 8004db2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004db6:	462b      	mov	r3, r5
 8004db8:	2200      	movs	r2, #0
 8004dba:	4543      	cmp	r3, r8
 8004dbc:	d316      	bcc.n	8004dec <__multiply+0x74>
 8004dbe:	f104 0214 	add.w	r2, r4, #20
 8004dc2:	f109 0114 	add.w	r1, r9, #20
 8004dc6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004dca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	9c01      	ldr	r4, [sp, #4]
 8004dd2:	4294      	cmp	r4, r2
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	d80c      	bhi.n	8004df2 <__multiply+0x7a>
 8004dd8:	2e00      	cmp	r6, #0
 8004dda:	dd03      	ble.n	8004de4 <__multiply+0x6c>
 8004ddc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d054      	beq.n	8004e8e <__multiply+0x116>
 8004de4:	6106      	str	r6, [r0, #16]
 8004de6:	b003      	add	sp, #12
 8004de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dec:	f843 2b04 	str.w	r2, [r3], #4
 8004df0:	e7e3      	b.n	8004dba <__multiply+0x42>
 8004df2:	f8b3 a000 	ldrh.w	sl, [r3]
 8004df6:	3204      	adds	r2, #4
 8004df8:	f1ba 0f00 	cmp.w	sl, #0
 8004dfc:	d020      	beq.n	8004e40 <__multiply+0xc8>
 8004dfe:	46ae      	mov	lr, r5
 8004e00:	4689      	mov	r9, r1
 8004e02:	f04f 0c00 	mov.w	ip, #0
 8004e06:	f859 4b04 	ldr.w	r4, [r9], #4
 8004e0a:	f8be b000 	ldrh.w	fp, [lr]
 8004e0e:	b2a3      	uxth	r3, r4
 8004e10:	fb0a b303 	mla	r3, sl, r3, fp
 8004e14:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004e18:	f8de 4000 	ldr.w	r4, [lr]
 8004e1c:	4463      	add	r3, ip
 8004e1e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004e22:	fb0a c40b 	mla	r4, sl, fp, ip
 8004e26:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004e30:	454f      	cmp	r7, r9
 8004e32:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004e36:	f84e 3b04 	str.w	r3, [lr], #4
 8004e3a:	d8e4      	bhi.n	8004e06 <__multiply+0x8e>
 8004e3c:	f8ce c000 	str.w	ip, [lr]
 8004e40:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004e44:	f1b9 0f00 	cmp.w	r9, #0
 8004e48:	d01f      	beq.n	8004e8a <__multiply+0x112>
 8004e4a:	682b      	ldr	r3, [r5, #0]
 8004e4c:	46ae      	mov	lr, r5
 8004e4e:	468c      	mov	ip, r1
 8004e50:	f04f 0a00 	mov.w	sl, #0
 8004e54:	f8bc 4000 	ldrh.w	r4, [ip]
 8004e58:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004e5c:	fb09 b404 	mla	r4, r9, r4, fp
 8004e60:	44a2      	add	sl, r4
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004e68:	f84e 3b04 	str.w	r3, [lr], #4
 8004e6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004e70:	f8be 4000 	ldrh.w	r4, [lr]
 8004e74:	0c1b      	lsrs	r3, r3, #16
 8004e76:	fb09 4303 	mla	r3, r9, r3, r4
 8004e7a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004e7e:	4567      	cmp	r7, ip
 8004e80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e84:	d8e6      	bhi.n	8004e54 <__multiply+0xdc>
 8004e86:	f8ce 3000 	str.w	r3, [lr]
 8004e8a:	3504      	adds	r5, #4
 8004e8c:	e7a0      	b.n	8004dd0 <__multiply+0x58>
 8004e8e:	3e01      	subs	r6, #1
 8004e90:	e7a2      	b.n	8004dd8 <__multiply+0x60>
	...

08004e94 <__pow5mult>:
 8004e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e98:	4615      	mov	r5, r2
 8004e9a:	f012 0203 	ands.w	r2, r2, #3
 8004e9e:	4606      	mov	r6, r0
 8004ea0:	460f      	mov	r7, r1
 8004ea2:	d007      	beq.n	8004eb4 <__pow5mult+0x20>
 8004ea4:	3a01      	subs	r2, #1
 8004ea6:	4c21      	ldr	r4, [pc, #132]	; (8004f2c <__pow5mult+0x98>)
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004eae:	f7ff fed1 	bl	8004c54 <__multadd>
 8004eb2:	4607      	mov	r7, r0
 8004eb4:	10ad      	asrs	r5, r5, #2
 8004eb6:	d035      	beq.n	8004f24 <__pow5mult+0x90>
 8004eb8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004eba:	b93c      	cbnz	r4, 8004ecc <__pow5mult+0x38>
 8004ebc:	2010      	movs	r0, #16
 8004ebe:	f7ff fe63 	bl	8004b88 <malloc>
 8004ec2:	6270      	str	r0, [r6, #36]	; 0x24
 8004ec4:	6044      	str	r4, [r0, #4]
 8004ec6:	6084      	str	r4, [r0, #8]
 8004ec8:	6004      	str	r4, [r0, #0]
 8004eca:	60c4      	str	r4, [r0, #12]
 8004ecc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ed0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ed4:	b94c      	cbnz	r4, 8004eea <__pow5mult+0x56>
 8004ed6:	f240 2171 	movw	r1, #625	; 0x271
 8004eda:	4630      	mov	r0, r6
 8004edc:	f7ff ff43 	bl	8004d66 <__i2b>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	6003      	str	r3, [r0, #0]
 8004eea:	f04f 0800 	mov.w	r8, #0
 8004eee:	07eb      	lsls	r3, r5, #31
 8004ef0:	d50a      	bpl.n	8004f08 <__pow5mult+0x74>
 8004ef2:	4639      	mov	r1, r7
 8004ef4:	4622      	mov	r2, r4
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f7ff ff3e 	bl	8004d78 <__multiply>
 8004efc:	4639      	mov	r1, r7
 8004efe:	4681      	mov	r9, r0
 8004f00:	4630      	mov	r0, r6
 8004f02:	f7ff fe90 	bl	8004c26 <_Bfree>
 8004f06:	464f      	mov	r7, r9
 8004f08:	106d      	asrs	r5, r5, #1
 8004f0a:	d00b      	beq.n	8004f24 <__pow5mult+0x90>
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	b938      	cbnz	r0, 8004f20 <__pow5mult+0x8c>
 8004f10:	4622      	mov	r2, r4
 8004f12:	4621      	mov	r1, r4
 8004f14:	4630      	mov	r0, r6
 8004f16:	f7ff ff2f 	bl	8004d78 <__multiply>
 8004f1a:	6020      	str	r0, [r4, #0]
 8004f1c:	f8c0 8000 	str.w	r8, [r0]
 8004f20:	4604      	mov	r4, r0
 8004f22:	e7e4      	b.n	8004eee <__pow5mult+0x5a>
 8004f24:	4638      	mov	r0, r7
 8004f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f2a:	bf00      	nop
 8004f2c:	080059e0 	.word	0x080059e0

08004f30 <__lshift>:
 8004f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f34:	460c      	mov	r4, r1
 8004f36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004f3a:	6923      	ldr	r3, [r4, #16]
 8004f3c:	6849      	ldr	r1, [r1, #4]
 8004f3e:	eb0a 0903 	add.w	r9, sl, r3
 8004f42:	68a3      	ldr	r3, [r4, #8]
 8004f44:	4607      	mov	r7, r0
 8004f46:	4616      	mov	r6, r2
 8004f48:	f109 0501 	add.w	r5, r9, #1
 8004f4c:	42ab      	cmp	r3, r5
 8004f4e:	db31      	blt.n	8004fb4 <__lshift+0x84>
 8004f50:	4638      	mov	r0, r7
 8004f52:	f7ff fe34 	bl	8004bbe <_Balloc>
 8004f56:	2200      	movs	r2, #0
 8004f58:	4680      	mov	r8, r0
 8004f5a:	f100 0314 	add.w	r3, r0, #20
 8004f5e:	4611      	mov	r1, r2
 8004f60:	4552      	cmp	r2, sl
 8004f62:	db2a      	blt.n	8004fba <__lshift+0x8a>
 8004f64:	6920      	ldr	r0, [r4, #16]
 8004f66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004f6a:	f104 0114 	add.w	r1, r4, #20
 8004f6e:	f016 021f 	ands.w	r2, r6, #31
 8004f72:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8004f76:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004f7a:	d022      	beq.n	8004fc2 <__lshift+0x92>
 8004f7c:	f1c2 0c20 	rsb	ip, r2, #32
 8004f80:	2000      	movs	r0, #0
 8004f82:	680e      	ldr	r6, [r1, #0]
 8004f84:	4096      	lsls	r6, r2
 8004f86:	4330      	orrs	r0, r6
 8004f88:	f843 0b04 	str.w	r0, [r3], #4
 8004f8c:	f851 0b04 	ldr.w	r0, [r1], #4
 8004f90:	458e      	cmp	lr, r1
 8004f92:	fa20 f00c 	lsr.w	r0, r0, ip
 8004f96:	d8f4      	bhi.n	8004f82 <__lshift+0x52>
 8004f98:	6018      	str	r0, [r3, #0]
 8004f9a:	b108      	cbz	r0, 8004fa0 <__lshift+0x70>
 8004f9c:	f109 0502 	add.w	r5, r9, #2
 8004fa0:	3d01      	subs	r5, #1
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	f8c8 5010 	str.w	r5, [r8, #16]
 8004fa8:	4621      	mov	r1, r4
 8004faa:	f7ff fe3c 	bl	8004c26 <_Bfree>
 8004fae:	4640      	mov	r0, r8
 8004fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb4:	3101      	adds	r1, #1
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	e7c8      	b.n	8004f4c <__lshift+0x1c>
 8004fba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004fbe:	3201      	adds	r2, #1
 8004fc0:	e7ce      	b.n	8004f60 <__lshift+0x30>
 8004fc2:	3b04      	subs	r3, #4
 8004fc4:	f851 2b04 	ldr.w	r2, [r1], #4
 8004fc8:	f843 2f04 	str.w	r2, [r3, #4]!
 8004fcc:	458e      	cmp	lr, r1
 8004fce:	d8f9      	bhi.n	8004fc4 <__lshift+0x94>
 8004fd0:	e7e6      	b.n	8004fa0 <__lshift+0x70>

08004fd2 <__mcmp>:
 8004fd2:	6903      	ldr	r3, [r0, #16]
 8004fd4:	690a      	ldr	r2, [r1, #16]
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	b530      	push	{r4, r5, lr}
 8004fda:	d10c      	bne.n	8004ff6 <__mcmp+0x24>
 8004fdc:	0092      	lsls	r2, r2, #2
 8004fde:	3014      	adds	r0, #20
 8004fe0:	3114      	adds	r1, #20
 8004fe2:	1884      	adds	r4, r0, r2
 8004fe4:	4411      	add	r1, r2
 8004fe6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004fea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004fee:	4295      	cmp	r5, r2
 8004ff0:	d003      	beq.n	8004ffa <__mcmp+0x28>
 8004ff2:	d305      	bcc.n	8005000 <__mcmp+0x2e>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	bd30      	pop	{r4, r5, pc}
 8004ffa:	42a0      	cmp	r0, r4
 8004ffc:	d3f3      	bcc.n	8004fe6 <__mcmp+0x14>
 8004ffe:	e7fa      	b.n	8004ff6 <__mcmp+0x24>
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
 8005004:	e7f7      	b.n	8004ff6 <__mcmp+0x24>

08005006 <__mdiff>:
 8005006:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800500a:	460d      	mov	r5, r1
 800500c:	4607      	mov	r7, r0
 800500e:	4611      	mov	r1, r2
 8005010:	4628      	mov	r0, r5
 8005012:	4614      	mov	r4, r2
 8005014:	f7ff ffdd 	bl	8004fd2 <__mcmp>
 8005018:	1e06      	subs	r6, r0, #0
 800501a:	d108      	bne.n	800502e <__mdiff+0x28>
 800501c:	4631      	mov	r1, r6
 800501e:	4638      	mov	r0, r7
 8005020:	f7ff fdcd 	bl	8004bbe <_Balloc>
 8005024:	2301      	movs	r3, #1
 8005026:	6103      	str	r3, [r0, #16]
 8005028:	6146      	str	r6, [r0, #20]
 800502a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800502e:	bfa4      	itt	ge
 8005030:	4623      	movge	r3, r4
 8005032:	462c      	movge	r4, r5
 8005034:	4638      	mov	r0, r7
 8005036:	6861      	ldr	r1, [r4, #4]
 8005038:	bfa6      	itte	ge
 800503a:	461d      	movge	r5, r3
 800503c:	2600      	movge	r6, #0
 800503e:	2601      	movlt	r6, #1
 8005040:	f7ff fdbd 	bl	8004bbe <_Balloc>
 8005044:	692b      	ldr	r3, [r5, #16]
 8005046:	60c6      	str	r6, [r0, #12]
 8005048:	6926      	ldr	r6, [r4, #16]
 800504a:	f105 0914 	add.w	r9, r5, #20
 800504e:	f104 0214 	add.w	r2, r4, #20
 8005052:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005056:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800505a:	f100 0514 	add.w	r5, r0, #20
 800505e:	f04f 0c00 	mov.w	ip, #0
 8005062:	f852 ab04 	ldr.w	sl, [r2], #4
 8005066:	f859 4b04 	ldr.w	r4, [r9], #4
 800506a:	fa1c f18a 	uxtah	r1, ip, sl
 800506e:	b2a3      	uxth	r3, r4
 8005070:	1ac9      	subs	r1, r1, r3
 8005072:	0c23      	lsrs	r3, r4, #16
 8005074:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005078:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800507c:	b289      	uxth	r1, r1
 800507e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005082:	45c8      	cmp	r8, r9
 8005084:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005088:	4696      	mov	lr, r2
 800508a:	f845 3b04 	str.w	r3, [r5], #4
 800508e:	d8e8      	bhi.n	8005062 <__mdiff+0x5c>
 8005090:	45be      	cmp	lr, r7
 8005092:	d305      	bcc.n	80050a0 <__mdiff+0x9a>
 8005094:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005098:	b18b      	cbz	r3, 80050be <__mdiff+0xb8>
 800509a:	6106      	str	r6, [r0, #16]
 800509c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a0:	f85e 1b04 	ldr.w	r1, [lr], #4
 80050a4:	fa1c f381 	uxtah	r3, ip, r1
 80050a8:	141a      	asrs	r2, r3, #16
 80050aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80050b8:	f845 3b04 	str.w	r3, [r5], #4
 80050bc:	e7e8      	b.n	8005090 <__mdiff+0x8a>
 80050be:	3e01      	subs	r6, #1
 80050c0:	e7e8      	b.n	8005094 <__mdiff+0x8e>

080050c2 <__d2b>:
 80050c2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80050c6:	460e      	mov	r6, r1
 80050c8:	2101      	movs	r1, #1
 80050ca:	ec59 8b10 	vmov	r8, r9, d0
 80050ce:	4615      	mov	r5, r2
 80050d0:	f7ff fd75 	bl	8004bbe <_Balloc>
 80050d4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80050d8:	4607      	mov	r7, r0
 80050da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80050de:	bb34      	cbnz	r4, 800512e <__d2b+0x6c>
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	f1b8 0f00 	cmp.w	r8, #0
 80050e6:	d027      	beq.n	8005138 <__d2b+0x76>
 80050e8:	a802      	add	r0, sp, #8
 80050ea:	f840 8d08 	str.w	r8, [r0, #-8]!
 80050ee:	f7ff fe0b 	bl	8004d08 <__lo0bits>
 80050f2:	9900      	ldr	r1, [sp, #0]
 80050f4:	b1f0      	cbz	r0, 8005134 <__d2b+0x72>
 80050f6:	9a01      	ldr	r2, [sp, #4]
 80050f8:	f1c0 0320 	rsb	r3, r0, #32
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	430b      	orrs	r3, r1
 8005102:	40c2      	lsrs	r2, r0
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	9201      	str	r2, [sp, #4]
 8005108:	9b01      	ldr	r3, [sp, #4]
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	2b00      	cmp	r3, #0
 800510e:	bf14      	ite	ne
 8005110:	2102      	movne	r1, #2
 8005112:	2101      	moveq	r1, #1
 8005114:	6139      	str	r1, [r7, #16]
 8005116:	b1c4      	cbz	r4, 800514a <__d2b+0x88>
 8005118:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800511c:	4404      	add	r4, r0
 800511e:	6034      	str	r4, [r6, #0]
 8005120:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005124:	6028      	str	r0, [r5, #0]
 8005126:	4638      	mov	r0, r7
 8005128:	b003      	add	sp, #12
 800512a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800512e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005132:	e7d5      	b.n	80050e0 <__d2b+0x1e>
 8005134:	6179      	str	r1, [r7, #20]
 8005136:	e7e7      	b.n	8005108 <__d2b+0x46>
 8005138:	a801      	add	r0, sp, #4
 800513a:	f7ff fde5 	bl	8004d08 <__lo0bits>
 800513e:	9b01      	ldr	r3, [sp, #4]
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	2101      	movs	r1, #1
 8005144:	6139      	str	r1, [r7, #16]
 8005146:	3020      	adds	r0, #32
 8005148:	e7e5      	b.n	8005116 <__d2b+0x54>
 800514a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800514e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005152:	6030      	str	r0, [r6, #0]
 8005154:	6918      	ldr	r0, [r3, #16]
 8005156:	f7ff fdb8 	bl	8004cca <__hi0bits>
 800515a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800515e:	e7e1      	b.n	8005124 <__d2b+0x62>

08005160 <_calloc_r>:
 8005160:	b538      	push	{r3, r4, r5, lr}
 8005162:	fb02 f401 	mul.w	r4, r2, r1
 8005166:	4621      	mov	r1, r4
 8005168:	f000 f856 	bl	8005218 <_malloc_r>
 800516c:	4605      	mov	r5, r0
 800516e:	b118      	cbz	r0, 8005178 <_calloc_r+0x18>
 8005170:	4622      	mov	r2, r4
 8005172:	2100      	movs	r1, #0
 8005174:	f7ff fd1b 	bl	8004bae <memset>
 8005178:	4628      	mov	r0, r5
 800517a:	bd38      	pop	{r3, r4, r5, pc}

0800517c <_free_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	4605      	mov	r5, r0
 8005180:	2900      	cmp	r1, #0
 8005182:	d045      	beq.n	8005210 <_free_r+0x94>
 8005184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005188:	1f0c      	subs	r4, r1, #4
 800518a:	2b00      	cmp	r3, #0
 800518c:	bfb8      	it	lt
 800518e:	18e4      	addlt	r4, r4, r3
 8005190:	f000 fa9c 	bl	80056cc <__malloc_lock>
 8005194:	4a1f      	ldr	r2, [pc, #124]	; (8005214 <_free_r+0x98>)
 8005196:	6813      	ldr	r3, [r2, #0]
 8005198:	4610      	mov	r0, r2
 800519a:	b933      	cbnz	r3, 80051aa <_free_r+0x2e>
 800519c:	6063      	str	r3, [r4, #4]
 800519e:	6014      	str	r4, [r2, #0]
 80051a0:	4628      	mov	r0, r5
 80051a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051a6:	f000 ba92 	b.w	80056ce <__malloc_unlock>
 80051aa:	42a3      	cmp	r3, r4
 80051ac:	d90c      	bls.n	80051c8 <_free_r+0x4c>
 80051ae:	6821      	ldr	r1, [r4, #0]
 80051b0:	1862      	adds	r2, r4, r1
 80051b2:	4293      	cmp	r3, r2
 80051b4:	bf04      	itt	eq
 80051b6:	681a      	ldreq	r2, [r3, #0]
 80051b8:	685b      	ldreq	r3, [r3, #4]
 80051ba:	6063      	str	r3, [r4, #4]
 80051bc:	bf04      	itt	eq
 80051be:	1852      	addeq	r2, r2, r1
 80051c0:	6022      	streq	r2, [r4, #0]
 80051c2:	6004      	str	r4, [r0, #0]
 80051c4:	e7ec      	b.n	80051a0 <_free_r+0x24>
 80051c6:	4613      	mov	r3, r2
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	b10a      	cbz	r2, 80051d0 <_free_r+0x54>
 80051cc:	42a2      	cmp	r2, r4
 80051ce:	d9fa      	bls.n	80051c6 <_free_r+0x4a>
 80051d0:	6819      	ldr	r1, [r3, #0]
 80051d2:	1858      	adds	r0, r3, r1
 80051d4:	42a0      	cmp	r0, r4
 80051d6:	d10b      	bne.n	80051f0 <_free_r+0x74>
 80051d8:	6820      	ldr	r0, [r4, #0]
 80051da:	4401      	add	r1, r0
 80051dc:	1858      	adds	r0, r3, r1
 80051de:	4282      	cmp	r2, r0
 80051e0:	6019      	str	r1, [r3, #0]
 80051e2:	d1dd      	bne.n	80051a0 <_free_r+0x24>
 80051e4:	6810      	ldr	r0, [r2, #0]
 80051e6:	6852      	ldr	r2, [r2, #4]
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	4401      	add	r1, r0
 80051ec:	6019      	str	r1, [r3, #0]
 80051ee:	e7d7      	b.n	80051a0 <_free_r+0x24>
 80051f0:	d902      	bls.n	80051f8 <_free_r+0x7c>
 80051f2:	230c      	movs	r3, #12
 80051f4:	602b      	str	r3, [r5, #0]
 80051f6:	e7d3      	b.n	80051a0 <_free_r+0x24>
 80051f8:	6820      	ldr	r0, [r4, #0]
 80051fa:	1821      	adds	r1, r4, r0
 80051fc:	428a      	cmp	r2, r1
 80051fe:	bf04      	itt	eq
 8005200:	6811      	ldreq	r1, [r2, #0]
 8005202:	6852      	ldreq	r2, [r2, #4]
 8005204:	6062      	str	r2, [r4, #4]
 8005206:	bf04      	itt	eq
 8005208:	1809      	addeq	r1, r1, r0
 800520a:	6021      	streq	r1, [r4, #0]
 800520c:	605c      	str	r4, [r3, #4]
 800520e:	e7c7      	b.n	80051a0 <_free_r+0x24>
 8005210:	bd38      	pop	{r3, r4, r5, pc}
 8005212:	bf00      	nop
 8005214:	20000224 	.word	0x20000224

08005218 <_malloc_r>:
 8005218:	b570      	push	{r4, r5, r6, lr}
 800521a:	1ccd      	adds	r5, r1, #3
 800521c:	f025 0503 	bic.w	r5, r5, #3
 8005220:	3508      	adds	r5, #8
 8005222:	2d0c      	cmp	r5, #12
 8005224:	bf38      	it	cc
 8005226:	250c      	movcc	r5, #12
 8005228:	2d00      	cmp	r5, #0
 800522a:	4606      	mov	r6, r0
 800522c:	db01      	blt.n	8005232 <_malloc_r+0x1a>
 800522e:	42a9      	cmp	r1, r5
 8005230:	d903      	bls.n	800523a <_malloc_r+0x22>
 8005232:	230c      	movs	r3, #12
 8005234:	6033      	str	r3, [r6, #0]
 8005236:	2000      	movs	r0, #0
 8005238:	bd70      	pop	{r4, r5, r6, pc}
 800523a:	f000 fa47 	bl	80056cc <__malloc_lock>
 800523e:	4a23      	ldr	r2, [pc, #140]	; (80052cc <_malloc_r+0xb4>)
 8005240:	6814      	ldr	r4, [r2, #0]
 8005242:	4621      	mov	r1, r4
 8005244:	b991      	cbnz	r1, 800526c <_malloc_r+0x54>
 8005246:	4c22      	ldr	r4, [pc, #136]	; (80052d0 <_malloc_r+0xb8>)
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	b91b      	cbnz	r3, 8005254 <_malloc_r+0x3c>
 800524c:	4630      	mov	r0, r6
 800524e:	f000 f981 	bl	8005554 <_sbrk_r>
 8005252:	6020      	str	r0, [r4, #0]
 8005254:	4629      	mov	r1, r5
 8005256:	4630      	mov	r0, r6
 8005258:	f000 f97c 	bl	8005554 <_sbrk_r>
 800525c:	1c43      	adds	r3, r0, #1
 800525e:	d126      	bne.n	80052ae <_malloc_r+0x96>
 8005260:	230c      	movs	r3, #12
 8005262:	6033      	str	r3, [r6, #0]
 8005264:	4630      	mov	r0, r6
 8005266:	f000 fa32 	bl	80056ce <__malloc_unlock>
 800526a:	e7e4      	b.n	8005236 <_malloc_r+0x1e>
 800526c:	680b      	ldr	r3, [r1, #0]
 800526e:	1b5b      	subs	r3, r3, r5
 8005270:	d41a      	bmi.n	80052a8 <_malloc_r+0x90>
 8005272:	2b0b      	cmp	r3, #11
 8005274:	d90f      	bls.n	8005296 <_malloc_r+0x7e>
 8005276:	600b      	str	r3, [r1, #0]
 8005278:	50cd      	str	r5, [r1, r3]
 800527a:	18cc      	adds	r4, r1, r3
 800527c:	4630      	mov	r0, r6
 800527e:	f000 fa26 	bl	80056ce <__malloc_unlock>
 8005282:	f104 000b 	add.w	r0, r4, #11
 8005286:	1d23      	adds	r3, r4, #4
 8005288:	f020 0007 	bic.w	r0, r0, #7
 800528c:	1ac3      	subs	r3, r0, r3
 800528e:	d01b      	beq.n	80052c8 <_malloc_r+0xb0>
 8005290:	425a      	negs	r2, r3
 8005292:	50e2      	str	r2, [r4, r3]
 8005294:	bd70      	pop	{r4, r5, r6, pc}
 8005296:	428c      	cmp	r4, r1
 8005298:	bf0d      	iteet	eq
 800529a:	6863      	ldreq	r3, [r4, #4]
 800529c:	684b      	ldrne	r3, [r1, #4]
 800529e:	6063      	strne	r3, [r4, #4]
 80052a0:	6013      	streq	r3, [r2, #0]
 80052a2:	bf18      	it	ne
 80052a4:	460c      	movne	r4, r1
 80052a6:	e7e9      	b.n	800527c <_malloc_r+0x64>
 80052a8:	460c      	mov	r4, r1
 80052aa:	6849      	ldr	r1, [r1, #4]
 80052ac:	e7ca      	b.n	8005244 <_malloc_r+0x2c>
 80052ae:	1cc4      	adds	r4, r0, #3
 80052b0:	f024 0403 	bic.w	r4, r4, #3
 80052b4:	42a0      	cmp	r0, r4
 80052b6:	d005      	beq.n	80052c4 <_malloc_r+0xac>
 80052b8:	1a21      	subs	r1, r4, r0
 80052ba:	4630      	mov	r0, r6
 80052bc:	f000 f94a 	bl	8005554 <_sbrk_r>
 80052c0:	3001      	adds	r0, #1
 80052c2:	d0cd      	beq.n	8005260 <_malloc_r+0x48>
 80052c4:	6025      	str	r5, [r4, #0]
 80052c6:	e7d9      	b.n	800527c <_malloc_r+0x64>
 80052c8:	bd70      	pop	{r4, r5, r6, pc}
 80052ca:	bf00      	nop
 80052cc:	20000224 	.word	0x20000224
 80052d0:	20000228 	.word	0x20000228

080052d4 <__sfputc_r>:
 80052d4:	6893      	ldr	r3, [r2, #8]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	2b00      	cmp	r3, #0
 80052da:	b410      	push	{r4}
 80052dc:	6093      	str	r3, [r2, #8]
 80052de:	da09      	bge.n	80052f4 <__sfputc_r+0x20>
 80052e0:	6994      	ldr	r4, [r2, #24]
 80052e2:	42a3      	cmp	r3, r4
 80052e4:	db02      	blt.n	80052ec <__sfputc_r+0x18>
 80052e6:	b2cb      	uxtb	r3, r1
 80052e8:	2b0a      	cmp	r3, #10
 80052ea:	d103      	bne.n	80052f4 <__sfputc_r+0x20>
 80052ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052f0:	f7fe bb40 	b.w	8003974 <__swbuf_r>
 80052f4:	6813      	ldr	r3, [r2, #0]
 80052f6:	1c58      	adds	r0, r3, #1
 80052f8:	6010      	str	r0, [r2, #0]
 80052fa:	7019      	strb	r1, [r3, #0]
 80052fc:	b2c8      	uxtb	r0, r1
 80052fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005302:	4770      	bx	lr

08005304 <__sfputs_r>:
 8005304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005306:	4606      	mov	r6, r0
 8005308:	460f      	mov	r7, r1
 800530a:	4614      	mov	r4, r2
 800530c:	18d5      	adds	r5, r2, r3
 800530e:	42ac      	cmp	r4, r5
 8005310:	d101      	bne.n	8005316 <__sfputs_r+0x12>
 8005312:	2000      	movs	r0, #0
 8005314:	e007      	b.n	8005326 <__sfputs_r+0x22>
 8005316:	463a      	mov	r2, r7
 8005318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800531c:	4630      	mov	r0, r6
 800531e:	f7ff ffd9 	bl	80052d4 <__sfputc_r>
 8005322:	1c43      	adds	r3, r0, #1
 8005324:	d1f3      	bne.n	800530e <__sfputs_r+0xa>
 8005326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005328 <_vfiprintf_r>:
 8005328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800532c:	b09d      	sub	sp, #116	; 0x74
 800532e:	460c      	mov	r4, r1
 8005330:	4617      	mov	r7, r2
 8005332:	9303      	str	r3, [sp, #12]
 8005334:	4606      	mov	r6, r0
 8005336:	b118      	cbz	r0, 8005340 <_vfiprintf_r+0x18>
 8005338:	6983      	ldr	r3, [r0, #24]
 800533a:	b90b      	cbnz	r3, 8005340 <_vfiprintf_r+0x18>
 800533c:	f7ff fb28 	bl	8004990 <__sinit>
 8005340:	4b7c      	ldr	r3, [pc, #496]	; (8005534 <_vfiprintf_r+0x20c>)
 8005342:	429c      	cmp	r4, r3
 8005344:	d157      	bne.n	80053f6 <_vfiprintf_r+0xce>
 8005346:	6874      	ldr	r4, [r6, #4]
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	0718      	lsls	r0, r3, #28
 800534c:	d55d      	bpl.n	800540a <_vfiprintf_r+0xe2>
 800534e:	6923      	ldr	r3, [r4, #16]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d05a      	beq.n	800540a <_vfiprintf_r+0xe2>
 8005354:	2300      	movs	r3, #0
 8005356:	9309      	str	r3, [sp, #36]	; 0x24
 8005358:	2320      	movs	r3, #32
 800535a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800535e:	2330      	movs	r3, #48	; 0x30
 8005360:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005364:	f04f 0b01 	mov.w	fp, #1
 8005368:	46b8      	mov	r8, r7
 800536a:	4645      	mov	r5, r8
 800536c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	d155      	bne.n	8005420 <_vfiprintf_r+0xf8>
 8005374:	ebb8 0a07 	subs.w	sl, r8, r7
 8005378:	d00b      	beq.n	8005392 <_vfiprintf_r+0x6a>
 800537a:	4653      	mov	r3, sl
 800537c:	463a      	mov	r2, r7
 800537e:	4621      	mov	r1, r4
 8005380:	4630      	mov	r0, r6
 8005382:	f7ff ffbf 	bl	8005304 <__sfputs_r>
 8005386:	3001      	adds	r0, #1
 8005388:	f000 80c4 	beq.w	8005514 <_vfiprintf_r+0x1ec>
 800538c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800538e:	4453      	add	r3, sl
 8005390:	9309      	str	r3, [sp, #36]	; 0x24
 8005392:	f898 3000 	ldrb.w	r3, [r8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	f000 80bc 	beq.w	8005514 <_vfiprintf_r+0x1ec>
 800539c:	2300      	movs	r3, #0
 800539e:	f04f 32ff 	mov.w	r2, #4294967295
 80053a2:	9304      	str	r3, [sp, #16]
 80053a4:	9307      	str	r3, [sp, #28]
 80053a6:	9205      	str	r2, [sp, #20]
 80053a8:	9306      	str	r3, [sp, #24]
 80053aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053ae:	931a      	str	r3, [sp, #104]	; 0x68
 80053b0:	2205      	movs	r2, #5
 80053b2:	7829      	ldrb	r1, [r5, #0]
 80053b4:	4860      	ldr	r0, [pc, #384]	; (8005538 <_vfiprintf_r+0x210>)
 80053b6:	f7fa ff13 	bl	80001e0 <memchr>
 80053ba:	f105 0801 	add.w	r8, r5, #1
 80053be:	9b04      	ldr	r3, [sp, #16]
 80053c0:	2800      	cmp	r0, #0
 80053c2:	d131      	bne.n	8005428 <_vfiprintf_r+0x100>
 80053c4:	06d9      	lsls	r1, r3, #27
 80053c6:	bf44      	itt	mi
 80053c8:	2220      	movmi	r2, #32
 80053ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80053ce:	071a      	lsls	r2, r3, #28
 80053d0:	bf44      	itt	mi
 80053d2:	222b      	movmi	r2, #43	; 0x2b
 80053d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80053d8:	782a      	ldrb	r2, [r5, #0]
 80053da:	2a2a      	cmp	r2, #42	; 0x2a
 80053dc:	d02c      	beq.n	8005438 <_vfiprintf_r+0x110>
 80053de:	9a07      	ldr	r2, [sp, #28]
 80053e0:	2100      	movs	r1, #0
 80053e2:	200a      	movs	r0, #10
 80053e4:	46a8      	mov	r8, r5
 80053e6:	3501      	adds	r5, #1
 80053e8:	f898 3000 	ldrb.w	r3, [r8]
 80053ec:	3b30      	subs	r3, #48	; 0x30
 80053ee:	2b09      	cmp	r3, #9
 80053f0:	d96d      	bls.n	80054ce <_vfiprintf_r+0x1a6>
 80053f2:	b371      	cbz	r1, 8005452 <_vfiprintf_r+0x12a>
 80053f4:	e026      	b.n	8005444 <_vfiprintf_r+0x11c>
 80053f6:	4b51      	ldr	r3, [pc, #324]	; (800553c <_vfiprintf_r+0x214>)
 80053f8:	429c      	cmp	r4, r3
 80053fa:	d101      	bne.n	8005400 <_vfiprintf_r+0xd8>
 80053fc:	68b4      	ldr	r4, [r6, #8]
 80053fe:	e7a3      	b.n	8005348 <_vfiprintf_r+0x20>
 8005400:	4b4f      	ldr	r3, [pc, #316]	; (8005540 <_vfiprintf_r+0x218>)
 8005402:	429c      	cmp	r4, r3
 8005404:	bf08      	it	eq
 8005406:	68f4      	ldreq	r4, [r6, #12]
 8005408:	e79e      	b.n	8005348 <_vfiprintf_r+0x20>
 800540a:	4621      	mov	r1, r4
 800540c:	4630      	mov	r0, r6
 800540e:	f7fe fb03 	bl	8003a18 <__swsetup_r>
 8005412:	2800      	cmp	r0, #0
 8005414:	d09e      	beq.n	8005354 <_vfiprintf_r+0x2c>
 8005416:	f04f 30ff 	mov.w	r0, #4294967295
 800541a:	b01d      	add	sp, #116	; 0x74
 800541c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005420:	2b25      	cmp	r3, #37	; 0x25
 8005422:	d0a7      	beq.n	8005374 <_vfiprintf_r+0x4c>
 8005424:	46a8      	mov	r8, r5
 8005426:	e7a0      	b.n	800536a <_vfiprintf_r+0x42>
 8005428:	4a43      	ldr	r2, [pc, #268]	; (8005538 <_vfiprintf_r+0x210>)
 800542a:	1a80      	subs	r0, r0, r2
 800542c:	fa0b f000 	lsl.w	r0, fp, r0
 8005430:	4318      	orrs	r0, r3
 8005432:	9004      	str	r0, [sp, #16]
 8005434:	4645      	mov	r5, r8
 8005436:	e7bb      	b.n	80053b0 <_vfiprintf_r+0x88>
 8005438:	9a03      	ldr	r2, [sp, #12]
 800543a:	1d11      	adds	r1, r2, #4
 800543c:	6812      	ldr	r2, [r2, #0]
 800543e:	9103      	str	r1, [sp, #12]
 8005440:	2a00      	cmp	r2, #0
 8005442:	db01      	blt.n	8005448 <_vfiprintf_r+0x120>
 8005444:	9207      	str	r2, [sp, #28]
 8005446:	e004      	b.n	8005452 <_vfiprintf_r+0x12a>
 8005448:	4252      	negs	r2, r2
 800544a:	f043 0302 	orr.w	r3, r3, #2
 800544e:	9207      	str	r2, [sp, #28]
 8005450:	9304      	str	r3, [sp, #16]
 8005452:	f898 3000 	ldrb.w	r3, [r8]
 8005456:	2b2e      	cmp	r3, #46	; 0x2e
 8005458:	d110      	bne.n	800547c <_vfiprintf_r+0x154>
 800545a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800545e:	2b2a      	cmp	r3, #42	; 0x2a
 8005460:	f108 0101 	add.w	r1, r8, #1
 8005464:	d137      	bne.n	80054d6 <_vfiprintf_r+0x1ae>
 8005466:	9b03      	ldr	r3, [sp, #12]
 8005468:	1d1a      	adds	r2, r3, #4
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	9203      	str	r2, [sp, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	bfb8      	it	lt
 8005472:	f04f 33ff 	movlt.w	r3, #4294967295
 8005476:	f108 0802 	add.w	r8, r8, #2
 800547a:	9305      	str	r3, [sp, #20]
 800547c:	4d31      	ldr	r5, [pc, #196]	; (8005544 <_vfiprintf_r+0x21c>)
 800547e:	f898 1000 	ldrb.w	r1, [r8]
 8005482:	2203      	movs	r2, #3
 8005484:	4628      	mov	r0, r5
 8005486:	f7fa feab 	bl	80001e0 <memchr>
 800548a:	b140      	cbz	r0, 800549e <_vfiprintf_r+0x176>
 800548c:	2340      	movs	r3, #64	; 0x40
 800548e:	1b40      	subs	r0, r0, r5
 8005490:	fa03 f000 	lsl.w	r0, r3, r0
 8005494:	9b04      	ldr	r3, [sp, #16]
 8005496:	4303      	orrs	r3, r0
 8005498:	9304      	str	r3, [sp, #16]
 800549a:	f108 0801 	add.w	r8, r8, #1
 800549e:	f898 1000 	ldrb.w	r1, [r8]
 80054a2:	4829      	ldr	r0, [pc, #164]	; (8005548 <_vfiprintf_r+0x220>)
 80054a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054a8:	2206      	movs	r2, #6
 80054aa:	f108 0701 	add.w	r7, r8, #1
 80054ae:	f7fa fe97 	bl	80001e0 <memchr>
 80054b2:	2800      	cmp	r0, #0
 80054b4:	d034      	beq.n	8005520 <_vfiprintf_r+0x1f8>
 80054b6:	4b25      	ldr	r3, [pc, #148]	; (800554c <_vfiprintf_r+0x224>)
 80054b8:	bb03      	cbnz	r3, 80054fc <_vfiprintf_r+0x1d4>
 80054ba:	9b03      	ldr	r3, [sp, #12]
 80054bc:	3307      	adds	r3, #7
 80054be:	f023 0307 	bic.w	r3, r3, #7
 80054c2:	3308      	adds	r3, #8
 80054c4:	9303      	str	r3, [sp, #12]
 80054c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c8:	444b      	add	r3, r9
 80054ca:	9309      	str	r3, [sp, #36]	; 0x24
 80054cc:	e74c      	b.n	8005368 <_vfiprintf_r+0x40>
 80054ce:	fb00 3202 	mla	r2, r0, r2, r3
 80054d2:	2101      	movs	r1, #1
 80054d4:	e786      	b.n	80053e4 <_vfiprintf_r+0xbc>
 80054d6:	2300      	movs	r3, #0
 80054d8:	9305      	str	r3, [sp, #20]
 80054da:	4618      	mov	r0, r3
 80054dc:	250a      	movs	r5, #10
 80054de:	4688      	mov	r8, r1
 80054e0:	3101      	adds	r1, #1
 80054e2:	f898 2000 	ldrb.w	r2, [r8]
 80054e6:	3a30      	subs	r2, #48	; 0x30
 80054e8:	2a09      	cmp	r2, #9
 80054ea:	d903      	bls.n	80054f4 <_vfiprintf_r+0x1cc>
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0c5      	beq.n	800547c <_vfiprintf_r+0x154>
 80054f0:	9005      	str	r0, [sp, #20]
 80054f2:	e7c3      	b.n	800547c <_vfiprintf_r+0x154>
 80054f4:	fb05 2000 	mla	r0, r5, r0, r2
 80054f8:	2301      	movs	r3, #1
 80054fa:	e7f0      	b.n	80054de <_vfiprintf_r+0x1b6>
 80054fc:	ab03      	add	r3, sp, #12
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	4622      	mov	r2, r4
 8005502:	4b13      	ldr	r3, [pc, #76]	; (8005550 <_vfiprintf_r+0x228>)
 8005504:	a904      	add	r1, sp, #16
 8005506:	4630      	mov	r0, r6
 8005508:	f7fd fde2 	bl	80030d0 <_printf_float>
 800550c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005510:	4681      	mov	r9, r0
 8005512:	d1d8      	bne.n	80054c6 <_vfiprintf_r+0x19e>
 8005514:	89a3      	ldrh	r3, [r4, #12]
 8005516:	065b      	lsls	r3, r3, #25
 8005518:	f53f af7d 	bmi.w	8005416 <_vfiprintf_r+0xee>
 800551c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800551e:	e77c      	b.n	800541a <_vfiprintf_r+0xf2>
 8005520:	ab03      	add	r3, sp, #12
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	4622      	mov	r2, r4
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <_vfiprintf_r+0x228>)
 8005528:	a904      	add	r1, sp, #16
 800552a:	4630      	mov	r0, r6
 800552c:	f7fe f886 	bl	800363c <_printf_i>
 8005530:	e7ec      	b.n	800550c <_vfiprintf_r+0x1e4>
 8005532:	bf00      	nop
 8005534:	080058ac 	.word	0x080058ac
 8005538:	080059ec 	.word	0x080059ec
 800553c:	080058cc 	.word	0x080058cc
 8005540:	0800588c 	.word	0x0800588c
 8005544:	080059f2 	.word	0x080059f2
 8005548:	080059f6 	.word	0x080059f6
 800554c:	080030d1 	.word	0x080030d1
 8005550:	08005305 	.word	0x08005305

08005554 <_sbrk_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4c06      	ldr	r4, [pc, #24]	; (8005570 <_sbrk_r+0x1c>)
 8005558:	2300      	movs	r3, #0
 800555a:	4605      	mov	r5, r0
 800555c:	4608      	mov	r0, r1
 800555e:	6023      	str	r3, [r4, #0]
 8005560:	f7fc ffe4 	bl	800252c <_sbrk>
 8005564:	1c43      	adds	r3, r0, #1
 8005566:	d102      	bne.n	800556e <_sbrk_r+0x1a>
 8005568:	6823      	ldr	r3, [r4, #0]
 800556a:	b103      	cbz	r3, 800556e <_sbrk_r+0x1a>
 800556c:	602b      	str	r3, [r5, #0]
 800556e:	bd38      	pop	{r3, r4, r5, pc}
 8005570:	2000022c 	.word	0x2000022c

08005574 <__sread>:
 8005574:	b510      	push	{r4, lr}
 8005576:	460c      	mov	r4, r1
 8005578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800557c:	f000 f8a8 	bl	80056d0 <_read_r>
 8005580:	2800      	cmp	r0, #0
 8005582:	bfab      	itete	ge
 8005584:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005586:	89a3      	ldrhlt	r3, [r4, #12]
 8005588:	181b      	addge	r3, r3, r0
 800558a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800558e:	bfac      	ite	ge
 8005590:	6563      	strge	r3, [r4, #84]	; 0x54
 8005592:	81a3      	strhlt	r3, [r4, #12]
 8005594:	bd10      	pop	{r4, pc}

08005596 <__swrite>:
 8005596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800559a:	461f      	mov	r7, r3
 800559c:	898b      	ldrh	r3, [r1, #12]
 800559e:	05db      	lsls	r3, r3, #23
 80055a0:	4605      	mov	r5, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	4616      	mov	r6, r2
 80055a6:	d505      	bpl.n	80055b4 <__swrite+0x1e>
 80055a8:	2302      	movs	r3, #2
 80055aa:	2200      	movs	r2, #0
 80055ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055b0:	f000 f868 	bl	8005684 <_lseek_r>
 80055b4:	89a3      	ldrh	r3, [r4, #12]
 80055b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055be:	81a3      	strh	r3, [r4, #12]
 80055c0:	4632      	mov	r2, r6
 80055c2:	463b      	mov	r3, r7
 80055c4:	4628      	mov	r0, r5
 80055c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055ca:	f000 b817 	b.w	80055fc <_write_r>

080055ce <__sseek>:
 80055ce:	b510      	push	{r4, lr}
 80055d0:	460c      	mov	r4, r1
 80055d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d6:	f000 f855 	bl	8005684 <_lseek_r>
 80055da:	1c43      	adds	r3, r0, #1
 80055dc:	89a3      	ldrh	r3, [r4, #12]
 80055de:	bf15      	itete	ne
 80055e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80055e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80055e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80055ea:	81a3      	strheq	r3, [r4, #12]
 80055ec:	bf18      	it	ne
 80055ee:	81a3      	strhne	r3, [r4, #12]
 80055f0:	bd10      	pop	{r4, pc}

080055f2 <__sclose>:
 80055f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f6:	f000 b813 	b.w	8005620 <_close_r>
	...

080055fc <_write_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4c07      	ldr	r4, [pc, #28]	; (800561c <_write_r+0x20>)
 8005600:	4605      	mov	r5, r0
 8005602:	4608      	mov	r0, r1
 8005604:	4611      	mov	r1, r2
 8005606:	2200      	movs	r2, #0
 8005608:	6022      	str	r2, [r4, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	f7fc ff71 	bl	80024f2 <_write>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d102      	bne.n	800561a <_write_r+0x1e>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	b103      	cbz	r3, 800561a <_write_r+0x1e>
 8005618:	602b      	str	r3, [r5, #0]
 800561a:	bd38      	pop	{r3, r4, r5, pc}
 800561c:	2000022c 	.word	0x2000022c

08005620 <_close_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4c06      	ldr	r4, [pc, #24]	; (800563c <_close_r+0x1c>)
 8005624:	2300      	movs	r3, #0
 8005626:	4605      	mov	r5, r0
 8005628:	4608      	mov	r0, r1
 800562a:	6023      	str	r3, [r4, #0]
 800562c:	f7fc ffaa 	bl	8002584 <_close>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	d102      	bne.n	800563a <_close_r+0x1a>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	b103      	cbz	r3, 800563a <_close_r+0x1a>
 8005638:	602b      	str	r3, [r5, #0]
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	2000022c 	.word	0x2000022c

08005640 <_fstat_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4c07      	ldr	r4, [pc, #28]	; (8005660 <_fstat_r+0x20>)
 8005644:	2300      	movs	r3, #0
 8005646:	4605      	mov	r5, r0
 8005648:	4608      	mov	r0, r1
 800564a:	4611      	mov	r1, r2
 800564c:	6023      	str	r3, [r4, #0]
 800564e:	f7fc ffa5 	bl	800259c <_fstat>
 8005652:	1c43      	adds	r3, r0, #1
 8005654:	d102      	bne.n	800565c <_fstat_r+0x1c>
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	b103      	cbz	r3, 800565c <_fstat_r+0x1c>
 800565a:	602b      	str	r3, [r5, #0]
 800565c:	bd38      	pop	{r3, r4, r5, pc}
 800565e:	bf00      	nop
 8005660:	2000022c 	.word	0x2000022c

08005664 <_isatty_r>:
 8005664:	b538      	push	{r3, r4, r5, lr}
 8005666:	4c06      	ldr	r4, [pc, #24]	; (8005680 <_isatty_r+0x1c>)
 8005668:	2300      	movs	r3, #0
 800566a:	4605      	mov	r5, r0
 800566c:	4608      	mov	r0, r1
 800566e:	6023      	str	r3, [r4, #0]
 8005670:	f7fc ffa4 	bl	80025bc <_isatty>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d102      	bne.n	800567e <_isatty_r+0x1a>
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	b103      	cbz	r3, 800567e <_isatty_r+0x1a>
 800567c:	602b      	str	r3, [r5, #0]
 800567e:	bd38      	pop	{r3, r4, r5, pc}
 8005680:	2000022c 	.word	0x2000022c

08005684 <_lseek_r>:
 8005684:	b538      	push	{r3, r4, r5, lr}
 8005686:	4c07      	ldr	r4, [pc, #28]	; (80056a4 <_lseek_r+0x20>)
 8005688:	4605      	mov	r5, r0
 800568a:	4608      	mov	r0, r1
 800568c:	4611      	mov	r1, r2
 800568e:	2200      	movs	r2, #0
 8005690:	6022      	str	r2, [r4, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	f7fc ff9d 	bl	80025d2 <_lseek>
 8005698:	1c43      	adds	r3, r0, #1
 800569a:	d102      	bne.n	80056a2 <_lseek_r+0x1e>
 800569c:	6823      	ldr	r3, [r4, #0]
 800569e:	b103      	cbz	r3, 80056a2 <_lseek_r+0x1e>
 80056a0:	602b      	str	r3, [r5, #0]
 80056a2:	bd38      	pop	{r3, r4, r5, pc}
 80056a4:	2000022c 	.word	0x2000022c

080056a8 <__ascii_mbtowc>:
 80056a8:	b082      	sub	sp, #8
 80056aa:	b901      	cbnz	r1, 80056ae <__ascii_mbtowc+0x6>
 80056ac:	a901      	add	r1, sp, #4
 80056ae:	b142      	cbz	r2, 80056c2 <__ascii_mbtowc+0x1a>
 80056b0:	b14b      	cbz	r3, 80056c6 <__ascii_mbtowc+0x1e>
 80056b2:	7813      	ldrb	r3, [r2, #0]
 80056b4:	600b      	str	r3, [r1, #0]
 80056b6:	7812      	ldrb	r2, [r2, #0]
 80056b8:	1c10      	adds	r0, r2, #0
 80056ba:	bf18      	it	ne
 80056bc:	2001      	movne	r0, #1
 80056be:	b002      	add	sp, #8
 80056c0:	4770      	bx	lr
 80056c2:	4610      	mov	r0, r2
 80056c4:	e7fb      	b.n	80056be <__ascii_mbtowc+0x16>
 80056c6:	f06f 0001 	mvn.w	r0, #1
 80056ca:	e7f8      	b.n	80056be <__ascii_mbtowc+0x16>

080056cc <__malloc_lock>:
 80056cc:	4770      	bx	lr

080056ce <__malloc_unlock>:
 80056ce:	4770      	bx	lr

080056d0 <_read_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4c07      	ldr	r4, [pc, #28]	; (80056f0 <_read_r+0x20>)
 80056d4:	4605      	mov	r5, r0
 80056d6:	4608      	mov	r0, r1
 80056d8:	4611      	mov	r1, r2
 80056da:	2200      	movs	r2, #0
 80056dc:	6022      	str	r2, [r4, #0]
 80056de:	461a      	mov	r2, r3
 80056e0:	f7fc feea 	bl	80024b8 <_read>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_read_r+0x1e>
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_read_r+0x1e>
 80056ec:	602b      	str	r3, [r5, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	2000022c 	.word	0x2000022c

080056f4 <__ascii_wctomb>:
 80056f4:	b149      	cbz	r1, 800570a <__ascii_wctomb+0x16>
 80056f6:	2aff      	cmp	r2, #255	; 0xff
 80056f8:	bf85      	ittet	hi
 80056fa:	238a      	movhi	r3, #138	; 0x8a
 80056fc:	6003      	strhi	r3, [r0, #0]
 80056fe:	700a      	strbls	r2, [r1, #0]
 8005700:	f04f 30ff 	movhi.w	r0, #4294967295
 8005704:	bf98      	it	ls
 8005706:	2001      	movls	r0, #1
 8005708:	4770      	bx	lr
 800570a:	4608      	mov	r0, r1
 800570c:	4770      	bx	lr
	...

08005710 <_init>:
 8005710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005712:	bf00      	nop
 8005714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005716:	bc08      	pop	{r3}
 8005718:	469e      	mov	lr, r3
 800571a:	4770      	bx	lr

0800571c <_fini>:
 800571c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571e:	bf00      	nop
 8005720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005722:	bc08      	pop	{r3}
 8005724:	469e      	mov	lr, r3
 8005726:	4770      	bx	lr
