`timescale 1ns / 1ps

////////////////////////
// This file was automatically generated by CATE
// Comments and Notes: 
////////////////////////

module add_sub_display_sim; //no ports to test module

    // declare inputs and outputs for your module
    // can be the same names as the ports of the module under test
    logic [3:0] A;
    logic [3:0] B;
    logic [3:0] S;
    logic [6:0] D;
    logic [3:0] an;
    logic dp;
    
    //Instantiate your module undertest
    add_sub_display asd (  .A(A), .B(B), .S(S), .D(D), .an(an), .dp(dp)  );

    //list your test cases
    initial 
        begin
        
        A = 4'b0000; B = 4'b0001; 
        #10
        
        A = 4'b1111; B = 4'b0001;
        #10

        A = 4'b0011; B = 4'b0001;
        #10

       $display("Finished");  
      end                                 
    
endmodule

