m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1/modelsim_ase/win32aloem
vNhat_testbench_Phat_hien_1011
Z0 !s110 1746764193
!i10b 1
!s100 V1@`EMZ^1LliY29TiOHC?0
I>Y<><6B1zR5zLJ5DeF5]81
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/File ModelSim/Phat_Hien_1011
w1746764137
8E:/File ModelSim/Phat_Hien_1011/Nhat_testbench_Phat_Hien_1011.v
FE:/File ModelSim/Phat_Hien_1011/Nhat_testbench_Phat_Hien_1011.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1746764193.000000
!s107 E:/File ModelSim/Phat_Hien_1011/Nhat_testbench_Phat_Hien_1011.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/File ModelSim/Phat_Hien_1011/Nhat_testbench_Phat_Hien_1011.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@nhat_testbench_@phat_hien_1011
vPhat_hien_1011
R0
!i10b 1
!s100 YMMg_NG06_ZVj62LMz0bg2
I]1iV0:ChnT4RWIFW2^ehz0
R1
R2
w1746763115
8E:/File ModelSim/Phat_Hien_1011/Phat_Hien_1011.v
FE:/File ModelSim/Phat_Hien_1011/Phat_Hien_1011.v
L0 1
R3
r1
!s85 0
31
R4
!s107 E:/File ModelSim/Phat_Hien_1011/Phat_Hien_1011.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/File ModelSim/Phat_Hien_1011/Phat_Hien_1011.v|
!i113 1
R5
R6
n@phat_hien_1011
