name: smartnic_p4

blocks:
  vitisnetp4: &vitisnetp4
    name: vitisnetp4
    info: |
      This block contains the registers for the xilinx vitisnetp4 IP.
      The memory offsets into this block are unmanaged by this tool.
    regs: []

interfaces:
  - block: *vitisnetp4
    address: 0x00000
    width: 17
    name: vitisnetp4_igr
  - block: *vitisnetp4
    address: 0x20000
    width: 17
    name: vitisnetp4_egr
