Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 11 14:09:32 2025
| Host         : Javi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Impl_MIPS_control_sets_placed.rpt
| Design       : Impl_MIPS
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1298 |          472 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | freq_div_inst2/O3                                            | rst_i_IBUF       |               10 |             29 |         2.90 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg[0]                       | rst_i_IBUF       |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | cpu/c_ControlUnit/E[0]                                       | rst_i_IBUF       |               18 |             32 |         1.78 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_8[0]                     | rst_i_IBUF       |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG | freq_div_inst1/freq_o_reg_0[0]                               | rst_i_IBUF       |                6 |             32 |         5.33 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_7[0]                     | rst_i_IBUF       |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[12]_0[0]                      | rst_i_IBUF       |               16 |             32 |         2.00 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/FSM_onehot_current_state_reg[10][0] | rst_i_IBUF       |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/E[0]                                | rst_i_IBUF       |               17 |             32 |         1.88 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[15]_0[0]                      | rst_i_IBUF       |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[12]_3[0]                      | rst_i_IBUF       |               13 |             32 |         2.46 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[12]_1[0]                      | rst_i_IBUF       |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[12]_4[0]                      | rst_i_IBUF       |                7 |             32 |         4.57 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[12]_2[0]                      | rst_i_IBUF       |               11 |             32 |         2.91 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[15]_2[0]                      | rst_i_IBUF       |               18 |             32 |         1.78 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[18]_0[0]                      | rst_i_IBUF       |               17 |             32 |         1.88 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[15]_1[0]                      | rst_i_IBUF       |                7 |             32 |         4.57 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/Q_reg[13]_0[0]                      | rst_i_IBUF       |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_4[0]                     | rst_i_IBUF       |               19 |             32 |         1.68 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_0[0]                     | rst_i_IBUF       |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_10[0]                    | rst_i_IBUF       |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_11[0]                    | rst_i_IBUF       |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_1[0]                     | rst_i_IBUF       |               11 |             32 |         2.91 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_12[0]                    | rst_i_IBUF       |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_13[0]                    | rst_i_IBUF       |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_14[0]                    | rst_i_IBUF       |                6 |             32 |         5.33 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_15[0]                    | rst_i_IBUF       |               14 |             32 |         2.29 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_16[0]                    | rst_i_IBUF       |               17 |             32 |         1.88 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_17[0]                    | rst_i_IBUF       |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_2[0]                     | rst_i_IBUF       |               16 |             32 |         2.00 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_3[0]                     | rst_i_IBUF       |               11 |             32 |         2.91 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_6[0]                     | rst_i_IBUF       |               13 |             32 |         2.46 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_9[0]                     | rst_i_IBUF       |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | cpu/instruction_register/freq_o_reg_5[0]                     | rst_i_IBUF       |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | cpu/c_ControlUnit/en_i1_out                                  | rst_i_IBUF       |               11 |             38 |         3.45 |
|  clk_i_IBUF_BUFG | en_i_IBUF                                                    | rst_i_IBUF       |               30 |             66 |         2.20 |
|  clk_i_IBUF_BUFG | freq_div_inst1/freq_o                                        | rst_i_IBUF       |               38 |            109 |         2.87 |
+------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


