<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="coder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="coder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="coder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="coder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="coder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="coder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="coder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="coder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="coder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="coder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="coder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hw_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="hw_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="hw_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="hw_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="hw_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="hw_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="hw_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="hw_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="hw_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="hw_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="hw_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="hw_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="hw_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hw_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="hw_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="hw_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="hw_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="hw_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="hw_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="hw_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hw_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="hw_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="hw_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hw_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="hw_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="hw_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="hw_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="hw_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="hw_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hw_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hw_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="hw_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="hw_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hw_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hw_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="hw_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="hw_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hw_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_coder2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_coder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_coder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_coder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539263474" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1539263474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263602" xil_pn:in_ck="-8237049358764653983" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1539263602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="csection.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="hw_top.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main2.vhd"/>
      <outfile xil_pn:name="sr.vhd"/>
      <outfile xil_pn:name="tb_coder.vhd"/>
      <outfile xil_pn:name="tb_coder2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539263474" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8074452825271997566" xil_pn:start_ts="1539263474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263474" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7390969950662838080" xil_pn:start_ts="1539263474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263474" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2040169788667013579" xil_pn:start_ts="1539263474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263602" xil_pn:in_ck="-8237049358764653983" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1539263602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="csection.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="hw_top.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="main2.vhd"/>
      <outfile xil_pn:name="sr.vhd"/>
      <outfile xil_pn:name="tb_coder.vhd"/>
      <outfile xil_pn:name="tb_coder2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539263605" xil_pn:in_ck="-8237049358764653983" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-64416881981226918" xil_pn:start_ts="1539263602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_coder_beh.prj"/>
      <outfile xil_pn:name="tb_coder_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1539263605" xil_pn:in_ck="3458403097770079476" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4790277235655834723" xil_pn:start_ts="1539263605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_coder_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1519779921323767772" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2040169788667013579" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5772849269686478238" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539261229" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5727907105073734037" xil_pn:start_ts="1539261229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263843" xil_pn:in_ck="8323810495501515069" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3106899610238846778" xil_pn:start_ts="1539263836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="hw_top.lso"/>
      <outfile xil_pn:name="hw_top.ngc"/>
      <outfile xil_pn:name="hw_top.ngr"/>
      <outfile xil_pn:name="hw_top.prj"/>
      <outfile xil_pn:name="hw_top.stx"/>
      <outfile xil_pn:name="hw_top.syr"/>
      <outfile xil_pn:name="hw_top.xst"/>
      <outfile xil_pn:name="hw_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1539261303" xil_pn:in_ck="-5481817853030847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3684165133664604855" xil_pn:start_ts="1539261303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539263848" xil_pn:in_ck="519692343179187659" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="15580937201130508" xil_pn:start_ts="1539263843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="hw_top.bld"/>
      <outfile xil_pn:name="hw_top.ngd"/>
      <outfile xil_pn:name="hw_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539263854" xil_pn:in_ck="-7068351295964280679" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1539263848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="hw_top.pcf"/>
      <outfile xil_pn:name="hw_top_map.map"/>
      <outfile xil_pn:name="hw_top_map.mrp"/>
      <outfile xil_pn:name="hw_top_map.ncd"/>
      <outfile xil_pn:name="hw_top_map.ngm"/>
      <outfile xil_pn:name="hw_top_map.xrpt"/>
      <outfile xil_pn:name="hw_top_summary.xml"/>
      <outfile xil_pn:name="hw_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539263863" xil_pn:in_ck="7864483704403000370" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1539263854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="hw_top.ncd"/>
      <outfile xil_pn:name="hw_top.pad"/>
      <outfile xil_pn:name="hw_top.par"/>
      <outfile xil_pn:name="hw_top.ptwx"/>
      <outfile xil_pn:name="hw_top.unroutes"/>
      <outfile xil_pn:name="hw_top.xpi"/>
      <outfile xil_pn:name="hw_top_pad.csv"/>
      <outfile xil_pn:name="hw_top_pad.txt"/>
      <outfile xil_pn:name="hw_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539263874" xil_pn:in_ck="4998360044369044" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1539263863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="hw_top.bgn"/>
      <outfile xil_pn:name="hw_top.bit"/>
      <outfile xil_pn:name="hw_top.drc"/>
      <outfile xil_pn:name="hw_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539263882" xil_pn:in_ck="4998360044356190" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1539263881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539259717" xil_pn:in_ck="4998360044369044" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1539259717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1539263863" xil_pn:in_ck="-7068351295964280811" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1539263859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="hw_top.twr"/>
      <outfile xil_pn:name="hw_top.twx"/>
    </transform>
  </transforms>

</generated_project>
