
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003531                       # Number of seconds simulated
sim_ticks                                  3530631831                       # Number of ticks simulated
final_tick                               533095011768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172601                       # Simulator instruction rate (inst/s)
host_op_rate                                   218769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301195                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898948                       # Number of bytes of host memory used
host_seconds                                 11722.09                       # Real time elapsed on the host
sim_insts                                  2023243384                       # Number of instructions simulated
sim_ops                                    2564425229                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        77056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        42752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               122880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99072                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          602                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          334                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   960                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             774                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  774                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       398795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21824989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       471304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12108881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34803969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       398795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       471304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             870099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28060700                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28060700                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28060700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       398795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21824989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       471304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12108881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62864669                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8466744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110253                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553453                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202892                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251463                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203379                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8842                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17068442                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110253                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517811                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        644077                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565466                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8388095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4725608     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366442      4.37%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317916      3.79%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342381      4.08%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298649      3.56%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154948      1.85%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101426      1.21%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271433      3.24%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809292     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8388095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367349                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.015939                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370716                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       600891                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482209                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55815                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878455                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507279                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          936                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20243136                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6346                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878455                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538992                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         255918                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69982                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366094                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19550692                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          533                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174857                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           26                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27148903                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91143086                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91143086                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10341922                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740675                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939735                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25807                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       344879                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18427992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777250                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6153936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18808342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8388095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2968774     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777110     21.19%     56.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1205957     14.38%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764377      9.11%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       749176      8.93%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443426      5.29%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338985      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74969      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65321      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8388095                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108339     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21355     13.66%     82.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26596     17.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146701     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200950      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580186     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847816      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777250                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745329                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010577                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38126869                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24585391                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14933545                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26149                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710532                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228383                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878455                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         183079                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16161                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18431318                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939735                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008283                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237387                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519075                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486278                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258173                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310627                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057173                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824349                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714836                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376322                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361629                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9365580                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26153199                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696240                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358105                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6192480                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205023                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7509640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2985809     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040523     27.17%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833671     11.10%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428076      5.70%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369570      4.92%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181443      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200401      2.67%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101843      1.36%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368304      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7509640                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368304                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25573143                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37743006                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  78649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846674                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846674                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181092                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181092                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65562942                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19691851                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18992321                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8466744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123312                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2543038                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210074                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1330768                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1228890                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320530                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9340                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3450064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17054415                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123312                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1549420                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3582845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1074824                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        498602                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1686504                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8392814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4809969     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          193022      2.30%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252164      3.00%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          379599      4.52%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          368055      4.39%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279488      3.33%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165899      1.98%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          249064      2.97%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1695554     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8392814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014283                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3564383                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       487447                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3452600                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27288                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861095                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527580                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20401926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861095                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3754755                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99957                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111978                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3285105                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279918                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19803407                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           68                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120786                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27598886                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92220362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92220362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17122099                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10476703                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4162                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2332                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           795428                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1835398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19156                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349360                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18398458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3955                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14803862                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28023                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6000757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18267273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8392814                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763873                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895312                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2886372     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1855129     22.10%     56.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1206313     14.37%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814239      9.70%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       761533      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406303      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298948      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89761      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74216      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8392814                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72605     69.41%     69.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14845     14.19%     83.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17145     16.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12320794     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208909      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1672      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1461442      9.87%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811045      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14803862                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748472                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104596                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007065                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38133155                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24403257                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14386937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14908458                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50584                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705268                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246067                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861095                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57826                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9728                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18402418                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       127851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1835398                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970419                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2283                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246993                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14519905                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375909                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283955                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169477                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2033435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            793568                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714934                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14390952                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14386937                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9239829                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25948341                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699229                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356086                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10027578                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12325124                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6077266                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213306                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7531719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.636429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2877598     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2178980     28.93%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       799392     10.61%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458726      6.09%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383274      5.09%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       193964      2.58%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184845      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80324      1.07%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374616      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7531719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10027578                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12325124                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1854466                       # Number of memory references committed
system.switch_cpus1.commit.loads              1130114                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767885                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11109387                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251542                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374616                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25559493                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37666426                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  73930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10027578                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12325124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10027578                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844346                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844346                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.184349                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.184349                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65338326                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19873964                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18839504                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                            960                       # number of replacements
system.l2.tagsinuse                      65535.922913                       # Cycle average of tags in use
system.l2.total_refs                          1648484                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66496                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.790724                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         26717.475099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    319.166774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.970550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    180.079955                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             15.741686                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19149.187887                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              6.209976                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19124.125142                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.407676                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002748                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000240                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.292193                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.291811                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9216                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4777                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13993                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6627                       # number of Writeback hits
system.l2.Writeback_hits::total                  6627                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9216                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4777                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13993                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9216                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4777                       # number of overall hits
system.l2.overall_hits::total                   13993                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          602                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          333                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   959                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          334                       # number of demand (read+write) misses
system.l2.demand_misses::total                    960                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          602                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          334                       # number of overall misses
system.l2.overall_misses::total                   960                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27232083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       537982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     15042195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        43253078                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        68971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         68971                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27232083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       537982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     15111166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43322049                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27232083                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       537982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     15111166                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43322049                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14952                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6627                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6627                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14953                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14953                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.061316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.065166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.064139                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.061316                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.065349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064201                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.061316                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.065349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45236.018272                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41383.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45171.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45102.271116                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        68971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        68971                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45236.018272                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41383.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45243.011976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45127.134375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45236.018272                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41383.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45243.011976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45127.134375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  774                       # number of writebacks
system.l2.writebacks::total                       774                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              959                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              960                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     23745307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       463000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     13104569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37689765                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        63219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        63219                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     23745307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     13167788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37752984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     23745307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     13167788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37752984                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.061316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.065166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.064139                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.061316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.065349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.061316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.065349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39444.031561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35615.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39353.060060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39301.110532                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        63219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        63219                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39444.031561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35615.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39424.514970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39326.025000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39444.031561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35615.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39424.514970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39326.025000                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965825                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573115                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.050817                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965825                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565454                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565454                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565454                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565454                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565454                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565454                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565466                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9818                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470622                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10074                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17318.902323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.969606                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.030394                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898319                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101681                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168876                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1639                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1639                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945563                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945563                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945563                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945563                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37606                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37606                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37611                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37611                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    942174230                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    942174230                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       111846                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       111846                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    942286076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    942286076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    942286076                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    942286076                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983174                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983174                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983174                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983174                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031170                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25053.827315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25053.827315                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22369.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22369.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25053.470421                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25053.470421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25053.470421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25053.470421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3947                       # number of writebacks
system.cpu0.dcache.writebacks::total             3947                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27788                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27788                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27793                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27793                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9818                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9818                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9818                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9818                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9818                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    123311008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    123311008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    123311008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    123311008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    123311008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    123311008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12559.687105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12559.687105                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12559.687105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12559.687105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12559.687105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12559.687105                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970528                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004909909                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026028.042339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970528                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1686488                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1686488                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1686488                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1686488                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1686488                       # number of overall hits
system.cpu1.icache.overall_hits::total        1686488                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       702315                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       702315                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       702315                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       702315                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       702315                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       702315                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1686504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1686504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1686504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1686504                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1686504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1686504                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43894.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43894.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43894.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43894.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43894.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43894.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       552798                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       552798                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       552798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       552798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       552798                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       552798                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42522.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42522.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42522.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42522.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42522.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42522.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5111                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158239976                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5367                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29483.878517                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.185507                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.814493                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883537                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116463                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046737                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046737                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       720650                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        720650                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1767387                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1767387                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1767387                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1767387                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13075                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13075                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13330                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13330                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13330                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13330                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    335356889                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    335356889                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14178778                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14178778                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    349535667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    349535667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    349535667                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    349535667                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1780717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1780717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1780717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1780717                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012337                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012337                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007486                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007486                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007486                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007486                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25648.710440                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25648.710440                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55603.050980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55603.050980                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26221.730458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26221.730458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26221.730458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26221.730458                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2680                       # number of writebacks
system.cpu1.dcache.writebacks::total             2680                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7965                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8219                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8219                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58486432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58486432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        69971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        69971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58556403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58556403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58556403                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58556403                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002870                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11445.485714                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11445.485714                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        69971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        69971                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11456.936607                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11456.936607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11456.936607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11456.936607                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
