module traffic_light_tb(

    );
    reg clk_tb;
    reg rst_tb;
    wire [2:0]east_tb;
    wire [2:0]west_tb;
    wire [2:0]north_tb;
    wire [2:0]south_tb;
traffic_light dut(
    .clk(clk_tb),
    .rst(rst_tb),
    .east(east_tb),
    .west(west_tb),
    .north(north_tb),
    .south(south_tb)
    );
initial begin
clk_tb=0;
rst_tb=1;
#10 rst_tb=0;
end
always begin
#5 clk_tb=~clk_tb;
end
endmodule
