ARM GAS  /tmp/ccn6MZob.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.cpp"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB45:
  24              		.file 1 "../mculib3/STM32F0_files/CMSIS/core_cm0.h"
   1:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**************************************************************************//**
   2:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @file     core_cm0.h
   3:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @version  V4.30
   5:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @date     20. October 2015
   6:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
   7:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
   9:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    All rights reserved.
  10:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      to endorse or promote products derived from this software without
  19:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      specific prior written permission.
  20:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    *
  21:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  34:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 2


  35:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  40:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  41:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  44:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include <stdint.h>
  45:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  46:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
  47:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
  48:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  49:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  50:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  51:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  54:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  57:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  60:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  63:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  64:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  65:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
  66:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 CMSIS definitions
  67:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
  68:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  69:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup Cortex_M0
  70:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
  71:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  72:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  73:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  79:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  81:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  82:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __CC_ARM )
  83:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  87:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 3


  92:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
  93:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  97:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 102:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 103:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 106:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 107:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 111:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 112:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __packed
 113:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 117:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 118:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #error Unknown compiler
 119:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 120:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 121:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     This core does not support an FPU at all
 123:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 124:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __FPU_USED       0U
 125:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 126:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined ( __CC_ARM )
 127:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 130:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 131:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 135:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 136:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
 137:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 140:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 141:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARMVFP__
 143:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 145:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 146:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 147:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccn6MZob.s 			page 4


 149:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 150:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 151:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 152:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __FPU_VFP__
 153:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 155:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 156:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 157:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 160:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 161:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 162:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 163:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 166:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 167:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
 168:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 169:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 170:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 172:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 174:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 177:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 178:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
 179:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 180:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 181:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* check device defines and use defaults */
 182:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __CM0_REV
 184:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 187:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 188:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 192:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 193:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 197:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 198:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 199:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 201:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 203:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccn6MZob.s 			page 5


 206:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 207:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 208:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 210:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 212:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 215:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* following defines should be used for structure members */
 216:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 220:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 222:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 223:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 224:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 225:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 Register Abstraction
 226:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Register contain:
 227:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register
 228:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Register
 229:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SCB Register
 230:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Register
 231:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 232:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 233:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 236:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 237:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 238:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Core Register type definitions.
 241:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 242:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 243:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 244:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 245:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 247:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 248:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 249:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 250:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 251:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } APSR_Type;
 259:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 260:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* APSR Register Definitions */
 261:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/ccn6MZob.s 			page 6


 263:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 264:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 267:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 270:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 273:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 274:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 275:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 277:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 278:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 279:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 280:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 281:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } IPSR_Type;
 286:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 287:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IPSR Register Definitions */
 288:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 291:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 292:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 293:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 295:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 296:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 297:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 298:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 299:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } xPSR_Type;
 310:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 311:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* xPSR Register Definitions */
 312:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 315:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 318:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccn6MZob.s 			page 7


 320:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 321:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 324:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 327:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 330:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 331:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 332:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 334:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 335:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 336:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 337:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 338:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } CONTROL_Type;
 344:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 345:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* CONTROL Register Definitions */
 346:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 349:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 351:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 352:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 353:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 357:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 358:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 359:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 360:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 362:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 363:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 364:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }  NVIC_Type;
 375:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 376:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/ccn6MZob.s 			page 8


 377:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 378:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 379:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 380:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 384:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 385:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 386:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 387:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 389:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 390:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 391:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0;
 394:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED1;
 398:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SCB_Type;
 401:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 402:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 406:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 409:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 412:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 415:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 418:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 422:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 425:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 428:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 431:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 9


 434:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 437:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 440:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 443:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 446:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 450:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 453:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 456:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 459:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 462:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Control Register Definitions */
 463:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 466:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 469:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 472:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 476:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 479:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 483:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 485:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 486:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 487:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
ARM GAS  /tmp/ccn6MZob.s 			page 10


 491:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 492:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 493:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 494:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 496:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 497:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 498:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SysTick_Type;
 503:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 504:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 508:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 511:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 514:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 517:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 521:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Current Register Definitions */
 522:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 525:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 529:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 532:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 535:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 537:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 538:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 539:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 544:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 545:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 547:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 11


 548:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 549:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 553:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 554:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 555:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 556:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted value.
 560:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 561:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 563:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 564:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of register.
 567:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 569:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 571:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 573:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 574:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 575:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 579:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 580:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 581:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 587:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 591:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 592:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} */
 593:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 594:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 595:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 596:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 597:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                Hardware Abstraction Layer
 598:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Function Interface contains:
 599:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Functions
 600:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Functions
 601:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register Access Functions
 602:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 603:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 604:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/ccn6MZob.s 			page 12


 605:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 606:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 607:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 608:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 609:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 611:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 615:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 616:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 617:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 623:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 624:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 625:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Enable External Interrupt
 626:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 629:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
  25              		.loc 1 630 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
 631:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  31              		.loc 1 631 0
  32 0000 1F23     		movs	r3, #31
  33 0002 1840     		ands	r0, r3
  34              	.LVL1:
  35 0004 1E3B     		subs	r3, r3, #30
  36 0006 8340     		lsls	r3, r3, r0
  37 0008 014A     		ldr	r2, .L2
 632:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
  38              		.loc 1 632 0
  39              		@ sp needed
 631:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  40              		.loc 1 631 0
  41 000a 1360     		str	r3, [r2]
  42              		.loc 1 632 0
  43 000c 7047     		bx	lr
  44              	.L3:
  45 000e C046     		.align	2
  46              	.L2:
  47 0010 00E100E0 		.word	-536813312
  48              		.cfi_endproc
  49              	.LFE45:
  51              		.section	.text._ZN11ADC_averageD2Ev,"axG",%progbits,_ZN11ADC_averageD5Ev,comdat
  52              		.align	1
  53              		.weak	_ZN11ADC_averageD2Ev
ARM GAS  /tmp/ccn6MZob.s 			page 13


  54              		.syntax unified
  55              		.code	16
  56              		.thumb_func
  57              		.fpu softvfp
  59              	_ZN11ADC_averageD2Ev:
  60              	.LFB4385:
  61              		.file 2 "../mculib3/src/adc.h"
   1:../mculib3/src/adc.h **** #pragma once
   2:../mculib3/src/adc.h **** 
   3:../mculib3/src/adc.h **** #include "periph_adc.h"
   4:../mculib3/src/adc.h **** #include "periph_dma.h"
   5:../mculib3/src/adc.h **** #include "periph_rcc.h"
   6:../mculib3/src/adc.h **** #include "pin.h"
   7:../mculib3/src/adc.h **** #include "list.h"
   8:../mculib3/src/adc.h **** #include "dynarray.h"
   9:../mculib3/src/adc.h **** #include "function.h"
  10:../mculib3/src/adc.h **** #include "interrupt.h"
  11:../mculib3/src/adc.h **** #include <algorithm>
  12:../mculib3/src/adc.h **** 
  13:../mculib3/src/adc.h **** #if defined(USE_MOCK_ADC)
  14:../mculib3/src/adc.h **** using ADC = mock::ADC;
  15:../mculib3/src/adc.h **** #else
  16:../mculib3/src/adc.h **** using ADC = mcu::ADC;
  17:../mculib3/src/adc.h **** #endif
  18:../mculib3/src/adc.h **** #if defined (STM32F4)
  19:../mculib3/src/adc.h **** #if defined(USE_MOCK_ADCC)
  20:../mculib3/src/adc.h **** using ADCC = mock::ADCC;
  21:../mculib3/src/adc.h **** #else
  22:../mculib3/src/adc.h **** using ADCC = mcu::ADCC;
  23:../mculib3/src/adc.h **** #endif
  24:../mculib3/src/adc.h **** #endif
  25:../mculib3/src/adc.h **** 
  26:../mculib3/src/adc.h **** #if defined(USE_MOCK_DMA)
  27:../mculib3/src/adc.h **** using DMA_stream = mock::DMA_stream;
  28:../mculib3/src/adc.h **** #else
  29:../mculib3/src/adc.h **** using DMA_stream = mcu::DMA_stream;
  30:../mculib3/src/adc.h **** #endif
  31:../mculib3/src/adc.h **** 
  32:../mculib3/src/adc.h **** struct ADC_average;
  33:../mculib3/src/adc.h **** 
  34:../mculib3/src/adc.h **** struct ADC_channel : Listable<ADC_channel> {
  35:../mculib3/src/adc.h ****     template<class Pin>
  36:../mculib3/src/adc.h ****     static ADC_channel& make();
  37:../mculib3/src/adc.h ****     operator const uint32_t() { return v; }
  38:../mculib3/src/adc.h ****     uint32_t operator=  (uint32_t v) { return this->v = v;  }
  39:../mculib3/src/adc.h ****     uint32_t operator+= (uint32_t v) { return this->v += v; }
  40:../mculib3/src/adc.h ****     friend ADC_average;
  41:../mculib3/src/adc.h **** private:
  42:../mculib3/src/adc.h ****     uint32_t v;
  43:../mculib3/src/adc.h ****     Pin& pin;
  44:../mculib3/src/adc.h ****     int channel {-1};
  45:../mculib3/src/adc.h ****     ADC_channel (Pin& pin) : pin{pin} {}
  46:../mculib3/src/adc.h ****     ADC_channel (const ADC_channel&) = delete;
  47:../mculib3/src/adc.h **** };
  48:../mculib3/src/adc.h **** 
  49:../mculib3/src/adc.h **** struct ADC_average : private List<ADC_channel>, Interrupting {
  62              		.loc 2 49 0
ARM GAS  /tmp/ccn6MZob.s 			page 14


  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              	.LVL2:
  67 0000 10B5     		push	{r4, lr}
  68              	.LCFI0:
  69              		.cfi_def_cfa_offset 8
  70              		.cfi_offset 4, -8
  71              		.cfi_offset 14, -4
  72              		.loc 2 49 0
  73 0002 0400     		movs	r4, r0
  74              	.LBB2650:
  75 0004 054B     		ldr	r3, .L9
  76 0006 0833     		adds	r3, r3, #8
  77 0008 0360     		str	r3, [r0]
  78              	.LVL3:
  79              	.LBB2651:
  80              	.LBB2652:
  81              	.LBB2653:
  82              	.LBB2654:
  83              		.file 3 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/b
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Implementation of std::function -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Copyright (C) 2004-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** /** @file include/bits/function.h
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  *  This is an internal header file, included by other library headers.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  *  Do not attempt to use it directly. @headername{functional}
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  */
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #ifndef _GLIBCXX_STD_FUNCTION_H
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #define _GLIBCXX_STD_FUNCTION_H 1
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #pragma GCC system_header
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cplusplus < 201103L
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** # include <bits/c++0x_warning.h>
ARM GAS  /tmp/ccn6MZob.s 			page 15


  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #else
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** # include <typeinfo>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/stl_function.h>
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/invoke.h>
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/refwrap.h>
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/functexcept.h>
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** namespace std _GLIBCXX_VISIBILITY(default)
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** {
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * Derives from @c unary_function or @c binary_function, or perhaps
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * nothing, depending on the number of arguments provided. The
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * primary template is the basis case, which derives nothing.
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function { };
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Derives from @c unary_function, as appropriate.
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _T1>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function<_Res, _T1>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : std::unary_function<_T1, _Res> { };
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Derives from @c binary_function, as appropriate.
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _T1, typename _T2>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function<_Res, _T1, _T2>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : std::binary_function<_T1, _T2, _Res> { };
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @brief Exception class thrown when class template function's
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  operator() is called with an empty target.
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @ingroup exceptions
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class bad_function_call : public std::exception
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   public:
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     virtual ~bad_function_call() noexcept;
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const char* what() const noexcept;
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Trait identifying "location-invariant" types, meaning that the
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  address of the object (or any of its members) will not escape.
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Trivially copyable types are location-invariant and users can
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  specialize this trait for other types.
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __is_location_invariant
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : is_trivially_copyable<_Tp>::type
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 16


  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class _Undefined_class;
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   union _Nocopy_types
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void*       _M_object;
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const void* _M_const_object;
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void (*_M_function_pointer)();
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void (_Undefined_class::*_M_member_pointer)();
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   union [[gnu::may_alias]] _Any_data
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void*       _M_access()       { return &_M_pod_data[0]; }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const void* _M_access() const { return &_M_pod_data[0]; }
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Tp>
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Tp&
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_access()
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return *static_cast<_Tp*>(_M_access()); }
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Tp>
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       const _Tp&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_access() const
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return *static_cast<const _Tp*>(_M_access()); }
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Nocopy_types _M_unused;
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     char _M_pod_data[sizeof(_Nocopy_types)];
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   enum _Manager_operation
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __get_type_info,
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __get_functor_ptr,
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __clone_functor,
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __destroy_functor
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // Simple type wrapper that helps avoid annoying const problems
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // when casting between void pointers and pointers-to-pointers.
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Simple_type_wrapper
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Simple_type_wrapper(_Tp __value) : __value(__value) { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Tp __value;
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __is_location_invariant<_Simple_type_wrapper<_Tp> >
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : __is_location_invariant<_Tp>
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Signature>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class function;
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Base class of all polymorphic function object wrappers.
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class _Function_base
ARM GAS  /tmp/ccn6MZob.s 			page 17


 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   public:
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     static const std::size_t _M_max_size = sizeof(_Nocopy_types);
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     static const std::size_t _M_max_align = __alignof__(_Nocopy_types);
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Functor>
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       class _Base_manager
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       protected:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static const bool __stored_locally =
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	(__is_location_invariant<_Functor>::value
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && sizeof(_Functor) <= _M_max_size
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && __alignof__(_Functor) <= _M_max_align
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && (_M_max_align % __alignof__(_Functor) == 0));
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	typedef integral_constant<bool, __stored_locally> _Local_storage;
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Retrieve a pointer to the function object
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static _Functor*
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_get_pointer(const _Any_data& __source)
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  const _Functor* __ptr =
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    /* have stored a pointer */ : __source._M_access<_Functor*>();
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return const_cast<_Functor*>(__ptr);
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Clone a location-invariant function object that fits within
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// an _Any_data structure.
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_clone(_Any_data& __dest, const _Any_data& __source, true_type)
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Clone a function object that is not location-invariant or
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// that cannot fit into an _Any_data structure.
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_clone(_Any_data& __dest, const _Any_data& __source, false_type)
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __dest._M_access<_Functor*>() =
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    new _Functor(*__source._M_access<_Functor*>());
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Destroying a location-invariant object may still require
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// destruction.
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_destroy(_Any_data& __victim, true_type)
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __victim._M_access<_Functor>().~_Functor();
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Destroying an object located on the heap.
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_destroy(_Any_data& __victim, false_type)
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  delete __victim._M_access<_Functor*>();
ARM GAS  /tmp/ccn6MZob.s 			page 18


 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       public:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static bool
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_Any_data& __dest, const _Any_data& __source,
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		   _Manager_operation __op)
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  switch (__op)
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    {
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __get_type_info:
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      __dest._M_access<const type_info*>() = &typeid(_Functor);
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __get_functor_ptr:
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __clone_functor:
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      _M_clone(__dest, __source, _Local_storage());
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __destroy_functor:
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      _M_destroy(__dest, _Local_storage());
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    }
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return false;
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Signature>
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(const function<_Signature>& __f)
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return static_cast<bool>(__f); }
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Tp>
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(_Tp* __fp)
 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return __fp != nullptr; }
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Class, typename _Tp>
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(_Tp _Class::* __mp)
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return __mp != nullptr; }
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Tp>
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(const _Tp&)
 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return true; }
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       private:
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f, true_type)
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
ARM GAS  /tmp/ccn6MZob.s 			page 19


 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Function_base() : _M_manager(nullptr) { }
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     ~_Function_base()
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (_M_manager)
  84              		.loc 3 275 0
  85 000a A36B     		ldr	r3, [r4, #56]
  86              	.LBE2654:
  87              	.LBE2653:
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_M_functor, _M_functor, __destroy_functor);
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     }
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     bool _M_empty() const { return !_M_manager; }
 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     typedef bool (*_Manager_type)(_Any_data&, const _Any_data&,
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 				  _Manager_operation);
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Any_data     _M_functor;
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Manager_type _M_manager;
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Signature, typename _Functor>
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler;
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Functor, typename... _ArgTypes>
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<_Res(_ArgTypes...), _Functor>
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<_Functor>
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Functor> _Base;
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static _Res
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return (*_Base::_M_get_pointer(__functor))(
 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    std::forward<_ArgTypes>(__args)...);
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Functor, typename... _ArgTypes>
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<void(_ArgTypes...), _Functor>
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<_Functor>
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Functor> _Base;
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****      public:
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static void
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	(*_Base::_M_get_pointer(__functor))(
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    std::forward<_ArgTypes>(__args)...);
ARM GAS  /tmp/ccn6MZob.s 			page 20


 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Class, typename _Member, typename _Res,
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	   typename... _ArgTypes>
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<_Res(_ArgTypes...), _Member _Class::*>
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_handler<void(_ArgTypes...), _Member _Class::*>
 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_handler<void(_ArgTypes...), _Member _Class::*>
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_Base;
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****      public:
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static _Res
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return std::__invoke(_Base::_M_get_pointer(__functor)->__value,
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 			     std::forward<_ArgTypes>(__args)...);
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Class, typename _Member, typename... _ArgTypes>
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<void(_ArgTypes...), _Member _Class::*>
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		 _Simple_type_wrapper< _Member _Class::* > >
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Member _Class::* _Functor;
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Simple_type_wrapper<_Functor> _Wrapper;
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Wrapper> _Base;
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static bool
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_manager(_Any_data& __dest, const _Any_data& __source,
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		 _Manager_operation __op)
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	switch (__op)
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  case __get_type_info:
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __dest._M_access<const type_info*>() = &typeid(_Functor);
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    break;
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  case __get_functor_ptr:
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __dest._M_access<_Functor*>() =
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      &_Base::_M_get_pointer(__source)->__value;
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    break;
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  default:
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _Base::_M_manager(__dest, __source, __op);
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return false;
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static void
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::__invoke(_Base::_M_get_pointer(__functor)->__value,
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		      std::forward<_ArgTypes>(__args)...);
ARM GAS  /tmp/ccn6MZob.s 			page 21


 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _From, typename _To>
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     using __check_func_return_type
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       = __or_<is_void<_To>, is_same<_From, _To>, is_convertible<_From, _To>>;
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @brief Primary class template for std::function.
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @ingroup functors
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Polymorphic function wrapper.
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class function<_Res(_ArgTypes...)>
  88              		.loc 3 389 0
  89 000c 3030     		adds	r0, r0, #48
  90              	.LVL4:
  91              	.LBB2656:
  92              	.LBB2655:
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_M_functor, _M_functor, __destroy_functor);
  93              		.loc 3 275 0
  94 000e 002B     		cmp	r3, #0
  95 0010 02D0     		beq	.L5
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_M_functor, _M_functor, __destroy_functor);
  96              		.loc 3 276 0
  97 0012 0322     		movs	r2, #3
  98 0014 0100     		movs	r1, r0
  99 0016 9847     		blx	r3
 100              	.LVL5:
 101              	.L5:
 102              	.LBE2655:
 103              	.LBE2656:
 104              	.LBE2652:
 105              	.LBE2651:
 106              	.LBE2650:
 107              		.loc 2 49 0
 108 0018 2000     		movs	r0, r4
 109              		@ sp needed
 110              	.LVL6:
 111 001a 10BD     		pop	{r4, pc}
 112              	.L10:
 113              		.align	2
 114              	.L9:
 115 001c 00000000 		.word	.LANCHOR0
 116              		.cfi_endproc
 117              	.LFE4385:
 119              		.weak	_ZN11ADC_averageD1Ev
 120              		.thumb_set _ZN11ADC_averageD1Ev,_ZN11ADC_averageD2Ev
 121              		.section	.text._ZN11ADC_average9interruptEv,"ax",%progbits
 122              		.align	1
 123              		.global	_ZN11ADC_average9interruptEv
 124              		.syntax unified
 125              		.code	16
 126              		.thumb_func
 127              		.fpu softvfp
 129              	_ZN11ADC_average9interruptEv:
ARM GAS  /tmp/ccn6MZob.s 			page 22


 130              	.LFB3987:
  50:../mculib3/src/adc.h ****     template<mcu::Periph, mcu::Periph ADCC = mcu::Periph::ADCC>
  51:../mculib3/src/adc.h ****     static ADC_average& make (size_t conversion_qty);
  52:../mculib3/src/adc.h ****     template<class Pin>
  53:../mculib3/src/adc.h ****     ADC_channel& add_channel();
  54:../mculib3/src/adc.h ****     template<class Function>
  55:../mculib3/src/adc.h ****     void set_callback (const Function& v) { callback = v; }
  56:../mculib3/src/adc.h ****     void start();
  57:../mculib3/src/adc.h ****     size_t buffer_address() const { return buffer.address(); }
  58:../mculib3/src/adc.h ****     void   reset_channels() { clear(); buffer.clear(); }
  59:../mculib3/src/adc.h **** private:
  60:../mculib3/src/adc.h ****     Dyn_array<uint16_t> buffer{};  //    
  61:../mculib3/src/adc.h ****     const size_t        conversion_qty;
  62:../mculib3/src/adc.h ****     size_t order{0};
  63:../mculib3/src/adc.h ****     ADC&        adc;
  64:../mculib3/src/adc.h **** #if defined (STM32F4)
  65:../mculib3/src/adc.h ****     ADCC& adcc;
  66:../mculib3/src/adc.h **** #endif
  67:../mculib3/src/adc.h ****     DMA_stream& dma;
  68:../mculib3/src/adc.h ****     Interrupt& interrupt_;
  69:../mculib3/src/adc.h ****     const mcu::Periph adc_periph;
  70:../mculib3/src/adc.h ****     Callback<> callback {};
  71:../mculib3/src/adc.h ****     ADC_average (
  72:../mculib3/src/adc.h ****          size_t       conversion_qty
  73:../mculib3/src/adc.h ****         , ADC&        adc
  74:../mculib3/src/adc.h ****     #if defined (STM32F4)
  75:../mculib3/src/adc.h ****         , ADCC&       adcc
  76:../mculib3/src/adc.h ****     #endif   
  77:../mculib3/src/adc.h ****         , DMA_stream& dma
  78:../mculib3/src/adc.h ****         , Interrupt&  interrupt_
  79:../mculib3/src/adc.h ****         , mcu::Periph adc_periph
  80:../mculib3/src/adc.h ****         
  81:../mculib3/src/adc.h ****     ) : conversion_qty {conversion_qty}
  82:../mculib3/src/adc.h ****       , adc            {adc}
  83:../mculib3/src/adc.h ****     #if defined (STM32F4)
  84:../mculib3/src/adc.h ****       , adcc           {adcc}
  85:../mculib3/src/adc.h ****     #endif
  86:../mculib3/src/adc.h ****       , dma            {dma}
  87:../mculib3/src/adc.h ****       , interrupt_     {interrupt_}
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
  89:../mculib3/src/adc.h ****     {
  90:../mculib3/src/adc.h ****         interrupt_.subscribe (this);
  91:../mculib3/src/adc.h ****     } 
  92:../mculib3/src/adc.h ****     ADC_average (const ADC_average&) = delete;
  93:../mculib3/src/adc.h ****     void interrupt() override;
  94:../mculib3/src/adc.h **** };
  95:../mculib3/src/adc.h **** 
  96:../mculib3/src/adc.h **** 
  97:../mculib3/src/adc.h **** 
  98:../mculib3/src/adc.h **** 
  99:../mculib3/src/adc.h **** 
 100:../mculib3/src/adc.h **** 
 101:../mculib3/src/adc.h **** 
 102:../mculib3/src/adc.h **** 
 103:../mculib3/src/adc.h **** 
 104:../mculib3/src/adc.h **** 
 105:../mculib3/src/adc.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 23


 106:../mculib3/src/adc.h **** 
 107:../mculib3/src/adc.h **** 
 108:../mculib3/src/adc.h **** 
 109:../mculib3/src/adc.h **** 
 110:../mculib3/src/adc.h **** 
 111:../mculib3/src/adc.h **** 
 112:../mculib3/src/adc.h **** 
 113:../mculib3/src/adc.h **** 
 114:../mculib3/src/adc.h **** 
 115:../mculib3/src/adc.h **** 
 116:../mculib3/src/adc.h **** 
 117:../mculib3/src/adc.h **** 
 118:../mculib3/src/adc.h **** 
 119:../mculib3/src/adc.h **** template<class Pin_>
 120:../mculib3/src/adc.h **** ADC_channel& ADC_channel::make()
 121:../mculib3/src/adc.h **** {
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 123:../mculib3/src/adc.h ****     return res;
 124:../mculib3/src/adc.h **** }
 125:../mculib3/src/adc.h **** 
 126:../mculib3/src/adc.h **** 
 127:../mculib3/src/adc.h **** template<mcu::Periph ADC, mcu::Periph ADCC>
 128:../mculib3/src/adc.h **** ADC_average& ADC_average::make (size_t conversion_qty)
 129:../mculib3/src/adc.h **** {
 130:../mculib3/src/adc.h ****     auto constexpr dma_periph = mcu::ADC::default_dma<ADC>();
 131:../mculib3/src/adc.h ****     auto& interrupt = get_interrupt<dma_periph>();
 132:../mculib3/src/adc.h ****     static auto res = ADC_average {
 133:../mculib3/src/adc.h ****           conversion_qty
 134:../mculib3/src/adc.h ****         , mcu::make_reference<ADC>()
 135:../mculib3/src/adc.h ****     #if defined (STM32F4)
 136:../mculib3/src/adc.h ****         , mcu::make_reference<ADCC>()
 137:../mculib3/src/adc.h ****     #endif
 138:../mculib3/src/adc.h ****         , mcu::make_reference<dma_periph>()
 139:../mculib3/src/adc.h ****         , interrupt
 140:../mculib3/src/adc.h ****         , ADC
 141:../mculib3/src/adc.h ****     };
 142:../mculib3/src/adc.h ****     REF(RCC).clock_enable<ADC>();
 143:../mculib3/src/adc.h ****     res.adc.set (mcu::ADC::Resolution::_12_bit)
 144:../mculib3/src/adc.h ****            .set_continuous()
 145:../mculib3/src/adc.h ****            .dma_enable()
 146:../mculib3/src/adc.h ****            .set (mcu::ADC::DMA_mode::circular); // no choice yet
 147:../mculib3/src/adc.h **** #if defined (STM32F0)
 148:../mculib3/src/adc.h ****     res.adc.set (mcu::ADC::Clock::PCLKdiv4)      // no choice yet
 149:../mculib3/src/adc.h ****            .set (mcu::ADC::Sample_time::Default);// no choice yet
 150:../mculib3/src/adc.h **** #elif defined (STM32F4)
 151:../mculib3/src/adc.h ****     res.adcc.set(mcu::ADCC::Clock::PCLKdiv8);
 152:../mculib3/src/adc.h ****     res.adc.set_scan_mode();
 153:../mculib3/src/adc.h **** #endif
 154:../mculib3/src/adc.h ****     REF(RCC).clock_enable<dma_periph>();
 155:../mculib3/src/adc.h ****     auto periph_adr = size_t(&res.adc.data());
 156:../mculib3/src/adc.h ****     res.dma.set_periph_adr (periph_adr)
 157:../mculib3/src/adc.h ****            .set (mcu::DMA_stream::Direction::to_memory)
 158:../mculib3/src/adc.h ****            .size_memory (mcu::DMA_stream::DataSize::word16)
 159:../mculib3/src/adc.h ****            .size_periph (mcu::DMA_stream::DataSize::word16)
 160:../mculib3/src/adc.h ****            .inc_memory()
 161:../mculib3/src/adc.h ****            .enable_transfer_complete_interrupt()
 162:../mculib3/src/adc.h ****            .circular_mode();
ARM GAS  /tmp/ccn6MZob.s 			page 24


 163:../mculib3/src/adc.h **** #if defined (STM32F4)
 164:../mculib3/src/adc.h ****     res.dma.circular_mode();
 165:../mculib3/src/adc.h ****     res.dma.set_channel(DMA_stream::select_channel<ADC>());
 166:../mculib3/src/adc.h **** #endif
 167:../mculib3/src/adc.h ****     res.interrupt_.enable();
 168:../mculib3/src/adc.h ****    
 169:../mculib3/src/adc.h ****     return res;
 170:../mculib3/src/adc.h **** }
 171:../mculib3/src/adc.h **** 
 172:../mculib3/src/adc.h **** template<class Pin>
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 174:../mculib3/src/adc.h **** {
 175:../mculib3/src/adc.h ****     auto& value = ADC_channel::make<Pin>();
 176:../mculib3/src/adc.h ****     auto channel = adc.set_channel<Pin>(adc_periph);
 177:../mculib3/src/adc.h ****     value.channel = channel;
 178:../mculib3/src/adc.h **** #if defined (STM32F4)
 179:../mculib3/src/adc.h ****     adc.set(channel, mcu::ADC::Sample_time::_480CLK);
 180:../mculib3/src/adc.h ****     adc.set_regular_sequence_order(++order, channel);
 181:../mculib3/src/adc.h ****     adc.set_regular_sequence_length(order);
 182:../mculib3/src/adc.h **** #endif
 183:../mculib3/src/adc.h ****     //       ,  
 184:../mculib3/src/adc.h ****     this->insert (
 185:../mculib3/src/adc.h ****         std::find_if (
 186:../mculib3/src/adc.h ****               this->begin()
 187:../mculib3/src/adc.h ****             , this->end()
 188:../mculib3/src/adc.h ****             , [=](auto& v){ return v.channel > channel; }
 189:../mculib3/src/adc.h ****         )
 190:../mculib3/src/adc.h ****         , value
 191:../mculib3/src/adc.h ****     );
 192:../mculib3/src/adc.h ****     buffer.add_size(conversion_qty);
 193:../mculib3/src/adc.h ****     this->dma.disable()
 194:../mculib3/src/adc.h ****          .set_memory_adr (buffer.address())
 195:../mculib3/src/adc.h ****          .set_qty_transactions (buffer.size())
 196:../mculib3/src/adc.h ****          .enable();
 197:../mculib3/src/adc.h **** 
 198:../mculib3/src/adc.h **** 
 199:../mculib3/src/adc.h ****     return value;
 200:../mculib3/src/adc.h **** }
 201:../mculib3/src/adc.h **** 
 202:../mculib3/src/adc.h **** 
 203:../mculib3/src/adc.h **** void ADC_average::start()
 204:../mculib3/src/adc.h **** {
 205:../mculib3/src/adc.h ****     dma.enable();
 206:../mculib3/src/adc.h **** #if defined (STM32F0)
 207:../mculib3/src/adc.h ****     // maybe need wrap in function
 208:../mculib3/src/adc.h ****     if (adc.is_ready())
 209:../mculib3/src/adc.h ****         adc.set_busy();
 210:../mculib3/src/adc.h ****     adc.enable();
 211:../mculib3/src/adc.h ****     while ( not adc.is_ready() ) { }
 212:../mculib3/src/adc.h **** #elif defined (STM32F4)
 213:../mculib3/src/adc.h ****     adc.enable();
 214:../mculib3/src/adc.h ****     while ( not adc.is_enable() ) { }
 215:../mculib3/src/adc.h **** #endif
 216:../mculib3/src/adc.h **** 
 217:../mculib3/src/adc.h ****     adc.start();
 218:../mculib3/src/adc.h **** }
 219:../mculib3/src/adc.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 25


 220:../mculib3/src/adc.h **** 
 221:../mculib3/src/adc.h **** void ADC_average::interrupt()
 222:../mculib3/src/adc.h **** {
 131              		.loc 2 222 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              	.LVL7:
 136 0000 70B5     		push	{r4, r5, r6, lr}
 137              	.LCFI1:
 138              		.cfi_def_cfa_offset 16
 139              		.cfi_offset 4, -16
 140              		.cfi_offset 5, -12
 141              		.cfi_offset 6, -8
 142              		.cfi_offset 14, -4
 143              	.LBB2683:
 223:../mculib3/src/adc.h ****     for (auto& channel : *this)
 144              		.loc 2 223 0
 145 0002 8468     		ldr	r4, [r0, #8]
 146              	.LVL8:
 147              	.LBE2683:
 222:../mculib3/src/adc.h ****     for (auto& channel : *this)
 148              		.loc 2 222 0
 149 0004 0200     		movs	r2, r0
 150              	.LVL9:
 151              	.LBB2690:
 152              		.loc 2 223 0
 153 0006 2300     		movs	r3, r4
 154              	.LBB2684:
 155              	.LBB2685:
  38:../mculib3/src/adc.h ****     uint32_t operator+= (uint32_t v) { return this->v += v; }
 156              		.loc 2 38 0
 157 0008 0021     		movs	r1, #0
 158              	.LVL10:
 159              	.L13:
 160              	.LBE2685:
 161              	.LBE2684:
 162              		.loc 2 223 0 discriminator 3
 163 000a 002B     		cmp	r3, #0
 164 000c 02D0     		beq	.L12
 165              	.LVL11:
 166              	.LBB2687:
 167              	.LBB2686:
  38:../mculib3/src/adc.h ****     uint32_t operator+= (uint32_t v) { return this->v += v; }
 168              		.loc 2 38 0
 169 000e 9960     		str	r1, [r3, #8]
 170              	.LVL12:
 171              	.LBE2686:
 172              	.LBE2687:
 173              	.LBB2688:
 174              	.LBB2689:
 175              		.file 4 "../mculib3/src/list.h"
   1:../mculib3/src/list.h **** #pragma once
   2:../mculib3/src/list.h **** 
   3:../mculib3/src/list.h **** #include <algorithm>
   4:../mculib3/src/list.h **** 
   5:../mculib3/src/list.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 26


   6:../mculib3/src/list.h **** template<class T> struct Listable
   7:../mculib3/src/list.h **** {
   8:../mculib3/src/list.h ****    T* prev {nullptr};
   9:../mculib3/src/list.h ****    T* next {nullptr};
  10:../mculib3/src/list.h **** };
  11:../mculib3/src/list.h **** 
  12:../mculib3/src/list.h **** template<class T> class List
  13:../mculib3/src/list.h **** {
  14:../mculib3/src/list.h ****    T* first {nullptr};
  15:../mculib3/src/list.h ****    T* last  {nullptr};
  16:../mculib3/src/list.h **** public:
  17:../mculib3/src/list.h ****    class Iterator
  18:../mculib3/src/list.h ****    {
  19:../mculib3/src/list.h ****       T* p {nullptr};
  20:../mculib3/src/list.h ****    public:
  21:../mculib3/src/list.h ****       using iterator_category = std::input_iterator_tag;
  22:../mculib3/src/list.h ****       using value_type        = T;
  23:../mculib3/src/list.h ****       using difference_type   = T;
  24:../mculib3/src/list.h ****       using pointer           = const T*;
  25:../mculib3/src/list.h ****       using reference         = T;
  26:../mculib3/src/list.h ****       Iterator (T*);
  27:../mculib3/src/list.h ****       Iterator() = default;
  28:../mculib3/src/list.h ****       operator T*() { return p; }
  29:../mculib3/src/list.h ****       T&        operator*  () const;
  30:../mculib3/src/list.h ****       T*        operator-> () const { return p; }
  31:../mculib3/src/list.h ****       bool      operator!= (const Iterator&) const;
  32:../mculib3/src/list.h ****       Iterator& operator++ ();
  33:../mculib3/src/list.h ****    };
  34:../mculib3/src/list.h **** 
  35:../mculib3/src/list.h ****    void clear_subscribe(){first = nullptr; last = nullptr;}
  36:../mculib3/src/list.h ****    void push_back  (T&);
  37:../mculib3/src/list.h ****    void push_front (T&);
  38:../mculib3/src/list.h ****    void remove     (T&);
  39:../mculib3/src/list.h ****    void insert  (Iterator, T&);
  40:../mculib3/src/list.h ****    void clear();
  41:../mculib3/src/list.h ****    Iterator begin();
  42:../mculib3/src/list.h ****    Iterator end();
  43:../mculib3/src/list.h **** };
  44:../mculib3/src/list.h **** 
  45:../mculib3/src/list.h **** 
  46:../mculib3/src/list.h **** 
  47:../mculib3/src/list.h **** 
  48:../mculib3/src/list.h **** 
  49:../mculib3/src/list.h **** 
  50:../mculib3/src/list.h **** template<class T>
  51:../mculib3/src/list.h **** void List<T>::push_back (T& v)
  52:../mculib3/src/list.h **** {
  53:../mculib3/src/list.h ****    v.prev = last;
  54:../mculib3/src/list.h ****    if (last)
  55:../mculib3/src/list.h ****       last->next = &v;
  56:../mculib3/src/list.h ****    last = &v;
  57:../mculib3/src/list.h ****    if (not first)
  58:../mculib3/src/list.h ****       first = &v;
  59:../mculib3/src/list.h **** }
  60:../mculib3/src/list.h **** 
  61:../mculib3/src/list.h **** 
  62:../mculib3/src/list.h **** template<class T>
ARM GAS  /tmp/ccn6MZob.s 			page 27


  63:../mculib3/src/list.h **** void List<T>::push_front (T& v)
  64:../mculib3/src/list.h **** {
  65:../mculib3/src/list.h ****    v.next = first;
  66:../mculib3/src/list.h ****    if (first)
  67:../mculib3/src/list.h ****       first->prev = &v;
  68:../mculib3/src/list.h ****    first = &v;
  69:../mculib3/src/list.h ****    if (not last)
  70:../mculib3/src/list.h ****       last = &v;
  71:../mculib3/src/list.h **** }
  72:../mculib3/src/list.h **** 
  73:../mculib3/src/list.h **** 
  74:../mculib3/src/list.h **** template<class T>
  75:../mculib3/src/list.h **** void List<T>::remove (T& v)
  76:../mculib3/src/list.h **** {
  77:../mculib3/src/list.h ****    if (v.prev and v.next) {         //   
  78:../mculib3/src/list.h ****       v.prev->next = v.next;
  79:../mculib3/src/list.h ****       v.next->prev = v.prev;
  80:../mculib3/src/list.h ****    } else if (v.next) {             //  
  81:../mculib3/src/list.h ****       first = v.next;
  82:../mculib3/src/list.h ****       first->prev = nullptr;
  83:../mculib3/src/list.h ****       if (not first) last = nullptr;
  84:../mculib3/src/list.h ****    } else if (v.prev) {             //  
  85:../mculib3/src/list.h ****       last = v.prev;
  86:../mculib3/src/list.h ****       last->next = nullptr;
  87:../mculib3/src/list.h ****       if (not last) first = nullptr;
  88:../mculib3/src/list.h ****    } else {                         //   
  89:../mculib3/src/list.h ****       first = nullptr;
  90:../mculib3/src/list.h ****       last  = nullptr;
  91:../mculib3/src/list.h ****    }
  92:../mculib3/src/list.h ****    v.prev = nullptr;
  93:../mculib3/src/list.h ****    v.next = nullptr;
  94:../mculib3/src/list.h **** 
  95:../mculib3/src/list.h **** }
  96:../mculib3/src/list.h **** 
  97:../mculib3/src/list.h **** 
  98:../mculib3/src/list.h **** 
  99:../mculib3/src/list.h **** template<class T>
 100:../mculib3/src/list.h **** void List<T>::insert (typename List<T>::Iterator it, T& v)
 101:../mculib3/src/list.h **** {
 102:../mculib3/src/list.h ****    if (it == begin()) {
 103:../mculib3/src/list.h ****       push_front (v);
 104:../mculib3/src/list.h ****    } else if (it == end()) {
 105:../mculib3/src/list.h ****       push_back (v);
 106:../mculib3/src/list.h ****    } else {
 107:../mculib3/src/list.h ****       v.prev = it->prev;
 108:../mculib3/src/list.h ****       v.next = it;
 109:../mculib3/src/list.h ****       it->prev = &v;
 110:../mculib3/src/list.h ****       v.prev->next = &v;
 111:../mculib3/src/list.h ****    }
 112:../mculib3/src/list.h **** }
 113:../mculib3/src/list.h **** 
 114:../mculib3/src/list.h **** template<class T>
 115:../mculib3/src/list.h **** void List<T>::clear()
 116:../mculib3/src/list.h **** {
 117:../mculib3/src/list.h ****    for (auto& v : *this) {
 118:../mculib3/src/list.h ****       v.prev = nullptr;
 119:../mculib3/src/list.h ****       v.next = nullptr;
ARM GAS  /tmp/ccn6MZob.s 			page 28


 120:../mculib3/src/list.h ****    }
 121:../mculib3/src/list.h ****    first = nullptr;
 122:../mculib3/src/list.h ****    last  = nullptr;
 123:../mculib3/src/list.h **** }
 124:../mculib3/src/list.h **** 
 125:../mculib3/src/list.h **** 
 126:../mculib3/src/list.h **** template<class T>
 127:../mculib3/src/list.h **** typename List<T>::Iterator List<T>::begin()
 128:../mculib3/src/list.h **** {
 129:../mculib3/src/list.h ****    return List<T>::Iterator {first};
 130:../mculib3/src/list.h **** }
 131:../mculib3/src/list.h **** 
 132:../mculib3/src/list.h **** 
 133:../mculib3/src/list.h **** template<class T>
 134:../mculib3/src/list.h **** typename List<T>::Iterator List<T>::end()
 135:../mculib3/src/list.h **** {
 136:../mculib3/src/list.h ****    return List<T>::Iterator();
 137:../mculib3/src/list.h **** }
 138:../mculib3/src/list.h **** 
 139:../mculib3/src/list.h **** 
 140:../mculib3/src/list.h **** 
 141:../mculib3/src/list.h **** /// Iterator
 142:../mculib3/src/list.h **** template<class T>
 143:../mculib3/src/list.h **** List<T>::Iterator::Iterator (T* other) : p {other} {}
 144:../mculib3/src/list.h **** 
 145:../mculib3/src/list.h **** template<class T>
 146:../mculib3/src/list.h **** T& List<T>::Iterator::operator* () const 
 147:../mculib3/src/list.h **** {
 148:../mculib3/src/list.h ****    return *p;
 149:../mculib3/src/list.h **** }
 150:../mculib3/src/list.h **** 
 151:../mculib3/src/list.h **** template<class T>
 152:../mculib3/src/list.h **** bool List<T>::Iterator::operator!= (const List<T>::Iterator& other) const
 153:../mculib3/src/list.h **** {
 154:../mculib3/src/list.h ****    return p != other.p;
 155:../mculib3/src/list.h **** }
 156:../mculib3/src/list.h **** 
 157:../mculib3/src/list.h **** template<class T>
 158:../mculib3/src/list.h **** typename List<T>::Iterator& List<T>::Iterator::operator++ ()
 159:../mculib3/src/list.h **** {
 160:../mculib3/src/list.h ****    p = p->next;
 176              		.loc 4 160 0
 177 0010 5B68     		ldr	r3, [r3, #4]
 178              	.LVL13:
 179 0012 FAE7     		b	.L13
 180              	.LVL14:
 181              	.L12:
 182              	.LBE2689:
 183              	.LBE2688:
 184              	.LBE2690:
 224:../mculib3/src/adc.h ****         channel = 0;
 225:../mculib3/src/adc.h ****     auto it_channel = begin();
 185              		.loc 2 225 0
 186 0014 2100     		movs	r1, r4
 187              	.LBB2691:
 188              	.LBB2692:
 189              	.LBB2693:
ARM GAS  /tmp/ccn6MZob.s 			page 29


 190              		.file 5 "../mculib3/src/dynarray.h"
   1:../mculib3/src/dynarray.h **** #pragma once
   2:../mculib3/src/dynarray.h **** 
   3:../mculib3/src/dynarray.h **** #include "heap.h"
   4:../mculib3/src/dynarray.h **** 
   5:../mculib3/src/dynarray.h **** template<class T>
   6:../mculib3/src/dynarray.h **** class Dyn_array {
   7:../mculib3/src/dynarray.h ****     using type = Heap_on_stack_allocated<T>;
   8:../mculib3/src/dynarray.h ****     type* pointer {nullptr};
   9:../mculib3/src/dynarray.h ****     size_t size_ {0};
  10:../mculib3/src/dynarray.h **** public:
  11:../mculib3/src/dynarray.h ****     void add_size (size_t v) {
  12:../mculib3/src/dynarray.h ****         if (pointer)
  13:../mculib3/src/dynarray.h ****             delete[] (pointer);
  14:../mculib3/src/dynarray.h ****         pointer = new type[size_ += v];
  15:../mculib3/src/dynarray.h ****     }
  16:../mculib3/src/dynarray.h ****     auto size() const { return size_; }
  17:../mculib3/src/dynarray.h ****     auto address() const { return size_t(pointer); }
  18:../mculib3/src/dynarray.h ****     auto begin() { return pointer; }
  19:../mculib3/src/dynarray.h ****     auto end()   { return pointer + size_; }
 191              		.loc 5 19 0
 192 0016 5369     		ldr	r3, [r2, #20]
 193 0018 5800     		lsls	r0, r3, #1
 194              	.LVL15:
 195 001a 1369     		ldr	r3, [r2, #16]
 196 001c 1818     		adds	r0, r3, r0
 197              	.LVL16:
 198              	.L16:
 199              	.LBE2693:
 200              	.LBE2692:
 226:../mculib3/src/adc.h ****     for (auto v : buffer) {
 201              		.loc 2 226 0 discriminator 1
 202 001e 9842     		cmp	r0, r3
 203 0020 09D0     		beq	.L14
 204              	.LVL17:
 205              	.LBB2694:
 206              	.LBB2695:
  39:../mculib3/src/adc.h ****     friend ADC_average;
 207              		.loc 2 39 0 discriminator 2
 208 0022 8E68     		ldr	r6, [r1, #8]
 209              	.LBE2695:
 210              	.LBE2694:
 227:../mculib3/src/adc.h ****         *it_channel += v;
 211              		.loc 2 227 0 discriminator 2
 212 0024 1D88     		ldrh	r5, [r3]
 213              	.LVL18:
 214              	.LBB2697:
 215              	.LBB2696:
  39:../mculib3/src/adc.h ****     friend ADC_average;
 216              		.loc 2 39 0 discriminator 2
 217 0026 7519     		adds	r5, r6, r5
 218              	.LVL19:
 219 0028 8D60     		str	r5, [r1, #8]
 220              	.LVL20:
 221              	.LBE2696:
 222              	.LBE2697:
 223              	.LBB2698:
ARM GAS  /tmp/ccn6MZob.s 			page 30


 224              	.LBB2699:
 225              		.loc 4 160 0 discriminator 2
 226 002a 4968     		ldr	r1, [r1, #4]
 227              	.LVL21:
 228              	.LBE2699:
 229              	.LBE2698:
 228:../mculib3/src/adc.h ****         if (++it_channel == end())
 230              		.loc 2 228 0 discriminator 2
 231 002c 0029     		cmp	r1, #0
 232 002e 00D1     		bne	.L15
 229:../mculib3/src/adc.h ****             it_channel = begin();
 233              		.loc 2 229 0
 234 0030 2100     		movs	r1, r4
 235              	.LVL22:
 236              	.L15:
 237 0032 0233     		adds	r3, r3, #2
 238              	.LVL23:
 226:../mculib3/src/adc.h ****         *it_channel += v;
 239              		.loc 2 226 0 discriminator 3
 240 0034 F3E7     		b	.L16
 241              	.LVL24:
 242              	.L14:
 243              	.LBE2691:
 230:../mculib3/src/adc.h ****     }
 231:../mculib3/src/adc.h **** 
 232:../mculib3/src/adc.h ****     if (callback) callback();
 244              		.loc 2 232 0
 245 0036 936B     		ldr	r3, [r2, #56]
 246              	.LVL25:
 247 0038 002B     		cmp	r3, #0
 248 003a 03D0     		beq	.L11
 249              	.LVL26:
 250              	.LBB2700:
 251              	.LBB2701:
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Maybe_unary_or_binary_function<_Res, _ArgTypes...>,
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       private _Function_base
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Func,
 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename _Res2 = typename result_of<_Func&(_ArgTypes...)>::type>
 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	struct _Callable : __check_func_return_type<_Res2, _Res> { };
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // Used so the return type convertibility checks aren't done when
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // performing overload resolution for copy construction/assignment.
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Tp>
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	struct _Callable<function, _Tp> : false_type { };
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Cond, typename _Tp>
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	using _Requires = typename enable_if<_Cond::value, _Tp>::type;
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Res result_type;
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.1] construct/copy/destroy
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Default construct creates an empty function call wrapper.
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
ARM GAS  /tmp/ccn6MZob.s 			page 31


 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function() noexcept
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base() { }
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Creates an empty function call wrapper.
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(nullptr_t) noexcept
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base() { }
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function copy constructor.
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function object with identical call signature.
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c bool(*this) == bool(__x)
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function contains a copy of the target of @a
 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __x (if it has one).
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(const function& __x);
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function move constructor.
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function object rvalue with identical call signature.
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function contains the target of @a __x
 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  (if it has one).
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(function&& __x) noexcept : _Function_base()
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	__x.swap(*this);
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Builds a %function that targets a copy of the incoming
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  function object.
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __f A %function object that is callable with parameters of
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  type @c T1, @c T2, ..., @c TN and returns a value convertible
 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  to @c Res.
 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function object will target a copy of
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @a __f. If @a __f is @c reference_wrapper<F>, then this function
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object will contain a reference to the function object @c
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f.get(). If @a __f is a NULL function pointer or NULL
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer-to-member, the newly-created object will be empty.
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __f is a non-NULL function pointer or an object of type @c
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  reference_wrapper<F>, this function will not throw.
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor,
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename = _Requires<__not_<is_same<_Functor, function>>, void>,
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename = _Requires<_Callable<_Functor>, void>>
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(_Functor);
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment operator.
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function with identical call signature.
ARM GAS  /tmp/ccn6MZob.s 			page 32


 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c (bool)*this == (bool)x
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @a __x is copied to @c *this. If @a __x has no
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  target, then @c *this will be empty.
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __x targets a function pointer or a reference to a function
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object, then this operation will not throw an %exception.
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(const function& __x)
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(__x).swap(*this);
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function move-assignment operator.
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function rvalue with identical call signature.
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @a __x is moved to @c *this. If @a __x has no
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  target, then @c *this will be empty.
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __x targets a function pointer or a reference to a function
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object, then this operation will not throw an %exception.
 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(function&& __x) noexcept
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(std::move(__x)).swap(*this);
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment to zero.
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @c *this is deallocated, leaving it empty.
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(nullptr_t) noexcept
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	if (_M_manager)
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager(_M_functor, _M_functor, __destroy_functor);
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager = nullptr;
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_invoker = nullptr;
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment to a new target.
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __f A %function object that is callable with parameters of
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  type @c T1, @c T2, ..., @c TN and returns a value convertible
ARM GAS  /tmp/ccn6MZob.s 			page 33


 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  to @c Res.
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return @c *this
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This  %function object wrapper will target a copy of @a
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f. If @a __f is @c reference_wrapper<F>, then this function
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object will contain a reference to the function object @c
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f.get(). If @a __f is a NULL function pointer or NULL
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer-to-member, @c this object will be empty.
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __f is a non-NULL function pointer or an object of type @c
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  reference_wrapper<F>, this function will not throw.
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_Requires<_Callable<typename decay<_Functor>::type>, function&>
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	operator=(_Functor&& __f)
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  function(std::forward<_Functor>(__f)).swap(*this);
 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return *this;
 545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /// @overload
 548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>
 549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function&
 550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	operator=(reference_wrapper<_Functor> __f) noexcept
 551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  function(__f).swap(*this);
 553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return *this;
 554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.2] function modifiers
 557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Swap the targets of two %function objects.
 560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function with identical call signature.
 561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  Swap the targets of @c this function object and @a __f. This
 563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  function will not throw an %exception.
 564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       void swap(function& __x) noexcept
 566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_functor, __x._M_functor);
 568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_manager, __x._M_manager);
 569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_invoker, __x._M_invoker);
 570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.3] function capacity
 573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Determine if the %function wrapper has a target.
 576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return @c true when this %function object contains a target,
 578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  or @c false when it is empty.
 579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This function will not throw an %exception.
 581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       explicit operator bool() const noexcept
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return !_M_empty(); }
ARM GAS  /tmp/ccn6MZob.s 			page 34


 584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.4] function invocation
 586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Invokes the function targeted by @c *this.
 589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns the result of the target.
 590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @throws bad_function_call when @c !(bool)*this
 591:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 592:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The function call operator invokes the target function object
 593:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  stored by @c this.
 594:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 595:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res operator()(_ArgTypes... __args) const;
 596:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 597:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 598:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.5] function target access
 599:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 600:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Determine the type of the target of this function object
 601:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  wrapper.
 602:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 603:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns the type identifier of the target function object, or
 604:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @c typeid(void) if @c !(bool)*this.
 605:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 606:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This function will not throw an %exception.
 607:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       const type_info& target_type() const noexcept;
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 610:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 611:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Access the stored target function object.
 612:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 613:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return Returns a pointer to the stored target function object,
 614:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  if @c typeid(_Functor).equals(target_type()); otherwise, a NULL
 615:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer.
 616:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 617:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        * This function does not throw exceptions.
 618:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 619:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        * @{
 620:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 621:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>       _Functor* target() noexcept;
 622:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 623:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor> const _Functor* target() const noexcept;
 624:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // @}
 625:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 626:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 627:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     private:
 628:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       using _Invoker_type = _Res (*)(const _Any_data&, _ArgTypes&&...);
 629:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Invoker_type _M_invoker;
 630:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 631:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 632:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_deduction_guides >= 201606
 633:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename>
 634:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper
 635:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
 636:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 637:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 638:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 639:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) noexcept(_Nx)
 640:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
ARM GAS  /tmp/ccn6MZob.s 			page 35


 641:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 642:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 643:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 644:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 645:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) & noexcept(_Nx)
 646:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 647:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 648:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 649:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 650:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 651:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) const noexcept(_Nx)
 652:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 653:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 654:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 655:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 656:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 657:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) const & noexcept(_Nx)
 658:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 659:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 660:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 661:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 662:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(_Res(*)(_ArgTypes...)) -> function<_Res(_ArgTypes...)>;
 663:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 664:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Functor, typename _Signature = typename
 665:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	   __function_guide_helper<decltype(&_Functor::operator())>::type>
 666:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(_Functor) -> function<_Signature>;
 667:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 668:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 669:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // Out-of-line member definitions.
 670:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 671:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function<_Res(_ArgTypes...)>::
 672:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(const function& __x)
 673:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : _Function_base()
 674:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (static_cast<bool>(__x))
 676:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_invoker = __x._M_invoker;
 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_manager = __x._M_manager;
 680:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 681:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     }
 682:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 683:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 684:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Functor, typename, typename>
 685:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function<_Res(_ArgTypes...)>::
 686:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(_Functor __f)
 687:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base()
 688:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 689:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;
 690:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 691:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	if (_My_handler::_M_not_empty_function(__f))
 692:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 693:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 694:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_invoker = &_My_handler::_M_invoke;
 695:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager = &_My_handler::_M_manager;
 696:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 697:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
ARM GAS  /tmp/ccn6MZob.s 			page 36


 698:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 699:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 700:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Res
 701:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function<_Res(_ArgTypes...)>::
 702:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     operator()(_ArgTypes... __args) const
 703:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 704:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (_M_empty())
 705:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	__throw_bad_function_call();
 706:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 252              		.loc 3 706 0
 253 003c 1000     		movs	r0, r2
 254 003e D36B     		ldr	r3, [r2, #60]
 255 0040 3030     		adds	r0, r0, #48
 256              	.LVL27:
 257 0042 9847     		blx	r3
 258              	.LVL28:
 259              	.L11:
 260              	.LBE2701:
 261              	.LBE2700:
 233:../mculib3/src/adc.h **** }...
 262              		.loc 2 233 0
 263              		@ sp needed
 264 0044 70BD     		pop	{r4, r5, r6, pc}
 265              		.cfi_endproc
 266              	.LFE3987:
 268              		.section	.text._ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10F
 269              		.align	1
 270              		.syntax unified
 271              		.code	16
 272              		.thumb_func
 273              		.fpu softvfp
 275              	_ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu
 276              	.LFB4987:
 277              		.file 6 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/b
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // Algorithm implementation -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // Copyright (C) 2001-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // <http://www.gnu.org/licenses/>.
ARM GAS  /tmp/ccn6MZob.s 			page 37


  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** /*
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Copyright (c) 1994
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Hewlett-Packard Company
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Permission to use, copy, modify, distribute and sell this software
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * and its documentation for any purpose is hereby granted without fee,
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * provided that the above copyright notice appear in all copies and
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * that both that copyright notice and this permission notice appear
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * in supporting documentation.  Hewlett-Packard Company makes no
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * representations about the suitability of this software for any
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Copyright (c) 1996
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Silicon Graphics Computer Systems, Inc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * Permission to use, copy, modify, distribute and sell this software
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * and its documentation for any purpose is hereby granted without fee,
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * provided that the above copyright notice appear in all copies and
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * that both that copyright notice and this permission notice appear
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * in supporting documentation.  Silicon Graphics makes no
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * representations about the suitability of this software for any
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  */
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** /** @file bits/stl_algo.h
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *  This is an internal header file, included by other library headers.
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  *  Do not attempt to use it directly. @headername{algorithm}
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****  */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #ifndef _STL_ALGO_H
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #define _STL_ALGO_H 1
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <cstdlib>	     // for rand
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <bits/algorithmfwd.h>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <bits/stl_heap.h>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <bits/stl_tempbuf.h>  // for _Temporary_buffer
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <bits/predefined_ops.h>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #if __cplusplus >= 201103L
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #include <bits/uniform_int_dist.h>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #endif
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** // See concept_check.h for the __glibcxx_*_requires macros.
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** namespace std _GLIBCXX_VISIBILITY(default)
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** {
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// Swaps the median value of *__a, *__b and *__c under __comp to *__result
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _Iterator, typename _Compare>
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     void
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __move_median_to_first(_Iterator __result,_Iterator __a, _Iterator __b,
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			   _Iterator __c, _Compare __comp)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
ARM GAS  /tmp/ccn6MZob.s 			page 38


  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__comp(__a, __b))
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__comp(__b, __c))
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    std::iter_swap(__result, __b);
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  else if (__comp(__a, __c))
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    std::iter_swap(__result, __c);
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  else
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    std::iter_swap(__result, __a);
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       else if (__comp(__a, __c))
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	std::iter_swap(__result, __a);
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       else if (__comp(__b, __c))
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	std::iter_swap(__result, __c);
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       else
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	std::iter_swap(__result, __b);
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// This is an overload used by find algos for the Input Iterator case.
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate>
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline _InputIterator
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_if(_InputIterator __first, _InputIterator __last,
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      _Predicate __pred, input_iterator_tag)
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       while (__first != __last && !__pred(__first))
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __first;
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// This is an overload used by find algos for the RAI case.
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _RandomAccessIterator, typename _Predicate>
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _RandomAccessIterator
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_if(_RandomAccessIterator __first, _RandomAccessIterator __last,
 278              		.loc 6 112 0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283              	.LVL29:
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      _Predicate __pred, random_access_iterator_tag)
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       typename iterator_traits<_RandomAccessIterator>::difference_type
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	__trip_count = (__last - __first) >> 2;
 284              		.loc 6 116 0
 285 0000 0B1A     		subs	r3, r1, r0
 286 0002 9B10     		asrs	r3, r3, #2
 287              	.LVL30:
 288              	.L27:
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       for (; __trip_count > 0; --__trip_count)
 289              		.loc 6 118 0
 290 0004 002B     		cmp	r3, #0
 291 0006 14DD     		ble	.L22
 292              	.LVL31:
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 293              		.loc 6 120 0
 294 0008 0278     		ldrb	r2, [r0]
ARM GAS  /tmp/ccn6MZob.s 			page 39


 295 000a 002A     		cmp	r2, #0
 296 000c 03D0     		beq	.L23
 297              	.LVL32:
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 298              		.loc 6 124 0
 299 000e 4278     		ldrb	r2, [r0, #1]
 300 0010 002A     		cmp	r2, #0
 301 0012 01D1     		bne	.L24
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 302              		.loc 6 122 0
 303 0014 0130     		adds	r0, r0, #1
 304              	.LVL33:
 305              	.L23:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       switch (__last - __first)
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 3:
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 2:
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 1:
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__pred(__first))
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first;
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 0:
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	default:
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  return __last;
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 306              		.loc 6 155 0
 307              		@ sp needed
 308 0016 7047     		bx	lr
 309              	.LVL34:
 310              	.L24:
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 311              		.loc 6 128 0
 312 0018 8278     		ldrb	r2, [r0, #2]
 313 001a 002A     		cmp	r2, #0
 314 001c 01D1     		bne	.L25
ARM GAS  /tmp/ccn6MZob.s 			page 40


 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 315              		.loc 6 126 0
 316 001e 0230     		adds	r0, r0, #2
 317              	.LVL35:
 318 0020 F9E7     		b	.L23
 319              	.LVL36:
 320              	.L25:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 321              		.loc 6 132 0
 322 0022 C278     		ldrb	r2, [r0, #3]
 323 0024 002A     		cmp	r2, #0
 324 0026 01D1     		bne	.L26
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 325              		.loc 6 130 0
 326 0028 0330     		adds	r0, r0, #3
 327              	.LVL37:
 328 002a F4E7     		b	.L23
 329              	.LVL38:
 330              	.L26:
 331 002c 0430     		adds	r0, r0, #4
 332              	.LVL39:
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 333              		.loc 6 118 0
 334 002e 013B     		subs	r3, r3, #1
 335              	.LVL40:
 336 0030 E8E7     		b	.L27
 337              	.LVL41:
 338              	.L22:
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 339              		.loc 6 137 0
 340 0032 0B1A     		subs	r3, r1, r0
 341              	.LVL42:
 342 0034 022B     		cmp	r3, #2
 343 0036 0CD0     		beq	.L28
 344 0038 032B     		cmp	r3, #3
 345 003a 06D0     		beq	.L29
 346 003c 012B     		cmp	r3, #1
 347 003e 02D1     		bne	.L50
 348              	.L30:
 349              	.LVL43:
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 350              		.loc 6 148 0
 351 0040 0378     		ldrb	r3, [r0]
 352 0042 002B     		cmp	r3, #0
 353 0044 E7D0     		beq	.L23
 354              	.LVL44:
 355              	.L50:
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 356              		.loc 6 153 0
 357 0046 0800     		movs	r0, r1
 358              	.LVL45:
 359 0048 E5E7     		b	.L23
 360              	.LVL46:
 361              	.L29:
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 362              		.loc 6 140 0
 363 004a 0378     		ldrb	r3, [r0]
ARM GAS  /tmp/ccn6MZob.s 			page 41


 364 004c 002B     		cmp	r3, #0
 365 004e E2D0     		beq	.L23
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 2:
 366              		.loc 6 142 0
 367 0050 0130     		adds	r0, r0, #1
 368              	.LVL47:
 369              	.L28:
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 370              		.loc 6 144 0
 371 0052 0378     		ldrb	r3, [r0]
 372 0054 002B     		cmp	r3, #0
 373 0056 DED0     		beq	.L23
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 1:
 374              		.loc 6 146 0
 375 0058 0130     		adds	r0, r0, #1
 376              	.LVL48:
 377 005a F1E7     		b	.L30
 378              		.cfi_endproc
 379              	.LFE4987:
 381              		.section	.text._ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flas
 382              		.align	1
 383              		.syntax unified
 384              		.code	16
 385              		.thumb_func
 386              		.fpu softvfp
 388              	_ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FL
 389              	.LFB4998:
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      _Predicate __pred, random_access_iterator_tag)
 390              		.loc 6 112 0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 395              	.LVL49:
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 396              		.loc 6 116 0
 397 0000 0B1A     		subs	r3, r1, r0
 398 0002 9B10     		asrs	r3, r3, #2
 399              	.LVL50:
 400              	.L57:
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 401              		.loc 6 118 0
 402 0004 002B     		cmp	r3, #0
 403 0006 14DD     		ble	.L52
 404              	.LVL51:
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 405              		.loc 6 120 0
 406 0008 0278     		ldrb	r2, [r0]
 407 000a 002A     		cmp	r2, #0
 408 000c 03D1     		bne	.L53
 409              	.LVL52:
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 410              		.loc 6 124 0
 411 000e 4278     		ldrb	r2, [r0, #1]
 412 0010 002A     		cmp	r2, #0
 413 0012 01D0     		beq	.L54
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 42


 414              		.loc 6 122 0
 415 0014 0130     		adds	r0, r0, #1
 416              	.LVL53:
 417              	.L53:
 418              		.loc 6 155 0
 419              		@ sp needed
 420 0016 7047     		bx	lr
 421              	.LVL54:
 422              	.L54:
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 423              		.loc 6 128 0
 424 0018 8278     		ldrb	r2, [r0, #2]
 425 001a 002A     		cmp	r2, #0
 426 001c 01D0     		beq	.L55
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 427              		.loc 6 126 0
 428 001e 0230     		adds	r0, r0, #2
 429              	.LVL55:
 430 0020 F9E7     		b	.L53
 431              	.LVL56:
 432              	.L55:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 433              		.loc 6 132 0
 434 0022 C278     		ldrb	r2, [r0, #3]
 435 0024 002A     		cmp	r2, #0
 436 0026 01D0     		beq	.L56
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 437              		.loc 6 130 0
 438 0028 0330     		adds	r0, r0, #3
 439              	.LVL57:
 440 002a F4E7     		b	.L53
 441              	.LVL58:
 442              	.L56:
 443 002c 0430     		adds	r0, r0, #4
 444              	.LVL59:
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 445              		.loc 6 118 0
 446 002e 013B     		subs	r3, r3, #1
 447              	.LVL60:
 448 0030 E8E7     		b	.L57
 449              	.LVL61:
 450              	.L52:
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 451              		.loc 6 137 0
 452 0032 0B1A     		subs	r3, r1, r0
 453              	.LVL62:
 454 0034 022B     		cmp	r3, #2
 455 0036 0CD0     		beq	.L58
 456 0038 032B     		cmp	r3, #3
 457 003a 06D0     		beq	.L59
 458 003c 012B     		cmp	r3, #1
 459 003e 02D1     		bne	.L68
 460              	.L60:
 461              	.LVL63:
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 462              		.loc 6 148 0
 463 0040 0378     		ldrb	r3, [r0]
ARM GAS  /tmp/ccn6MZob.s 			page 43


 464 0042 002B     		cmp	r3, #0
 465 0044 E7D1     		bne	.L53
 466              	.LVL64:
 467              	.L68:
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 468              		.loc 6 153 0
 469 0046 0800     		movs	r0, r1
 470              	.LVL65:
 471 0048 E5E7     		b	.L53
 472              	.LVL66:
 473              	.L59:
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 474              		.loc 6 140 0
 475 004a 0378     		ldrb	r3, [r0]
 476 004c 002B     		cmp	r3, #0
 477 004e E2D1     		bne	.L53
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 2:
 478              		.loc 6 142 0
 479 0050 0130     		adds	r0, r0, #1
 480              	.LVL67:
 481              	.L58:
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 482              		.loc 6 144 0
 483 0052 0378     		ldrb	r3, [r0]
 484 0054 002B     		cmp	r3, #0
 485 0056 DED1     		bne	.L53
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 1:
 486              		.loc 6 146 0
 487 0058 0130     		adds	r0, r0, #1
 488              	.LVL68:
 489 005a F1E7     		b	.L60
 490              		.cfi_endproc
 491              	.LFE4998:
 493              		.thumb_set _ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_da
 494              		.section	.text._ZN9Interrupt9interruptEv.isra.54,"ax",%progbits
 495              		.align	1
 496              		.syntax unified
 497              		.code	16
 498              		.thumb_func
 499              		.fpu softvfp
 501              	_ZN9Interrupt9interruptEv.isra.54:
 502              	.LFB5035:
 503              		.file 7 "../mculib3/src/interrupt.h"
   1:../mculib3/src/interrupt.h **** #pragma once
   2:../mculib3/src/interrupt.h **** 
   3:../mculib3/src/interrupt.h **** #include "periph.h"
   4:../mculib3/src/interrupt.h **** 
   5:../mculib3/src/interrupt.h **** #if defined(USE_MOCK_NVIC)
   6:../mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = mock::NVIC_EnableIRQ;
   7:../mculib3/src/interrupt.h **** #else
   8:../mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = ::NVIC_EnableIRQ;
   9:../mculib3/src/interrupt.h **** #endif
  10:../mculib3/src/interrupt.h **** 
  11:../mculib3/src/interrupt.h **** ///     
  12:../mculib3/src/interrupt.h **** struct Interrupting
  13:../mculib3/src/interrupt.h **** {
  14:../mculib3/src/interrupt.h ****     Interrupting* next {nullptr};
ARM GAS  /tmp/ccn6MZob.s 			page 44


  15:../mculib3/src/interrupt.h ****     virtual void interrupt() = 0;
  16:../mculib3/src/interrupt.h **** };
  17:../mculib3/src/interrupt.h **** 
  18:../mculib3/src/interrupt.h **** class Interrupt 
  19:../mculib3/src/interrupt.h **** {
  20:../mculib3/src/interrupt.h ****     Interrupting* first{nullptr};
  21:../mculib3/src/interrupt.h ****     const IRQn_Type irq_n;
  22:../mculib3/src/interrupt.h **** 
  23:../mculib3/src/interrupt.h **** public:
  24:../mculib3/src/interrupt.h ****     Interrupt (IRQn_Type irq_n) : irq_n {irq_n} {}
  25:../mculib3/src/interrupt.h **** 
  26:../mculib3/src/interrupt.h ****     auto IRQn() const { return irq_n; }
  27:../mculib3/src/interrupt.h **** 
  28:../mculib3/src/interrupt.h ****     void enable() { NVIC_EnableIRQ_t(irq_n); }
  29:../mculib3/src/interrupt.h **** 
  30:../mculib3/src/interrupt.h ****     void subscribe(Interrupting* ps)
  31:../mculib3/src/interrupt.h ****     {
  32:../mculib3/src/interrupt.h ****         auto p = first;
  33:../mculib3/src/interrupt.h ****         if (p) {
  34:../mculib3/src/interrupt.h ****             while (p->next)
  35:../mculib3/src/interrupt.h ****                 p = p->next;
  36:../mculib3/src/interrupt.h ****             p->next = ps;
  37:../mculib3/src/interrupt.h ****         } else {  
  38:../mculib3/src/interrupt.h ****             first = ps;
  39:../mculib3/src/interrupt.h ****         } 
  40:../mculib3/src/interrupt.h ****     }
  41:../mculib3/src/interrupt.h **** 
  42:../mculib3/src/interrupt.h ****     void clear_subscribe() { first = nullptr; }
  43:../mculib3/src/interrupt.h **** 
  44:../mculib3/src/interrupt.h ****     void interrupt()
 504              		.loc 7 44 0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508 0000 10B5     		push	{r4, lr}
 509              	.LCFI2:
 510              		.cfi_def_cfa_offset 8
 511              		.cfi_offset 4, -8
 512              		.cfi_offset 14, -4
 513 0002 0400     		movs	r4, r0
 514              	.L71:
 515              	.LVL69:
  45:../mculib3/src/interrupt.h ****     {
  46:../mculib3/src/interrupt.h ****         auto p = first;
  47:../mculib3/src/interrupt.h ****         while (p) {
 516              		.loc 7 47 0
 517 0004 002C     		cmp	r4, #0
 518 0006 05D0     		beq	.L69
  48:../mculib3/src/interrupt.h ****             p->interrupt();
 519              		.loc 7 48 0
 520 0008 2368     		ldr	r3, [r4]
 521 000a 2000     		movs	r0, r4
 522 000c 1B68     		ldr	r3, [r3]
 523 000e 9847     		blx	r3
 524              	.LVL70:
  49:../mculib3/src/interrupt.h ****             p = p->next;
 525              		.loc 7 49 0
ARM GAS  /tmp/ccn6MZob.s 			page 45


 526 0010 6468     		ldr	r4, [r4, #4]
 527              	.LVL71:
 528 0012 F7E7     		b	.L71
 529              	.L69:
  50:../mculib3/src/interrupt.h ****         }
  51:../mculib3/src/interrupt.h ****     }
 530              		.loc 7 51 0
 531              		@ sp needed
 532              	.LVL72:
 533 0014 10BD     		pop	{r4, pc}
 534              		.cfi_endproc
 535              	.LFE5035:
 537              		.section	.text._ZN3mcu5FLASH6unlockEv,"ax",%progbits
 538              		.align	1
 539              		.global	_ZN3mcu5FLASH6unlockEv
 540              		.syntax unified
 541              		.code	16
 542              		.thumb_func
 543              		.fpu softvfp
 545              	_ZN3mcu5FLASH6unlockEv:
 546              	.LFB91:
 547              		.file 8 "../mculib3/src/periph/flash_f0.h"
   1:../mculib3/src/periph/flash_f0.h **** #pragma once
   2:../mculib3/src/periph/flash_f0.h **** 
   3:../mculib3/src/periph/flash_f0.h **** #include "bits_flash_f0.h"
   4:../mculib3/src/periph/flash_f0.h **** 
   5:../mculib3/src/periph/flash_f0.h **** namespace mcu {
   6:../mculib3/src/periph/flash_f0.h **** 
   7:../mculib3/src/periph/flash_f0.h **** class FLASH {
   8:../mculib3/src/periph/flash_f0.h **** protected:
   9:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::ACR ACR;      // FLASH access control register, offset: 0x00
  10:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        KEYR;     // FLASH key register,            offset: 0x04
  11:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OPTKEYR;  // FLASH OPT key register,        offset: 0x08
  12:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::SR  SR;       // FLASH status register,         offset: 0x0C
  13:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::CR  CR;       // FLASH control register,        offset: 0x10
  14:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        AR;       // FLASH address register,        offset: 0x14
  15:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        RESERVED; //  Reserved,                             0x18
  16:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OBR;      // FLASH option bytes register,   offset: 0x1C
  17:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        WRPR;     // FLASH option bytes register,   offset: 0x20
  18:../mculib3/src/periph/flash_f0.h **** public:
  19:../mculib3/src/periph/flash_f0.h ****    using CMSIS_type   = FLASH_TypeDef;
  20:../mculib3/src/periph/flash_f0.h ****    using Latency      = FLASH_bits::ACR::Latency;
  21:../mculib3/src/periph/flash_f0.h ****    ///   ,    
  22:../mculib3/src/periph/flash_f0.h ****    enum Sector { _0, _1, _2, _3, _4, _5, _6, _7, _8, _9,
  23:../mculib3/src/periph/flash_f0.h ****                 _10,_11,_12,_13,_14,_15,_16,_17,_18,_19,
  24:../mculib3/src/periph/flash_f0.h ****                 _20,_21,_22,_23,_24,_25,_26,_27,_28,_29,
  25:../mculib3/src/periph/flash_f0.h ****                 _30,_31
  26:../mculib3/src/periph/flash_f0.h ****    };
  27:../mculib3/src/periph/flash_f0.h **** 
  28:../mculib3/src/periph/flash_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  29:../mculib3/src/periph/flash_f0.h **** 
  30:../mculib3/src/periph/flash_f0.h ****    FLASH& set (Latency v)            { ACR.LATENCY = v;    return *this; }
  31:../mculib3/src/periph/flash_f0.h ****    FLASH& lock()                     { CR.LOCK     = true; return *this; }
  32:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
  33:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
  34:../mculib3/src/periph/flash_f0.h ****    FLASH& set_progMode()             { CR.PER = false; CR.PG = true; return *this; }
  35:../mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
ARM GAS  /tmp/ccn6MZob.s 			page 46


  36:../mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
  37:../mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
  38:../mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
  39:../mculib3/src/periph/flash_f0.h ****    FLASH& start_erase(Sector);
  40:../mculib3/src/periph/flash_f0.h ****    static constexpr size_t address(Sector s) { return 0x08000000 + 1024 * s; }
  41:../mculib3/src/periph/flash_f0.h **** 
  42:../mculib3/src/periph/flash_f0.h ****    template<Sector> FLASH& start_erase();
  43:../mculib3/src/periph/flash_f0.h **** 
  44:../mculib3/src/periph/flash_f0.h ****    template<Sector s> static constexpr size_t address() { return 0x08000000 + 1024 * s; }
  45:../mculib3/src/periph/flash_f0.h ****    template<Sector>   static constexpr size_t size()    { return 1024; }
  46:../mculib3/src/periph/flash_f0.h **** };
  47:../mculib3/src/periph/flash_f0.h **** 
  48:../mculib3/src/periph/flash_f0.h **** 
  49:../mculib3/src/periph/flash_f0.h **** #if not defined(USE_MOCK_FLASH)
  50:../mculib3/src/periph/flash_f0.h **** template<Periph p> std::enable_if_t<p == Periph::FLASH, FLASH&> make_reference() { return *reinterp
  51:../mculib3/src/periph/flash_f0.h **** #endif
  52:../mculib3/src/periph/flash_f0.h **** 
  53:../mculib3/src/periph/flash_f0.h **** 
  54:../mculib3/src/periph/flash_f0.h **** 
  55:../mculib3/src/periph/flash_f0.h **** 
  56:../mculib3/src/periph/flash_f0.h **** 
  57:../mculib3/src/periph/flash_f0.h **** 
  58:../mculib3/src/periph/flash_f0.h **** 
  59:../mculib3/src/periph/flash_f0.h **** FLASH& FLASH::unlock()
  60:../mculib3/src/periph/flash_f0.h **** {
 548              		.loc 8 60 0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		@ link register save eliminated.
 553              	.LVL73:
 554              	.LBB2702:
 555              	.LBB2703:
  32:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
 556              		.loc 8 32 0
 557 0000 0369     		ldr	r3, [r0, #16]
 558              	.LBE2703:
 559              	.LBE2702:
  61:../mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key1 = 0x45670123;
  62:../mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key2 = 0xCDEF89AB;
  63:../mculib3/src/periph/flash_f0.h ****    if (is_lock()) {
 560              		.loc 8 63 0
 561 0002 1B06     		lsls	r3, r3, #24
 562 0004 03D5     		bpl	.L73
  64:../mculib3/src/periph/flash_f0.h ****       KEYR = Key1;
 563              		.loc 8 64 0
 564 0006 024B     		ldr	r3, .L77
 565 0008 4360     		str	r3, [r0, #4]
  65:../mculib3/src/periph/flash_f0.h ****       IF_TEST_WAIT_MS(10);
  66:../mculib3/src/periph/flash_f0.h ****       KEYR = Key2;
 566              		.loc 8 66 0
 567 000a 024B     		ldr	r3, .L77+4
 568 000c 4360     		str	r3, [r0, #4]
 569              	.L73:
  67:../mculib3/src/periph/flash_f0.h ****    }
  68:../mculib3/src/periph/flash_f0.h ****    return *this;
  69:../mculib3/src/periph/flash_f0.h **** }
ARM GAS  /tmp/ccn6MZob.s 			page 47


 570              		.loc 8 69 0
 571              		@ sp needed
 572 000e 7047     		bx	lr
 573              	.L78:
 574              		.align	2
 575              	.L77:
 576 0010 23016745 		.word	1164378403
 577 0014 AB89EFCD 		.word	-839939669
 578              		.cfi_endproc
 579              	.LFE91:
 581              		.section	.text._ZN3mcu5FLASH11start_eraseENS0_6SectorE,"ax",%progbits
 582              		.align	1
 583              		.global	_ZN3mcu5FLASH11start_eraseENS0_6SectorE
 584              		.syntax unified
 585              		.code	16
 586              		.thumb_func
 587              		.fpu softvfp
 589              	_ZN3mcu5FLASH11start_eraseENS0_6SectorE:
 590              	.LFB93:
  70:../mculib3/src/periph/flash_f0.h **** 
  71:../mculib3/src/periph/flash_f0.h **** 
  72:../mculib3/src/periph/flash_f0.h **** template<FLASH::Sector s>
  73:../mculib3/src/periph/flash_f0.h **** FLASH& FLASH::start_erase()
  74:../mculib3/src/periph/flash_f0.h **** {
  75:../mculib3/src/periph/flash_f0.h ****    CR.PG   = false;
  76:../mculib3/src/periph/flash_f0.h ****    CR.PER  = true;
  77:../mculib3/src/periph/flash_f0.h ****    IF_TEST_WAIT_MS(1);
  78:../mculib3/src/periph/flash_f0.h ****    AR = address<s>();
  79:../mculib3/src/periph/flash_f0.h ****    IF_TEST_WAIT_MS(1);
  80:../mculib3/src/periph/flash_f0.h ****    CR.STRT = true;
  81:../mculib3/src/periph/flash_f0.h ****    return *this;
  82:../mculib3/src/periph/flash_f0.h **** }
  83:../mculib3/src/periph/flash_f0.h **** 
  84:../mculib3/src/periph/flash_f0.h **** FLASH& FLASH::start_erase(FLASH::Sector s)
  85:../mculib3/src/periph/flash_f0.h **** {
 591              		.loc 8 85 0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		@ link register save eliminated.
 596              	.LVL74:
  86:../mculib3/src/periph/flash_f0.h ****    CR.PG   = false;
 597              		.loc 8 86 0
 598 0000 0122     		movs	r2, #1
 599 0002 0369     		ldr	r3, [r0, #16]
  87:../mculib3/src/periph/flash_f0.h ****    CR.PER  = true;
  88:../mculib3/src/periph/flash_f0.h ****    IF_TEST_WAIT_MS(1);
  89:../mculib3/src/periph/flash_f0.h ****    AR = address(s);
  90:../mculib3/src/periph/flash_f0.h ****    IF_TEST_WAIT_MS(1);
  91:../mculib3/src/periph/flash_f0.h ****    CR.STRT = true;
  92:../mculib3/src/periph/flash_f0.h ****    return *this;
  93:../mculib3/src/periph/flash_f0.h **** }
 600              		.loc 8 93 0
 601              		@ sp needed
  86:../mculib3/src/periph/flash_f0.h ****    CR.PG   = false;
 602              		.loc 8 86 0
 603 0004 9343     		bics	r3, r2
ARM GAS  /tmp/ccn6MZob.s 			page 48


 604 0006 0361     		str	r3, [r0, #16]
  87:../mculib3/src/periph/flash_f0.h ****    CR.PER  = true;
 605              		.loc 8 87 0
 606 0008 0223     		movs	r3, #2
 607 000a 0269     		ldr	r2, [r0, #16]
 608 000c 1343     		orrs	r3, r2
 609 000e 0361     		str	r3, [r0, #16]
 610              	.LVL75:
 611              	.LBB2704:
 612              	.LBB2705:
  40:../mculib3/src/periph/flash_f0.h **** 
 613              		.loc 8 40 0
 614 0010 8023     		movs	r3, #128
 615 0012 9B02     		lsls	r3, r3, #10
 616 0014 C918     		adds	r1, r1, r3
 617              	.LVL76:
 618              	.LBE2705:
 619              	.LBE2704:
  91:../mculib3/src/periph/flash_f0.h ****    return *this;
 620              		.loc 8 91 0
 621 0016 4023     		movs	r3, #64
 622              	.LBB2707:
 623              	.LBB2706:
  40:../mculib3/src/periph/flash_f0.h **** 
 624              		.loc 8 40 0
 625 0018 8902     		lsls	r1, r1, #10
 626              	.LVL77:
 627              	.LBE2706:
 628              	.LBE2707:
  89:../mculib3/src/periph/flash_f0.h ****    IF_TEST_WAIT_MS(1);
 629              		.loc 8 89 0
 630 001a 4161     		str	r1, [r0, #20]
  91:../mculib3/src/periph/flash_f0.h ****    return *this;
 631              		.loc 8 91 0
 632 001c 0269     		ldr	r2, [r0, #16]
 633 001e 1343     		orrs	r3, r2
 634 0020 0361     		str	r3, [r0, #16]
 635              		.loc 8 93 0
 636 0022 7047     		bx	lr
 637              		.cfi_endproc
 638              	.LFE93:
 640              		.section	.text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notify
 641              		.align	1
 642              		.syntax unified
 643              		.code	16
 644              		.thumb_func
 645              		.fpu softvfp
 647              	_ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:
 648              	.LFB4928:
 649              		.file 9 "../mculib3/src/flash.h"
   1:../mculib3/src/flash.h **** #pragma once
   2:../mculib3/src/flash.h **** 
   3:../mculib3/src/flash.h **** #include <cstring> // std::memcpy
   4:../mculib3/src/flash.h **** #include <algorithm>
   5:../mculib3/src/flash.h **** #include <iterator>
   6:../mculib3/src/flash.h **** #include "periph_flash.h"
   7:../mculib3/src/flash.h **** #include "timers.h"
ARM GAS  /tmp/ccn6MZob.s 			page 49


   8:../mculib3/src/flash.h **** 
   9:../mculib3/src/flash.h **** #if defined(USE_MOCK_FLASH)
  10:../mculib3/src/flash.h **** using FLASH_ = mock::FLASH;
  11:../mculib3/src/flash.h **** using mock::FLASH;
  12:../mculib3/src/flash.h **** #elif defined(PERIPH_FLASH_H_)
  13:../mculib3/src/flash.h **** using FLASH_ = mcu::FLASH;
  14:../mculib3/src/flash.h **** using mcu::FLASH;
  15:../mculib3/src/flash.h **** #endif
  16:../mculib3/src/flash.h **** 
  17:../mculib3/src/flash.h **** 
  18:../mculib3/src/flash.h **** template<size_t n, class Int = size_t>
  19:../mculib3/src/flash.h **** class SizedInt {
  20:../mculib3/src/flash.h ****     Int value {0};
  21:../mculib3/src/flash.h **** public:
  22:../mculib3/src/flash.h ****     inline Int operator++(int)   { auto v = value; value = (++value < n) ? value : 0; return v; }
  23:../mculib3/src/flash.h ****     inline Int operator++()      { return value = (++value < n) ? value : 0; }
  24:../mculib3/src/flash.h ****     inline Int operator--(int)   { return value = (value == 0) ? n : value - 1; }
  25:../mculib3/src/flash.h ****     inline operator Int() const  { return value; }
  26:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
  27:../mculib3/src/flash.h **** };
  28:../mculib3/src/flash.h **** 
  29:../mculib3/src/flash.h **** struct Pair {
  30:../mculib3/src/flash.h ****     uint8_t offset; 
  31:../mculib3/src/flash.h ****     uint8_t value;
  32:../mculib3/src/flash.h ****     operator uint16_t() { return uint16_t(value) << 8 | offset; }
  33:../mculib3/src/flash.h **** };
  34:../mculib3/src/flash.h **** 
  35:../mculib3/src/flash.h **** union Word {
  36:../mculib3/src/flash.h ****     Pair     pair;
  37:../mculib3/src/flash.h ****     uint16_t data;
  38:../mculib3/src/flash.h **** };
  39:../mculib3/src/flash.h **** 
  40:../mculib3/src/flash.h **** struct Memory {
  41:../mculib3/src/flash.h ****     Word*  pointer;
  42:../mculib3/src/flash.h ****     size_t size;
  43:../mculib3/src/flash.h ****     Memory (Word* pointer, size_t size)
  44:../mculib3/src/flash.h ****         :  pointer {pointer}
  45:../mculib3/src/flash.h ****         ,  size {size}
  46:../mculib3/src/flash.h ****     {}
  47:../mculib3/src/flash.h **** 
  48:../mculib3/src/flash.h ****     class Iterator {
  49:../mculib3/src/flash.h ****         Word* p {nullptr};
  50:../mculib3/src/flash.h ****     public:
  51:../mculib3/src/flash.h ****         using iterator_category = std::input_iterator_tag;
  52:../mculib3/src/flash.h ****         using value_type        = Word;
  53:../mculib3/src/flash.h ****         using difference_type   = size_t;
  54:../mculib3/src/flash.h ****         using pointer           = const Word*;
  55:../mculib3/src/flash.h ****         using reference         = Word;
  56:../mculib3/src/flash.h ****         Iterator (Word* p) : p{p} {}
  57:../mculib3/src/flash.h ****         Iterator() = default;
  58:../mculib3/src/flash.h ****         operator Word*() { return p; }
  59:../mculib3/src/flash.h ****         Word&        operator*  () const { return *p; }
  60:../mculib3/src/flash.h ****         Word*        operator-> () const { return p; }
  61:../mculib3/src/flash.h ****         bool         operator!= (const Iterator& other) const {return p != other.p; }
  62:../mculib3/src/flash.h ****         Iterator& operator++ () {
  63:../mculib3/src/flash.h ****             p++;
  64:../mculib3/src/flash.h ****             return *this;
ARM GAS  /tmp/ccn6MZob.s 			page 50


  65:../mculib3/src/flash.h ****         }
  66:../mculib3/src/flash.h ****         Iterator& operator+ (int v) {
  67:../mculib3/src/flash.h ****             p += v;
  68:../mculib3/src/flash.h ****             return *this;
  69:../mculib3/src/flash.h ****         }
  70:../mculib3/src/flash.h ****     };
  71:../mculib3/src/flash.h **** 
  72:../mculib3/src/flash.h ****     Iterator begin() {return Iterator{pointer};}
  73:../mculib3/src/flash.h ****     Iterator end()   {return Iterator{pointer + size};}
  74:../mculib3/src/flash.h **** };
  75:../mculib3/src/flash.h **** 
  76:../mculib3/src/flash.h **** 
  77:../mculib3/src/flash.h **** 
  78:../mculib3/src/flash.h **** //  STM32F0 sector    page  refmanual
  79:../mculib3/src/flash.h **** template <class Data, FLASH_::Sector ... sector>
  80:../mculib3/src/flash.h **** class Flash_updater_impl : private TickSubscriber
  81:../mculib3/src/flash.h **** {
  82:../mculib3/src/flash.h **** public:
  83:../mculib3/src/flash.h ****     Flash_updater_impl(Data*);
  84:../mculib3/src/flash.h ****     Flash_updater_impl(); //   
  85:../mculib3/src/flash.h ****     ~Flash_updater_impl() { stop(); }
  86:../mculib3/src/flash.h ****     void start() { tick_subscribe(); }
  87:../mculib3/src/flash.h ****     void stop()  { tick_unsubscribe(); }
  88:../mculib3/src/flash.h ****     void set_data(Data* v) { original = v; }
  89:../mculib3/src/flash.h ****     void read_to(Data* data) {
  90:../mculib3/src/flash.h ****         original = data;
  91:../mculib3/src/flash.h ****         // flash.lock(); // check if need
  92:../mculib3/src/flash.h ****         if (not is_read())
  93:../mculib3/src/flash.h ****             *data = Data{};
  94:../mculib3/src/flash.h ****     }
  95:../mculib3/src/flash.h ****     bool done() {
  96:../mculib3/src/flash.h ****         auto v = done_;
  97:../mculib3/src/flash.h ****         done_ = false;
  98:../mculib3/src/flash.h ****         return v;
  99:../mculib3/src/flash.h ****     }
 100:../mculib3/src/flash.h **** private:
 101:../mculib3/src/flash.h ****     FLASH_&  flash   {mcu::make_reference<mcu::Periph::FLASH>()};
 102:../mculib3/src/flash.h ****     Data*    original;
 103:../mculib3/src/flash.h ****     uint8_t  copy[sizeof(Data)];
 104:../mculib3/src/flash.h ****     static constexpr auto sectors {std::array{sector...}} ;
 105:../mculib3/src/flash.h ****     SizedInt<sizeof...(sector)> current {};
 106:../mculib3/src/flash.h ****     bool need_erase[sizeof...(sector)] {};
 107:../mculib3/src/flash.h ****     int  erase_index {0};
 108:../mculib3/src/flash.h ****     std::array<Memory, sizeof...(sector)> memory;
 109:../mculib3/src/flash.h ****     Memory::Iterator memory_offset{nullptr};
 110:../mculib3/src/flash.h ****     bool done_ {false};
 111:../mculib3/src/flash.h **** 
 112:../mculib3/src/flash.h ****     
 113:../mculib3/src/flash.h ****     enum State {
 114:../mculib3/src/flash.h ****       check_changes,
 115:../mculib3/src/flash.h ****       start_write,
 116:../mculib3/src/flash.h ****       check_write,
 117:../mculib3/src/flash.h ****       erase,
 118:../mculib3/src/flash.h ****       check_erase,
 119:../mculib3/src/flash.h ****       rewrite
 120:../mculib3/src/flash.h ****     };
 121:../mculib3/src/flash.h ****     volatile State state {check_changes};
ARM GAS  /tmp/ccn6MZob.s 			page 51


 122:../mculib3/src/flash.h ****     volatile State return_state {check_changes};
 123:../mculib3/src/flash.h ****     volatile uint8_t writed_data; // TODO:   volatile
 124:../mculib3/src/flash.h ****     SizedInt<sizeof(Data), uint8_t> data_offset {};
 125:../mculib3/src/flash.h **** 
 126:../mculib3/src/flash.h ****     //  true ,   
 127:../mculib3/src/flash.h ****     //            false,      
 128:../mculib3/src/flash.h ****     bool is_read();
 129:../mculib3/src/flash.h ****     void notify() override;
 130:../mculib3/src/flash.h ****     bool is_need_erase();
 131:../mculib3/src/flash.h ****     
 132:../mculib3/src/flash.h **** };
 133:../mculib3/src/flash.h **** 
 134:../mculib3/src/flash.h **** 
 135:../mculib3/src/flash.h **** // ,       Data 
 136:../mculib3/src/flash.h **** template<FLASH_::Sector ... sector>
 137:../mculib3/src/flash.h **** struct Flash_updater {
 138:../mculib3/src/flash.h ****     template<class Data>
 139:../mculib3/src/flash.h ****     static auto make(Data* data) {
 140:../mculib3/src/flash.h ****         return Flash_updater_impl<Data,sector...>{data};
 141:../mculib3/src/flash.h ****     }
 142:../mculib3/src/flash.h **** };
 143:../mculib3/src/flash.h **** 
 144:../mculib3/src/flash.h **** 
 145:../mculib3/src/flash.h **** 
 146:../mculib3/src/flash.h **** 
 147:../mculib3/src/flash.h **** 
 148:../mculib3/src/flash.h **** 
 149:../mculib3/src/flash.h **** 
 150:../mculib3/src/flash.h **** 
 151:../mculib3/src/flash.h **** 
 152:../mculib3/src/flash.h **** 
 153:../mculib3/src/flash.h **** 
 154:../mculib3/src/flash.h **** 
 155:../mculib3/src/flash.h **** template <class Data, typename FLASH_::Sector ... sector>
 156:../mculib3/src/flash.h **** Flash_updater_impl<Data,sector...>::Flash_updater_impl()
 157:../mculib3/src/flash.h ****     : original {nullptr}
 158:../mculib3/src/flash.h ****     , memory { std::array{
 159:../mculib3/src/flash.h ****         Memory (
 160:../mculib3/src/flash.h ****               reinterpret_cast<Word*>(FLASH_::template address<sector>())
 161:../mculib3/src/flash.h ****             , FLASH_::template size<sector>() / 2
 162:../mculib3/src/flash.h ****         )...
 163:../mculib3/src/flash.h ****     }}
 164:../mculib3/src/flash.h ****     , memory_offset {memory[0].begin()}
 165:../mculib3/src/flash.h **** {
 166:../mculib3/src/flash.h ****     static_assert (
 167:../mculib3/src/flash.h ****         sizeof(Data) < 255,
 168:../mculib3/src/flash.h ****         "      25
 169:../mculib3/src/flash.h ****     );
 170:../mculib3/src/flash.h ****     static_assert (
 171:../mculib3/src/flash.h ****         std::is_trivially_copyable_v<Data>,
 172:../mculib3/src/flash.h ****         "     
 173:../mculib3/src/flash.h ****     );
 174:../mculib3/src/flash.h ****     static_assert (
 175:../mculib3/src/flash.h ****         sizeof...(sector) > 1,
 176:../mculib3/src/flash.h ****         "\033[7;33m      
 177:../mculib3/src/flash.h ****     );
 178:../mculib3/src/flash.h **** }
ARM GAS  /tmp/ccn6MZob.s 			page 52


 179:../mculib3/src/flash.h **** 
 180:../mculib3/src/flash.h **** 
 181:../mculib3/src/flash.h **** 
 182:../mculib3/src/flash.h **** template <class Data, typename FLASH_::Sector ... sector>
 183:../mculib3/src/flash.h **** Flash_updater_impl<Data,sector...>::Flash_updater_impl(Data* data)
 184:../mculib3/src/flash.h ****     : Flash_updater_impl{}
 185:../mculib3/src/flash.h **** {
 186:../mculib3/src/flash.h ****     original = data;
 187:../mculib3/src/flash.h ****     // flash.lock(); // check if need
 188:../mculib3/src/flash.h ****     read_to (data);
 189:../mculib3/src/flash.h ****     tick_subscribe();
 190:../mculib3/src/flash.h **** }
 191:../mculib3/src/flash.h **** 
 192:../mculib3/src/flash.h **** 
 193:../mculib3/src/flash.h **** 
 194:../mculib3/src/flash.h **** template <class Data, typename FLASH_::Sector ... sector>
 195:../mculib3/src/flash.h **** bool Flash_updater_impl<Data,sector...>::is_read()
 196:../mculib3/src/flash.h **** {
 197:../mculib3/src/flash.h ****     //    
 198:../mculib3/src/flash.h ****     std::fill (std::begin(copy), std::end(copy), 0xFF);
 199:../mculib3/src/flash.h **** 
 200:../mculib3/src/flash.h ****     //     data      
 201:../mculib3/src/flash.h ****     bool byte_readed[sizeof(Data)] {};
 202:../mculib3/src/flash.h ****     auto is_all_readed = [&]{ 
 203:../mculib3/src/flash.h ****         return std::all_of (std::begin(byte_readed), std::end(byte_readed), [](auto& v){return v;})
 204:../mculib3/src/flash.h ****     };
 205:../mculib3/src/flash.h ****     flash.unlock();
 206:../mculib3/src/flash.h ****     #if defined(STM32F4) or defined(STM32F7)
 207:../mculib3/src/flash.h ****         flash.set (FLASH_::ProgSize::x16)
 208:../mculib3/src/flash.h ****              .en_interrupt_endOfProg(); //    
 209:../mculib3/src/flash.h ****     #endif
 210:../mculib3/src/flash.h ****     for (size_t i{0}; i < memory.size(); i++) {
 211:../mculib3/src/flash.h ****         memory_offset = std::find_if(memory[i].begin(), memory[i].end()
 212:../mculib3/src/flash.h ****             , [&](auto& word) bool {
 213:../mculib3/src/flash.h ****                 auto& pair = word.pair;
 214:../mculib3/src/flash.h ****                 if (pair.offset < sizeof(Data)) {
 215:../mculib3/src/flash.h ****                     copy[pair.offset] = pair.value;
 216:../mculib3/src/flash.h ****                     byte_readed[pair.offset] = true;
 217:../mculib3/src/flash.h ****                     return false;
 218:../mculib3/src/flash.h ****                 }
 219:../mculib3/src/flash.h ****                 return word.data == 0xFFFF;
 220:../mculib3/src/flash.h ****             }
 221:../mculib3/src/flash.h ****         );
 222:../mculib3/src/flash.h ****         if (memory_offset == memory[i].begin()) {
 223:../mculib3/src/flash.h ****             current = i;
 224:../mculib3/src/flash.h ****             continue;
 225:../mculib3/src/flash.h ****         }
 226:../mculib3/src/flash.h ****         if (memory_offset != memory[i].end()) {
 227:../mculib3/src/flash.h ****             current = i;
 228:../mculib3/src/flash.h ****             if (is_all_readed())
 229:../mculib3/src/flash.h ****                 break;
 230:../mculib3/src/flash.h ****         } else {
 231:../mculib3/src/flash.h ****             need_erase[i] = true;
 232:../mculib3/src/flash.h ****         }
 233:../mculib3/src/flash.h ****     }
 234:../mculib3/src/flash.h **** 
 235:../mculib3/src/flash.h ****     //         
ARM GAS  /tmp/ccn6MZob.s 			page 53


 236:../mculib3/src/flash.h ****     if (memory_offset == memory[current].end()) {
 237:../mculib3/src/flash.h ****         need_erase[current] = true;
 238:../mculib3/src/flash.h ****         current = 0;
 239:../mculib3/src/flash.h ****         memory_offset = memory[current].begin();
 240:../mculib3/src/flash.h ****     }
 241:../mculib3/src/flash.h **** 
 242:../mculib3/src/flash.h ****     auto all_readed = is_all_readed();
 243:../mculib3/src/flash.h ****     if (all_readed) {
 244:../mculib3/src/flash.h ****         std::memcpy (original, copy, sizeof(copy));
 245:../mculib3/src/flash.h ****         return_state = check_changes;
 246:../mculib3/src/flash.h ****     } else {
 247:../mculib3/src/flash.h ****         need_erase[current] = true;
 248:../mculib3/src/flash.h ****         return_state = rewrite;
 249:../mculib3/src/flash.h ****     }
 250:../mculib3/src/flash.h **** 
 251:../mculib3/src/flash.h ****     //    ,   
 252:../mculib3/src/flash.h ****     for (size_t i{0}; i < memory.size(); i++) {
 253:../mculib3/src/flash.h ****         if (not need_erase[i] and i != current) {
 254:../mculib3/src/flash.h ****             need_erase[i] = std::any_of (memory[i].begin(), memory[i].end()
 255:../mculib3/src/flash.h ****                 , [](auto& word){ return word.data != 0xFFFF; }
 256:../mculib3/src/flash.h ****             );
 257:../mculib3/src/flash.h ****         }
 258:../mculib3/src/flash.h ****     }
 259:../mculib3/src/flash.h **** 
 260:../mculib3/src/flash.h ****     if (std::any_of(std::begin(need_erase), std::end(need_erase), [](auto& v){return v;})) {
 261:../mculib3/src/flash.h ****         state = erase;
 262:../mculib3/src/flash.h ****     }
 263:../mculib3/src/flash.h **** 
 264:../mculib3/src/flash.h ****     flash.lock();
 265:../mculib3/src/flash.h ****     return all_readed;
 266:../mculib3/src/flash.h **** }
 267:../mculib3/src/flash.h **** 
 268:../mculib3/src/flash.h **** 
 269:../mculib3/src/flash.h **** 
 270:../mculib3/src/flash.h **** template <class Data, FLASH_::Sector ... sector>
 271:../mculib3/src/flash.h **** void Flash_updater_impl<Data,sector...>::notify()
 650              		.loc 9 271 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              	.LVL78:
 655 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 656              	.LCFI3:
 657              		.cfi_def_cfa_offset 24
 658              		.cfi_offset 3, -24
 659              		.cfi_offset 4, -20
 660              		.cfi_offset 5, -16
 661              		.cfi_offset 6, -12
 662              		.cfi_offset 7, -8
 663              		.cfi_offset 14, -4
 664              	.LBB2862:
 272:../mculib3/src/flash.h **** {
 273:../mculib3/src/flash.h ****     //         
 274:../mculib3/src/flash.h ****     uint8_t* original = reinterpret_cast<uint8_t*>(this->original);
 275:../mculib3/src/flash.h **** 
 276:../mculib3/src/flash.h ****     //  
 277:../mculib3/src/flash.h ****     switch (state) {
ARM GAS  /tmp/ccn6MZob.s 			page 54


 665              		.loc 9 277 0
 666 0002 0500     		movs	r5, r0
 667 0004 3D35     		adds	r5, r5, #61
 668              	.LBE2862:
 271:../mculib3/src/flash.h **** {
 669              		.loc 9 271 0
 670 0006 0400     		movs	r4, r0
 274:../mculib3/src/flash.h **** 
 671              		.loc 9 274 0
 672 0008 4669     		ldr	r6, [r0, #20]
 673              	.LVL79:
 674              	.LBB2995:
 675              		.loc 9 277 0
 676 000a 2878     		ldrb	r0, [r5]
 677              	.LVL80:
 678 000c C0B2     		uxtb	r0, r0
 679 000e 0528     		cmp	r0, #5
 680 0010 1AD8     		bhi	.L80
 681 0012 FFF7FEFF 		bl	__gnu_thumb1_case_uhi
 682              	.L83:
 683 0016 0600     		.2byte	(.L82-.L83)/2
 684 0018 1A00     		.2byte	(.L84-.L83)/2
 685 001a 3900     		.2byte	(.L85-.L83)/2
 686 001c 7300     		.2byte	(.L86-.L83)/2
 687 001e BC00     		.2byte	(.L87-.L83)/2
 688 0020 EE00     		.2byte	(.L88-.L83)/2
 689              		.p2align 1
 690              	.L82:
 691              	.LVL81:
 692              	.LBB2863:
 693              	.LBB2864:
 694              	.LBB2865:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 695              		.loc 9 25 0
 696 0022 2200     		movs	r2, r4
 697 0024 4032     		adds	r2, r2, #64
 698 0026 1378     		ldrb	r3, [r2]
 699              	.LVL82:
 700              	.LBE2865:
 701              	.LBE2864:
 278:../mculib3/src/flash.h **** 
 279:../mculib3/src/flash.h ****     case check_changes:
 280:../mculib3/src/flash.h ****         if (original[data_offset] == copy[data_offset]) {
 702              		.loc 9 280 0
 703 0028 E118     		adds	r1, r4, r3
 704 002a F05C     		ldrb	r0, [r6, r3]
 705 002c 097E     		ldrb	r1, [r1, #24]
 706 002e 8842     		cmp	r0, r1
 707 0030 00D0     		beq	.LCB943
 708 0032 FAE0     		b	.L143	@long jump
 709              	.LCB943:
 710              	.LVL83:
 711              	.LBB2866:
 712              	.LBB2867:
  22:../mculib3/src/flash.h ****     inline Int operator++()      { return value = (++value < n) ? value : 0; }
 713              		.loc 9 22 0
 714 0034 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccn6MZob.s 			page 55


 715              	.LVL84:
 716 0036 DBB2     		uxtb	r3, r3
 717              	.LVL85:
 718 0038 012B     		cmp	r3, #1
 719 003a 00D9     		bls	.L90
 720 003c 0023     		movs	r3, #0
 721              	.L90:
 722 003e 1370     		strb	r3, [r2]
 723              	.LVL86:
 724              	.LBE2867:
 725              	.LBE2866:
 281:../mculib3/src/flash.h ****             data_offset++;
 282:../mculib3/src/flash.h ****             done_ = data_offset == 0;
 726              		.loc 9 282 0
 727 0040 0122     		movs	r2, #1
 728 0042 3C34     		adds	r4, r4, #60
 729              	.LVL87:
 730 0044 9A43     		bics	r2, r3
 731 0046 2270     		strb	r2, [r4]
 732              	.LVL88:
 733              	.L80:
 734              	.LBE2863:
 735              	.LBE2995:
 283:../mculib3/src/flash.h ****         } else {
 284:../mculib3/src/flash.h ****             state = start_write;
 285:../mculib3/src/flash.h ****         }
 286:../mculib3/src/flash.h ****         break;
 287:../mculib3/src/flash.h **** 
 288:../mculib3/src/flash.h ****     case start_write:
 289:../mculib3/src/flash.h ****         if ( not flash.is_busy() and flash.is_lock() ) {
 290:../mculib3/src/flash.h ****             flash.unlock();
 291:../mculib3/src/flash.h ****                 flash.set_progMode();
 292:../mculib3/src/flash.h ****             #if defined(STM32F4) or defined(STM32F7)
 293:../mculib3/src/flash.h ****                 flash.set (FLASH_::ProgSize::x16)
 294:../mculib3/src/flash.h ****                     .en_interrupt_endOfProg(); //    
 295:../mculib3/src/flash.h ****             #endif
 296:../mculib3/src/flash.h ****             writed_data = original[data_offset];
 297:../mculib3/src/flash.h ****             memory_offset->data = Pair{data_offset, writed_data};
 298:../mculib3/src/flash.h ****             state = check_write;
 299:../mculib3/src/flash.h ****         }
 300:../mculib3/src/flash.h ****         break;
 301:../mculib3/src/flash.h **** 
 302:../mculib3/src/flash.h ****     case check_write:
 303:../mculib3/src/flash.h ****         if ( flash.is_endOfProg() ) {
 304:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 305:../mculib3/src/flash.h ****                 .lock();
 306:../mculib3/src/flash.h ****             copy[data_offset] = writed_data;
 307:../mculib3/src/flash.h ****             if (++memory_offset != memory[current].end()) {
 308:../mculib3/src/flash.h ****                 state = return_state;
 309:../mculib3/src/flash.h ****             } else {
 310:../mculib3/src/flash.h ****                 need_erase[current] = true;
 311:../mculib3/src/flash.h ****                 current++;
 312:../mculib3/src/flash.h ****                 memory_offset = memory[current].begin();
 313:../mculib3/src/flash.h ****                 data_offset = 0;
 314:../mculib3/src/flash.h ****                 state = start_write;
 315:../mculib3/src/flash.h ****                 return_state = rewrite;
 316:../mculib3/src/flash.h ****             }
ARM GAS  /tmp/ccn6MZob.s 			page 56


 317:../mculib3/src/flash.h ****         }
 318:../mculib3/src/flash.h ****         break;
 319:../mculib3/src/flash.h **** 
 320:../mculib3/src/flash.h ****     case erase:
 321:../mculib3/src/flash.h ****         if ( not flash.is_busy() and flash.is_lock() ) {
 322:../mculib3/src/flash.h ****             auto it = std::find(std::begin(need_erase), std::end(need_erase), true);
 323:../mculib3/src/flash.h ****             if (it == std::end(need_erase)) {
 324:../mculib3/src/flash.h ****                 state = return_state;
 325:../mculib3/src/flash.h ****                 break;
 326:../mculib3/src/flash.h ****             }
 327:../mculib3/src/flash.h ****             erase_index = std::distance(std::begin(need_erase), it);
 328:../mculib3/src/flash.h ****             flash.unlock()
 329:../mculib3/src/flash.h ****                 .start_erase(sectors[erase_index]);
 330:../mculib3/src/flash.h ****             state = check_erase;
 331:../mculib3/src/flash.h ****         }
 332:../mculib3/src/flash.h ****     break;
 333:../mculib3/src/flash.h **** 
 334:../mculib3/src/flash.h ****     case check_erase:
 335:../mculib3/src/flash.h ****         if ( flash.is_endOfProg() ) {
 336:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 337:../mculib3/src/flash.h ****                  .lock();
 338:../mculib3/src/flash.h ****             auto verified = std::all_of(std::begin(memory[erase_index]), std::end(memory[erase_inde
 339:../mculib3/src/flash.h ****                 return word.data == 0xFFFF;
 340:../mculib3/src/flash.h ****             });
 341:../mculib3/src/flash.h ****             need_erase[erase_index] = not verified;
 342:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 343:../mculib3/src/flash.h ****         }
 344:../mculib3/src/flash.h ****     break;
 345:../mculib3/src/flash.h **** 
 346:../mculib3/src/flash.h ****     case rewrite:
 347:../mculib3/src/flash.h ****         if (++data_offset) {
 348:../mculib3/src/flash.h ****             state = start_write;
 349:../mculib3/src/flash.h ****         } else {
 350:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 351:../mculib3/src/flash.h ****             return_state = check_changes;
 352:../mculib3/src/flash.h ****         }
 353:../mculib3/src/flash.h ****     break;
 354:../mculib3/src/flash.h ****     } // switch
 355:../mculib3/src/flash.h **** }
 736              		.loc 9 355 0
 737              		@ sp needed
 738              	.LVL89:
 739 0048 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 740              	.LVL90:
 741              	.L84:
 742              	.LBB2996:
 743              	.LBB2993:
 289:../mculib3/src/flash.h ****             flash.unlock();
 744              		.loc 9 289 0
 745 004a 2069     		ldr	r0, [r4, #16]
 746              	.LVL91:
 747              	.LBB2868:
 748              	.LBB2869:
  37:../mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
 749              		.loc 8 37 0
 750 004c C368     		ldr	r3, [r0, #12]
 751              	.LBE2869:
ARM GAS  /tmp/ccn6MZob.s 			page 57


 752              	.LBE2868:
 289:../mculib3/src/flash.h ****             flash.unlock();
 753              		.loc 9 289 0
 754 004e DB07     		lsls	r3, r3, #31
 755 0050 FAD4     		bmi	.L80
 756              	.LVL92:
 757              	.LBB2870:
 758              	.LBB2871:
  32:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
 759              		.loc 8 32 0 discriminator 1
 760 0052 0369     		ldr	r3, [r0, #16]
 761              	.LBE2871:
 762              	.LBE2870:
 289:../mculib3/src/flash.h ****             flash.unlock();
 763              		.loc 9 289 0 discriminator 1
 764 0054 1B06     		lsls	r3, r3, #24
 765 0056 F7D5     		bpl	.L80
 290:../mculib3/src/flash.h ****                 flash.set_progMode();
 766              		.loc 9 290 0
 767 0058 FFF7FEFF 		bl	_ZN3mcu5FLASH6unlockEv
 768              	.LVL93:
 769              	.LBB2872:
 770              	.LBB2873:
  34:../mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
 771              		.loc 8 34 0
 772 005c 0221     		movs	r1, #2
 773              	.LBE2873:
 774              	.LBE2872:
 291:../mculib3/src/flash.h ****             #if defined(STM32F4) or defined(STM32F7)
 775              		.loc 9 291 0
 776 005e 2369     		ldr	r3, [r4, #16]
 777              	.LVL94:
 778              	.LBB2875:
 779              	.LBB2874:
  34:../mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
 780              		.loc 8 34 0
 781 0060 1A69     		ldr	r2, [r3, #16]
 782 0062 8A43     		bics	r2, r1
 783 0064 1A61     		str	r2, [r3, #16]
 784 0066 0122     		movs	r2, #1
 785 0068 1869     		ldr	r0, [r3, #16]
 786 006a 0243     		orrs	r2, r0
 787 006c 1A61     		str	r2, [r3, #16]
 788              	.LVL95:
 789              	.LBE2874:
 790              	.LBE2875:
 791              	.LBB2876:
 792              	.LBB2877:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 793              		.loc 9 25 0
 794 006e 2300     		movs	r3, r4
 795 0070 4033     		adds	r3, r3, #64
 796 0072 1A78     		ldrb	r2, [r3]
 797              	.LVL96:
 798              	.LBE2877:
 799              	.LBE2876:
 296:../mculib3/src/flash.h ****             memory_offset->data = Pair{data_offset, writed_data};
ARM GAS  /tmp/ccn6MZob.s 			page 58


 800              		.loc 9 296 0
 801 0074 013B     		subs	r3, r3, #1
 802 0076 B05C     		ldrb	r0, [r6, r2]
 803 0078 1870     		strb	r0, [r3]
 297:../mculib3/src/flash.h ****             state = check_write;
 804              		.loc 9 297 0
 805 007a 1B78     		ldrb	r3, [r3]
 806 007c A06B     		ldr	r0, [r4, #56]
 807              	.LBB2878:
 808              	.LBB2879:
  32:../mculib3/src/flash.h **** };
 809              		.loc 9 32 0
 810 007e 1B02     		lsls	r3, r3, #8
 811 0080 1343     		orrs	r3, r2
 812              	.LBE2879:
 813              	.LBE2878:
 297:../mculib3/src/flash.h ****             state = check_write;
 814              		.loc 9 297 0
 815 0082 0380     		strh	r3, [r0]
 298:../mculib3/src/flash.h ****         }
 816              		.loc 9 298 0
 817 0084 2970     		strb	r1, [r5]
 818 0086 DFE7     		b	.L80
 819              	.L85:
 303:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 820              		.loc 9 303 0
 821 0088 2369     		ldr	r3, [r4, #16]
 822              	.LVL97:
 823              	.LBB2880:
 824              	.LBB2881:
  35:../mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
 825              		.loc 8 35 0
 826 008a DA68     		ldr	r2, [r3, #12]
 827              	.LBE2881:
 828              	.LBE2880:
 303:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 829              		.loc 9 303 0
 830 008c 9206     		lsls	r2, r2, #26
 831 008e DBD5     		bpl	.L80
 832              	.LVL98:
 833              	.LBB2882:
 834              	.LBB2883:
  36:../mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
 835              		.loc 8 36 0
 836 0090 2022     		movs	r2, #32
 837 0092 D968     		ldr	r1, [r3, #12]
 838 0094 0A43     		orrs	r2, r1
 839 0096 DA60     		str	r2, [r3, #12]
 840              	.LVL99:
 841              	.LBE2883:
 842              	.LBE2882:
 843              	.LBB2884:
 844              	.LBB2885:
  31:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 845              		.loc 8 31 0
 846 0098 8022     		movs	r2, #128
 847 009a 1969     		ldr	r1, [r3, #16]
ARM GAS  /tmp/ccn6MZob.s 			page 59


 848 009c 0A43     		orrs	r2, r1
 849 009e 1A61     		str	r2, [r3, #16]
 850              	.LBE2885:
 851              	.LBE2884:
 852              	.LBB2886:
 853              	.LBB2887:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 854              		.loc 9 25 0
 855 00a0 2100     		movs	r1, r4
 856              	.LBE2887:
 857              	.LBE2886:
 306:../mculib3/src/flash.h ****             if (++memory_offset != memory[current].end()) {
 858              		.loc 9 306 0
 859 00a2 2300     		movs	r3, r4
 860              	.LBB2889:
 861              	.LBB2888:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 862              		.loc 9 25 0
 863 00a4 4031     		adds	r1, r1, #64
 864              	.LBE2888:
 865              	.LBE2889:
 306:../mculib3/src/flash.h ****             if (++memory_offset != memory[current].end()) {
 866              		.loc 9 306 0
 867 00a6 3F33     		adds	r3, r3, #63
 868 00a8 1A78     		ldrb	r2, [r3]
 869 00aa 0B78     		ldrb	r3, [r1]
 870 00ac E318     		adds	r3, r4, r3
 871 00ae 1A76     		strb	r2, [r3, #24]
 872              	.LVL100:
 873              	.LBB2890:
 874              	.LBB2891:
  63:../mculib3/src/flash.h ****             return *this;
 875              		.loc 9 63 0
 876 00b0 A36B     		ldr	r3, [r4, #56]
 877 00b2 981C     		adds	r0, r3, #2
 878              	.LBE2891:
 879              	.LBE2890:
 880              	.LBB2893:
 881              	.LBB2894:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 882              		.loc 9 25 0
 883 00b4 E369     		ldr	r3, [r4, #28]
 884              	.LBE2894:
 885              	.LBE2893:
 886              	.LBB2895:
 887              	.LBB2892:
  63:../mculib3/src/flash.h ****             return *this;
 888              		.loc 9 63 0
 889 00b6 A063     		str	r0, [r4, #56]
 890              	.LVL101:
 891 00b8 DA00     		lsls	r2, r3, #3
 892 00ba A218     		adds	r2, r4, r2
 893              	.LVL102:
 894              	.LBE2892:
 895              	.LBE2895:
 896              	.LBB2896:
 897              	.LBB2897:
ARM GAS  /tmp/ccn6MZob.s 			page 60


  73:../mculib3/src/flash.h **** };
 898              		.loc 9 73 0
 899 00bc D66A     		ldr	r6, [r2, #44]
 900              	.LVL103:
 901 00be 7700     		lsls	r7, r6, #1
 902 00c0 966A     		ldr	r6, [r2, #40]
 903 00c2 2200     		movs	r2, r4
 904 00c4 F619     		adds	r6, r6, r7
 905 00c6 3E32     		adds	r2, r2, #62
 906              	.LBE2897:
 907              	.LBE2896:
 307:../mculib3/src/flash.h ****                 state = return_state;
 908              		.loc 9 307 0
 909 00c8 B042     		cmp	r0, r6
 910 00ca 03D0     		beq	.L91
 308:../mculib3/src/flash.h ****             } else {
 911              		.loc 9 308 0
 912 00cc 1378     		ldrb	r3, [r2]
 913              	.LVL104:
 914              	.L144:
 915              	.LBB2898:
 916              	.LBB2899:
 324:../mculib3/src/flash.h ****                 break;
 917              		.loc 9 324 0
 918 00ce DBB2     		uxtb	r3, r3
 919              	.L142:
 920              	.LBE2899:
 921              	.LBE2898:
 348:../mculib3/src/flash.h ****         } else {
 922              		.loc 9 348 0
 923 00d0 2B70     		strb	r3, [r5]
 924 00d2 B9E7     		b	.L80
 925              	.LVL105:
 926              	.L91:
 310:../mculib3/src/flash.h ****                 current++;
 927              		.loc 9 310 0
 928 00d4 0126     		movs	r6, #1
 929 00d6 E018     		adds	r0, r4, r3
 930 00d8 0130     		adds	r0, r0, #1
 931              	.LBB2928:
 932              	.LBB2929:
  22:../mculib3/src/flash.h ****     inline Int operator++()      { return value = (++value < n) ? value : 0; }
 933              		.loc 9 22 0
 934 00da 9B19     		adds	r3, r3, r6
 935              	.LBE2929:
 936              	.LBE2928:
 310:../mculib3/src/flash.h ****                 current++;
 937              		.loc 9 310 0
 938 00dc C677     		strb	r6, [r0, #31]
 939              	.LVL106:
 940              	.LBB2931:
 941              	.LBB2930:
  22:../mculib3/src/flash.h ****     inline Int operator++()      { return value = (++value < n) ? value : 0; }
 942              		.loc 9 22 0
 943 00de B342     		cmp	r3, r6
 944 00e0 00D9     		bls	.L92
 945 00e2 0023     		movs	r3, #0
ARM GAS  /tmp/ccn6MZob.s 			page 61


 946              	.L92:
 947 00e4 E361     		str	r3, [r4, #28]
 948              	.LVL107:
 949              	.LBE2930:
 950              	.LBE2931:
 312:../mculib3/src/flash.h ****                 data_offset = 0;
 951              		.loc 9 312 0
 952 00e6 DB00     		lsls	r3, r3, #3
 953 00e8 E318     		adds	r3, r4, r3
 954 00ea 9B6A     		ldr	r3, [r3, #40]
 955 00ec A363     		str	r3, [r4, #56]
 956              	.LVL108:
 957              	.LBB2932:
 958              	.LBB2933:
  26:../mculib3/src/flash.h **** };
 959              		.loc 9 26 0
 960 00ee 0023     		movs	r3, #0
 961 00f0 0B70     		strb	r3, [r1]
 962              	.LVL109:
 963              	.LBE2933:
 964              	.LBE2932:
 314:../mculib3/src/flash.h ****                 return_state = rewrite;
 965              		.loc 9 314 0
 966 00f2 0133     		adds	r3, r3, #1
 967 00f4 2B70     		strb	r3, [r5]
 315:../mculib3/src/flash.h ****             }
 968              		.loc 9 315 0
 969 00f6 0433     		adds	r3, r3, #4
 970 00f8 1370     		strb	r3, [r2]
 971 00fa A5E7     		b	.L80
 972              	.LVL110:
 973              	.L86:
 974              	.LBB2934:
 321:../mculib3/src/flash.h ****             auto it = std::find(std::begin(need_erase), std::end(need_erase), true);
 975              		.loc 9 321 0
 976 00fc 2069     		ldr	r0, [r4, #16]
 977              	.LVL111:
 978              	.LBB2923:
 979              	.LBB2924:
  37:../mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
 980              		.loc 8 37 0
 981 00fe C368     		ldr	r3, [r0, #12]
 982              	.LBE2924:
 983              	.LBE2923:
 321:../mculib3/src/flash.h ****             auto it = std::find(std::begin(need_erase), std::end(need_erase), true);
 984              		.loc 9 321 0
 985 0100 DB07     		lsls	r3, r3, #31
 986 0102 A1D4     		bmi	.L80
 987              	.LVL112:
 988              	.LBB2925:
 989              	.LBB2926:
  32:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
 990              		.loc 8 32 0 discriminator 1
 991 0104 0369     		ldr	r3, [r0, #16]
 992              	.LBE2926:
 993              	.LBE2925:
 321:../mculib3/src/flash.h ****             auto it = std::find(std::begin(need_erase), std::end(need_erase), true);
ARM GAS  /tmp/ccn6MZob.s 			page 62


 994              		.loc 9 321 0 discriminator 1
 995 0106 1B06     		lsls	r3, r3, #24
 996 0108 9ED5     		bpl	.L80
 997              	.LBB2927:
 322:../mculib3/src/flash.h ****             if (it == std::end(need_erase)) {
 998              		.loc 9 322 0
 999 010a 2300     		movs	r3, r4
 1000              	.LBB2900:
 1001              	.LBB2901:
 1002              		.file 10 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // <range_access.h> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // Copyright (C) 2010-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** /** @file bits/range_access.h
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****  *  This is an internal header file, included by other library headers.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****  *  Do not attempt to use it directly. @headername{iterator}
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****  */
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** #ifndef _GLIBCXX_RANGE_ACCESS_H
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** #define _GLIBCXX_RANGE_ACCESS_H 1
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** #pragma GCC system_header
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** #if __cplusplus >= 201103L
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** #include <initializer_list>
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** namespace std _GLIBCXX_VISIBILITY(default)
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** {
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to the first element of
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *          the container.
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __cont  Container.
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Container>
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX17_CONSTEXPR auto
ARM GAS  /tmp/ccn6MZob.s 			page 63


  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     begin(_Container& __cont) -> decltype(__cont.begin())
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __cont.begin(); }
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to the first element of
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *          the const container.
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __cont  Container.
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Container>
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX17_CONSTEXPR auto
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     begin(const _Container& __cont) -> decltype(__cont.begin())
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __cont.begin(); }
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to one past the last element of
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *          the container.
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __cont  Container.
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Container>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX17_CONSTEXPR auto
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     end(_Container& __cont) -> decltype(__cont.end())
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __cont.end(); }
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to one past the last element of
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *          the const container.
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __cont  Container.
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Container>
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX17_CONSTEXPR auto
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     end(const _Container& __cont) -> decltype(__cont.end())
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __cont.end(); }
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to the first element of the array.
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __arr  Array.
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Tp, size_t _Nm>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX14_CONSTEXPR _Tp*
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     begin(_Tp (&__arr)[_Nm])
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __arr; }
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   /**
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @brief  Return an iterator pointing to one past the last element
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *          of the array.
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    *  @param  __arr  Array.
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****    */
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****   template<typename _Tp, size_t _Nm>
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     inline _GLIBCXX14_CONSTEXPR _Tp*
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     end(_Tp (&__arr)[_Nm])
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h ****     { return __arr + _Nm; }
 1003              		.loc 10 98 0
 1004 010c 2100     		movs	r1, r4
 1005              	.LBE2901:
 1006              	.LBE2900:
 322:../mculib3/src/flash.h ****             if (it == std::end(need_erase)) {
 1007              		.loc 9 322 0
ARM GAS  /tmp/ccn6MZob.s 			page 64


 1008 010e 2033     		adds	r3, r3, #32
 1009              	.LVL113:
 1010              	.LBB2903:
 1011              	.LBB2904:
 1012              	.LBB2905:
 1013              	.LBB2906:
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 1014              		.loc 6 116 0
 1015 0110 1E00     		movs	r6, r3
 1016              	.LVL114:
 1017              	.LBE2906:
 1018              	.LBE2905:
 1019              	.LBE2904:
 1020              	.LBE2903:
 1021              	.LBB2916:
 1022              	.LBB2902:
 1023              		.loc 10 98 0
 1024 0112 2231     		adds	r1, r1, #34
 1025              	.LVL115:
 1026              	.LBE2902:
 1027              	.LBE2916:
 1028              	.LBB2917:
 1029              	.LBB2913:
 1030              	.LBB2910:
 1031              	.LBB2907:
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 1032              		.loc 6 116 0
 1033 0114 CA1A     		subs	r2, r1, r3
 1034 0116 9210     		asrs	r2, r2, #2
 1035              	.LVL116:
 1036              	.L98:
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 1037              		.loc 6 118 0
 1038 0118 002A     		cmp	r2, #0
 1039 011a 20DD     		ble	.L93
 1040              	.LVL117:
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1041              		.loc 6 120 0
 1042 011c 1F78     		ldrb	r7, [r3]
 1043 011e 002F     		cmp	r7, #0
 1044 0120 03D1     		bne	.L94
 1045              	.LVL118:
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1046              		.loc 6 124 0
 1047 0122 5F78     		ldrb	r7, [r3, #1]
 1048 0124 002F     		cmp	r7, #0
 1049 0126 0DD0     		beq	.L95
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 1050              		.loc 6 122 0
 1051 0128 0133     		adds	r3, r3, #1
 1052              	.LVL119:
 1053              	.L94:
 1054              	.LBE2907:
 1055              	.LBE2910:
 1056              	.LBE2913:
 1057              	.LBE2917:
 323:../mculib3/src/flash.h ****                 state = return_state;
ARM GAS  /tmp/ccn6MZob.s 			page 65


 1058              		.loc 9 323 0
 1059 012a 9942     		cmp	r1, r3
 1060 012c 21D0     		beq	.L102
 1061              	.LBB2918:
 1062              	.LBB2919:
 1063              	.LBB2920:
 1064              		.file 11 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // Functions used by iterators -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // Copyright (C) 2001-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** /*
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Copyright (c) 1994
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Hewlett-Packard Company
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Permission to use, copy, modify, distribute and sell this software
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * and its documentation for any purpose is hereby granted without fee,
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * provided that the above copyright notice appear in all copies and
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * that both that copyright notice and this permission notice appear
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * in supporting documentation.  Hewlett-Packard Company makes no
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * representations about the suitability of this software for any
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Copyright (c) 1996-1998
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Silicon Graphics Computer Systems, Inc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * Permission to use, copy, modify, distribute and sell this software
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * and its documentation for any purpose is hereby granted without fee,
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * provided that the above copyright notice appear in all copies and
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * that both that copyright notice and this permission notice appear
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * in supporting documentation.  Silicon Graphics makes no
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * representations about the suitability of this software for any
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  */
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 66


  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** /** @file bits/stl_iterator_base_funcs.h
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *  This is an internal header file, included by other library headers.
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *  Do not attempt to use it directly. @headername{iterator}
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *  This file contains all of the general iterator-related utility
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  *  functions, such as distance() and advance().
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****  */
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** #ifndef _STL_ITERATOR_BASE_FUNCS_H
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** #define _STL_ITERATOR_BASE_FUNCS_H 1
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** #pragma GCC system_header
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** #include <bits/concept_check.h>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** #include <debug/assertions.h>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** namespace std _GLIBCXX_VISIBILITY(default)
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** {
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** _GLIBCXX_BEGIN_NAMESPACE_CONTAINER
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****   // Forward declaration for the overloads of __distance.
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****   template <typename> struct _List_iterator;
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****   template <typename> struct _List_const_iterator;
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** _GLIBCXX_END_NAMESPACE_CONTAINER
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****   template<typename _InputIterator>
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     inline _GLIBCXX14_CONSTEXPR
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     typename iterator_traits<_InputIterator>::difference_type
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     __distance(_InputIterator __first, _InputIterator __last,
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****                input_iterator_tag)
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     {
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       // concept requirements
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       __glibcxx_function_requires(_InputIteratorConcept<_InputIterator>)
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       typename iterator_traits<_InputIterator>::difference_type __n = 0;
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       while (__first != __last)
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 	{
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 	  ++__first;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 	  ++__n;
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 	}
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       return __n;
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     }
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****   template<typename _RandomAccessIterator>
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     inline _GLIBCXX14_CONSTEXPR
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     typename iterator_traits<_RandomAccessIterator>::difference_type
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****                random_access_iterator_tag)
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****     {
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       // concept requirements
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       __glibcxx_function_requires(_RandomAccessIteratorConcept<
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h **** 				  _RandomAccessIterator>)
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_iterator_base_funcs.h ****       return __last - __first;
 1065              		.loc 11 104 0
 1066 012e 9B1B     		subs	r3, r3, r6
 1067              	.LBE2920:
ARM GAS  /tmp/ccn6MZob.s 			page 67


 1068              	.LBE2919:
 1069              	.LBE2918:
 327:../mculib3/src/flash.h ****             flash.unlock()
 1070              		.loc 9 327 0
 1071 0130 6362     		str	r3, [r4, #36]
 328:../mculib3/src/flash.h ****                 .start_erase(sectors[erase_index]);
 1072              		.loc 9 328 0
 1073 0132 FFF7FEFF 		bl	_ZN3mcu5FLASH6unlockEv
 1074              	.LVL120:
 1075 0136 636A     		ldr	r3, [r4, #36]
 1076 0138 3D4A     		ldr	r2, .L145
 1077 013a D15C     		ldrb	r1, [r2, r3]
 1078 013c FFF7FEFF 		bl	_ZN3mcu5FLASH11start_eraseENS0_6SectorE
 1079              	.LVL121:
 330:../mculib3/src/flash.h ****         }
 1080              		.loc 9 330 0
 1081 0140 0423     		movs	r3, #4
 1082 0142 C5E7     		b	.L142
 1083              	.LVL122:
 1084              	.L95:
 1085              	.LBB2921:
 1086              	.LBB2914:
 1087              	.LBB2911:
 1088              	.LBB2908:
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1089              		.loc 6 128 0
 1090 0144 9F78     		ldrb	r7, [r3, #2]
 1091 0146 002F     		cmp	r7, #0
 1092 0148 01D0     		beq	.L96
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 1093              		.loc 6 126 0
 1094 014a 0233     		adds	r3, r3, #2
 1095              	.LVL123:
 1096 014c EDE7     		b	.L94
 1097              	.LVL124:
 1098              	.L96:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1099              		.loc 6 132 0
 1100 014e DF78     		ldrb	r7, [r3, #3]
 1101 0150 002F     		cmp	r7, #0
 1102 0152 01D0     		beq	.L97
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 1103              		.loc 6 130 0
 1104 0154 0333     		adds	r3, r3, #3
 1105              	.LVL125:
 1106 0156 E8E7     		b	.L94
 1107              	.LVL126:
 1108              	.L97:
 1109 0158 0433     		adds	r3, r3, #4
 1110              	.LVL127:
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 1111              		.loc 6 118 0
 1112 015a 013A     		subs	r2, r2, #1
 1113              	.LVL128:
 1114 015c DCE7     		b	.L98
 1115              	.LVL129:
 1116              	.L93:
ARM GAS  /tmp/ccn6MZob.s 			page 68


 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 1117              		.loc 6 137 0
 1118 015e CA1A     		subs	r2, r1, r3
 1119              	.LVL130:
 1120 0160 022A     		cmp	r2, #2
 1121 0162 0DD0     		beq	.L99
 1122 0164 032A     		cmp	r2, #3
 1123 0166 07D0     		beq	.L100
 1124 0168 012A     		cmp	r2, #1
 1125 016a 0ED1     		bne	.L141
 1126              	.L101:
 1127              	.LVL131:
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1128              		.loc 6 148 0
 1129 016c 1A78     		ldrb	r2, [r3]
 1130 016e 002A     		cmp	r2, #0
 1131 0170 DBD1     		bne	.L94
 1132              	.LVL132:
 1133              	.L102:
 1134              	.LBE2908:
 1135              	.LBE2911:
 1136              	.LBE2914:
 1137              	.LBE2921:
 324:../mculib3/src/flash.h ****                 break;
 1138              		.loc 9 324 0
 1139 0172 3E34     		adds	r4, r4, #62
 1140              	.LVL133:
 1141 0174 2378     		ldrb	r3, [r4]
 1142 0176 AAE7     		b	.L144
 1143              	.LVL134:
 1144              	.L100:
 1145              	.LBB2922:
 1146              	.LBB2915:
 1147              	.LBB2912:
 1148              	.LBB2909:
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1149              		.loc 6 140 0
 1150 0178 1A78     		ldrb	r2, [r3]
 1151 017a 002A     		cmp	r2, #0
 1152 017c D5D1     		bne	.L94
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 2:
 1153              		.loc 6 142 0
 1154 017e 0133     		adds	r3, r3, #1
 1155              	.LVL135:
 1156              	.L99:
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 1157              		.loc 6 144 0
 1158 0180 1A78     		ldrb	r2, [r3]
 1159 0182 002A     		cmp	r2, #0
 1160 0184 D1D1     		bne	.L94
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	case 1:
 1161              		.loc 6 146 0
 1162 0186 0133     		adds	r3, r3, #1
 1163              	.LVL136:
 1164 0188 F0E7     		b	.L101
 1165              	.LVL137:
 1166              	.L141:
ARM GAS  /tmp/ccn6MZob.s 			page 69


 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 1167              		.loc 6 153 0
 1168 018a 0B00     		movs	r3, r1
 1169              	.LVL138:
 1170 018c CDE7     		b	.L94
 1171              	.LVL139:
 1172              	.L87:
 1173              	.LBE2909:
 1174              	.LBE2912:
 1175              	.LBE2915:
 1176              	.LBE2922:
 1177              	.LBE2927:
 1178              	.LBE2934:
 1179              	.LBB2935:
 335:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 1180              		.loc 9 335 0
 1181 018e 2369     		ldr	r3, [r4, #16]
 1182              	.LVL140:
 1183              	.LBB2936:
 1184              	.LBB2937:
  35:../mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
 1185              		.loc 8 35 0
 1186 0190 DA68     		ldr	r2, [r3, #12]
 1187              	.LBE2937:
 1188              	.LBE2936:
 335:../mculib3/src/flash.h ****             flash.clear_flag_endOfProg()
 1189              		.loc 9 335 0
 1190 0192 9206     		lsls	r2, r2, #26
 1191 0194 00D4     		bmi	.LCB1552
 1192 0196 57E7     		b	.L80	@long jump
 1193              	.LCB1552:
 1194              	.LVL141:
 1195              	.LBB2938:
 1196              	.LBB2939:
 1197              	.LBB2940:
  36:../mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
 1198              		.loc 8 36 0
 1199 0198 2022     		movs	r2, #32
 1200 019a D968     		ldr	r1, [r3, #12]
 1201              	.LBE2940:
 1202              	.LBE2939:
 1203              	.LBB2942:
 1204              	.LBB2943:
 1205              	.LBB2944:
 1206              	.LBB2945:
 1207              	.LBB2946:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 1208              		.loc 6 104 0
 1209 019c 254E     		ldr	r6, .L145+4
 1210              	.LVL142:
 1211              	.LBE2946:
 1212              	.LBE2945:
 1213              	.LBE2944:
 1214              	.LBE2943:
 1215              	.LBE2942:
 1216              	.LBB2955:
 1217              	.LBB2941:
ARM GAS  /tmp/ccn6MZob.s 			page 70


  36:../mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
 1218              		.loc 8 36 0
 1219 019e 0A43     		orrs	r2, r1
 1220 01a0 DA60     		str	r2, [r3, #12]
 1221              	.LVL143:
 1222              	.LBE2941:
 1223              	.LBE2955:
 1224              	.LBB2956:
 1225              	.LBB2957:
  31:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 1226              		.loc 8 31 0
 1227 01a2 8022     		movs	r2, #128
 1228 01a4 1969     		ldr	r1, [r3, #16]
 1229 01a6 0A43     		orrs	r2, r1
 1230 01a8 1A61     		str	r2, [r3, #16]
 1231              	.LBE2957:
 1232              	.LBE2956:
 338:../mculib3/src/flash.h ****                 return word.data == 0xFFFF;
 1233              		.loc 9 338 0
 1234 01aa 616A     		ldr	r1, [r4, #36]
 1235              	.LBB2958:
 1236              	.LBB2959:
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/range_access.h **** 
 1237              		.loc 10 49 0
 1238 01ac CB00     		lsls	r3, r1, #3
 1239 01ae E318     		adds	r3, r4, r3
 1240 01b0 9A6A     		ldr	r2, [r3, #40]
 1241              	.LVL144:
 1242              	.LBE2959:
 1243              	.LBE2958:
 1244              	.LBB2960:
 1245              	.LBB2961:
 1246              	.LBB2962:
  73:../mculib3/src/flash.h **** };
 1247              		.loc 9 73 0
 1248 01b2 DB6A     		ldr	r3, [r3, #44]
 1249 01b4 5B00     		lsls	r3, r3, #1
 1250 01b6 D318     		adds	r3, r2, r3
 1251              	.LVL145:
 1252              	.L105:
 1253 01b8 1000     		movs	r0, r2
 1254              	.LVL146:
 1255              	.LBE2962:
 1256              	.LBE2961:
 1257              	.LBE2960:
 1258              	.LBB2963:
 1259              	.LBB2953:
 1260              	.LBB2951:
 1261              	.LBB2949:
 1262              	.LBB2947:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 1263              		.loc 6 104 0
 1264 01ba 9342     		cmp	r3, r2
 1265 01bc 17D0     		beq	.L113
 1266              	.LVL147:
 1267 01be 0232     		adds	r2, r2, #2
 1268              	.LVL148:
ARM GAS  /tmp/ccn6MZob.s 			page 71


 1269 01c0 971E     		subs	r7, r2, #2
 1270 01c2 3F88     		ldrh	r7, [r7]
 1271 01c4 B742     		cmp	r7, r6
 1272 01c6 F7D0     		beq	.L105
 1273              	.LVL149:
 1274              	.L104:
 1275              	.LBE2947:
 1276              	.LBE2949:
 1277              	.LBE2951:
 1278              	.LBE2953:
 1279              	.LBE2963:
 341:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 1280              		.loc 9 341 0
 1281 01c8 1B1A     		subs	r3, r3, r0
 1282              	.LBB2964:
 1283              	.LBB2965:
 1284              	.LBB2966:
 1285              	.LBB2967:
 1286              		.loc 10 98 0
 1287 01ca 2600     		movs	r6, r4
 1288              	.LBE2967:
 1289              	.LBE2966:
 1290              	.LBE2965:
 1291              	.LBE2964:
 341:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 1292              		.loc 9 341 0
 1293 01cc 6218     		adds	r2, r4, r1
 1294              	.LBB2978:
 1295              	.LBB2975:
 356:../mculib3/src/flash.h **** 
 357:../mculib3/src/flash.h **** 
 358:../mculib3/src/flash.h **** 
 359:../mculib3/src/flash.h **** template <class Data, FLASH_::Sector ... sector>
 360:../mculib3/src/flash.h **** bool Flash_updater_impl<Data,sector...>::is_need_erase() {
 361:../mculib3/src/flash.h ****     return std::any_of(std::begin(need_erase), std::end(need_erase), [](auto& v){return v;});
 1296              		.loc 9 361 0
 1297 01ce 2000     		movs	r0, r4
 1298              	.LBE2975:
 1299              	.LBE2978:
 341:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 1300              		.loc 9 341 0
 1301 01d0 591E     		subs	r1, r3, #1
 1302 01d2 8B41     		sbcs	r3, r3, r1
 1303 01d4 0132     		adds	r2, r2, #1
 1304              	.LBB2979:
 1305              	.LBB2976:
 1306              	.LBB2969:
 1307              	.LBB2968:
 1308              		.loc 10 98 0
 1309 01d6 2236     		adds	r6, r6, #34
 1310              	.LBE2968:
 1311              	.LBE2969:
 1312              	.LBE2976:
 1313              	.LBE2979:
 341:../mculib3/src/flash.h ****             state = is_need_erase() ? erase : check_changes;
 1314              		.loc 9 341 0
 1315 01d8 D377     		strb	r3, [r2, #31]
ARM GAS  /tmp/ccn6MZob.s 			page 72


 1316              	.LVL150:
 1317              	.LBB2980:
 1318              	.LBB2977:
 1319              		.loc 9 361 0
 1320 01da 2030     		adds	r0, r0, #32
 1321              	.LBB2970:
 1322              	.LBB2971:
 1323              	.LBB2972:
 1324              	.LBB2973:
 1325              	.LBB2974:
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _Iterator, typename _Predicate>
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline _Iterator
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_if(_Iterator __first, _Iterator __last, _Predicate __pred)
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __find_if(__first, __last, __pred,
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		       std::__iterator_category(__first));
 1326              		.loc 6 162 0
 1327 01dc 3100     		movs	r1, r6
 1328 01de FFF7FEFF 		bl	_ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mc
 1329              	.LVL151:
 1330              	.LBE2974:
 1331              	.LBE2973:
 1332              	.LBE2972:
 1333              	.LBE2971:
 1334              	.LBE2970:
 1335              	.LBE2977:
 1336              	.LBE2980:
 342:../mculib3/src/flash.h ****         }
 1337              		.loc 9 342 0
 1338 01e2 0323     		movs	r3, #3
 1339 01e4 8642     		cmp	r6, r0
 1340 01e6 00D0     		beq	.LCB1709
 1341 01e8 72E7     		b	.L142	@long jump
 1342              	.LCB1709:
 1343 01ea 0023     		movs	r3, #0
 1344 01ec 70E7     		b	.L142
 1345              	.LVL152:
 1346              	.L113:
 1347              	.LBB2981:
 1348              	.LBB2954:
 1349              	.LBB2952:
 1350              	.LBB2950:
 1351              	.LBB2948:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 1352              		.loc 6 104 0
 1353 01ee 1800     		movs	r0, r3
 1354              	.LVL153:
 1355 01f0 EAE7     		b	.L104
 1356              	.LVL154:
 1357              	.L88:
 1358              	.LBE2948:
 1359              	.LBE2950:
 1360              	.LBE2952:
 1361              	.LBE2954:
 1362              	.LBE2981:
 1363              	.LBE2938:
ARM GAS  /tmp/ccn6MZob.s 			page 73


 1364              	.LBE2935:
 1365              	.LBB2982:
 1366              	.LBB2983:
  23:../mculib3/src/flash.h ****     inline Int operator--(int)   { return value = (value == 0) ? n : value - 1; }
 1367              		.loc 9 23 0
 1368 01f2 2200     		movs	r2, r4
 1369 01f4 4032     		adds	r2, r2, #64
 1370 01f6 1378     		ldrb	r3, [r2]
 1371 01f8 0133     		adds	r3, r3, #1
 1372 01fa DBB2     		uxtb	r3, r3
 1373 01fc 012B     		cmp	r3, #1
 1374 01fe 11D9     		bls	.L107
 1375 0200 0023     		movs	r3, #0
 1376 0202 1370     		strb	r3, [r2]
 1377              	.LVL155:
 1378              	.L108:
 1379              	.LBE2983:
 1380              	.LBE2982:
 1381              	.LBB2985:
 1382              	.LBB2986:
 1383              	.LBB2987:
 1384              	.LBB2988:
 1385              	.LBB2989:
 1386              	.LBB2990:
 1387              	.LBB2991:
 1388              		.loc 6 162 0
 1389 0204 2600     		movs	r6, r4
 1390              	.LVL156:
 1391 0206 2000     		movs	r0, r4
 1392 0208 2236     		adds	r6, r6, #34
 1393 020a 3100     		movs	r1, r6
 1394 020c 2030     		adds	r0, r0, #32
 1395 020e FFF7FEFF 		bl	_ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mc
 1396              	.LVL157:
 1397              	.LBE2991:
 1398              	.LBE2990:
 1399              	.LBE2989:
 1400              	.LBE2988:
 1401              	.LBE2987:
 1402              	.LBE2986:
 1403              	.LBE2985:
 350:../mculib3/src/flash.h ****             return_state = check_changes;
 1404              		.loc 9 350 0
 1405 0212 0323     		movs	r3, #3
 1406 0214 8642     		cmp	r6, r0
 1407 0216 00D1     		bne	.L109
 1408 0218 0023     		movs	r3, #0
 1409              	.L109:
 350:../mculib3/src/flash.h ****             return_state = check_changes;
 1410              		.loc 9 350 0 is_stmt 0 discriminator 4
 1411 021a 2B70     		strb	r3, [r5]
 351:../mculib3/src/flash.h ****         }
 1412              		.loc 9 351 0 is_stmt 1 discriminator 4
 1413 021c 0023     		movs	r3, #0
 1414 021e 3E34     		adds	r4, r4, #62
 1415              	.LVL158:
 1416 0220 2370     		strb	r3, [r4]
ARM GAS  /tmp/ccn6MZob.s 			page 74


 1417              	.LBE2993:
 1418              	.LBE2996:
 355:../mculib3/src/flash.h **** 
 1419              		.loc 9 355 0 discriminator 4
 1420 0222 11E7     		b	.L80
 1421              	.LVL159:
 1422              	.L107:
 1423              	.LBB2997:
 1424              	.LBB2994:
 1425              	.LBB2992:
 1426              	.LBB2984:
  23:../mculib3/src/flash.h ****     inline Int operator--(int)   { return value = (value == 0) ? n : value - 1; }
 1427              		.loc 9 23 0
 1428 0224 1370     		strb	r3, [r2]
 1429              	.LVL160:
 1430              	.LBE2984:
 1431              	.LBE2992:
 347:../mculib3/src/flash.h ****             state = start_write;
 1432              		.loc 9 347 0
 1433 0226 002B     		cmp	r3, #0
 1434 0228 ECD0     		beq	.L108
 1435              	.L143:
 348:../mculib3/src/flash.h ****         } else {
 1436              		.loc 9 348 0
 1437 022a 0123     		movs	r3, #1
 1438 022c 50E7     		b	.L142
 1439              	.L146:
 1440 022e C046     		.align	2
 1441              	.L145:
 1442 0230 00000000 		.word	.LANCHOR1
 1443 0234 FFFF0000 		.word	65535
 1444              	.LBE2994:
 1445              	.LBE2997:
 1446              		.cfi_endproc
 1447              	.LFE4928:
 1449              		.section	.text._ZN9Publisher6notifyEv,"axG",%progbits,_ZN9Publisher6notifyEv,comdat
 1450              		.align	1
 1451              		.weak	_ZN9Publisher6notifyEv
 1452              		.syntax unified
 1453              		.code	16
 1454              		.thumb_func
 1455              		.fpu softvfp
 1457              	_ZN9Publisher6notifyEv:
 1458              	.LFB2209:
 1459              		.file 12 "../mculib3/src/subscriber.h"
   1:../mculib3/src/subscriber.h **** #pragma once
   2:../mculib3/src/subscriber.h **** 
   3:../mculib3/src/subscriber.h **** #include "list.h"
   4:../mculib3/src/subscriber.h **** #include "systick.h"
   5:../mculib3/src/subscriber.h **** 
   6:../mculib3/src/subscriber.h **** struct Subscriber : Listable<Subscriber> {
   7:../mculib3/src/subscriber.h ****     virtual void notify() = 0;
   8:../mculib3/src/subscriber.h **** };
   9:../mculib3/src/subscriber.h **** 
  10:../mculib3/src/subscriber.h **** struct Publisher : private List<Subscriber>
  11:../mculib3/src/subscriber.h **** {
  12:../mculib3/src/subscriber.h ****     
ARM GAS  /tmp/ccn6MZob.s 			page 75


  13:../mculib3/src/subscriber.h ****     void clear(){clear_subscribe();}
  14:../mculib3/src/subscriber.h ****     void subscribe  (Subscriber& v) { push_back(v); }
  15:../mculib3/src/subscriber.h ****     void unsubscribe(Subscriber& v) { remove(v);    }
  16:../mculib3/src/subscriber.h ****     // ,     subscriber  *this
  17:../mculib3/src/subscriber.h ****     void notify() {
 1460              		.loc 12 17 0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              	.LVL161:
 1465 0000 10B5     		push	{r4, lr}
 1466              	.LCFI4:
 1467              		.cfi_def_cfa_offset 8
 1468              		.cfi_offset 4, -8
 1469              		.cfi_offset 14, -4
 1470              	.LBB2998:
  18:../mculib3/src/subscriber.h ****         for (auto& subscriber : *this)
 1471              		.loc 12 18 0
 1472 0002 0468     		ldr	r4, [r0]
 1473              	.LVL162:
 1474              	.L149:
 1475              		.loc 12 18 0 is_stmt 0 discriminator 3
 1476 0004 002C     		cmp	r4, #0
 1477 0006 05D0     		beq	.L147
  19:../mculib3/src/subscriber.h ****             subscriber.notify();
 1478              		.loc 12 19 0 is_stmt 1
 1479 0008 2368     		ldr	r3, [r4]
 1480 000a 2000     		movs	r0, r4
 1481 000c 1B68     		ldr	r3, [r3]
 1482 000e 9847     		blx	r3
 1483              	.LVL163:
 1484              	.LBB2999:
 1485              	.LBB3000:
 1486              		.loc 4 160 0
 1487 0010 A468     		ldr	r4, [r4, #8]
 1488              	.LVL164:
 1489 0012 F7E7     		b	.L149
 1490              	.LVL165:
 1491              	.L147:
 1492              	.LBE3000:
 1493              	.LBE2999:
 1494              	.LBE2998:
  20:../mculib3/src/subscriber.h ****     }
 1495              		.loc 12 20 0
 1496              		@ sp needed
 1497              	.LVL166:
 1498 0014 10BD     		pop	{r4, pc}
 1499              		.cfi_endproc
 1500              	.LFE2209:
 1502              		.global	__aeabi_uidivmod
 1503              		.section	.text._ZN11TickUpdater9interruptEv,"ax",%progbits
 1504              		.align	1
 1505              		.global	_ZN11TickUpdater9interruptEv
 1506              		.syntax unified
 1507              		.code	16
 1508              		.thumb_func
 1509              		.fpu softvfp
ARM GAS  /tmp/ccn6MZob.s 			page 76


 1511              	_ZN11TickUpdater9interruptEv:
 1512              	.LFB3527:
 1513              		.file 13 "../mculib3/src/timers.h"
   1:../mculib3/src/timers.h **** #pragma once
   2:../mculib3/src/timers.h **** 
   3:../mculib3/src/timers.h **** #include <cstdint>
   4:../mculib3/src/timers.h **** #include "subscriber.h"
   5:../mculib3/src/timers.h **** #include "systick.h"
   6:../mculib3/src/timers.h **** #include "literals.h"
   7:../mculib3/src/timers.h **** #include "function.h"
   8:../mculib3/src/timers.h **** #ifdef USE_MOCK_SYSTICK
   9:../mculib3/src/timers.h **** using mock::SysTick;
  10:../mculib3/src/timers.h **** #else
  11:../mculib3/src/timers.h **** using mcu::SysTick;
  12:../mculib3/src/timers.h **** #endif
  13:../mculib3/src/timers.h **** 
  14:../mculib3/src/timers.h **** 
  15:../mculib3/src/timers.h **** 
  16:../mculib3/src/timers.h **** enum Faster {
  17:../mculib3/src/timers.h ****      x2 = 2, x4 = 4, x5 = 5, x8 = 8, x10 = 10,
  18:../mculib3/src/timers.h **** };
  19:../mculib3/src/timers.h **** 
  20:../mculib3/src/timers.h **** 
  21:../mculib3/src/timers.h **** struct TickUpdater : Publisher
  22:../mculib3/src/timers.h **** {
  23:../mculib3/src/timers.h ****     TickUpdater() { REF(SysTick).initInterrupt<1000_us>(); }
  24:../mculib3/src/timers.h ****     template<Faster multiplier> // multiplier how many subticks in tick
  25:../mculib3/src/timers.h ****     void subscribe_subtick (Subscriber& v);
  26:../mculib3/src/timers.h ****     void interrupt();
  27:../mculib3/src/timers.h **** 
  28:../mculib3/src/timers.h **** 
  29:../mculib3/src/timers.h **** private:
  30:../mculib3/src/timers.h ****     struct Subtick : Publisher {} subtick {};
  31:../mculib3/src/timers.h ****     size_t subtick_cnt {0};
  32:../mculib3/src/timers.h ****     size_t subtick_qty {1};
  33:../mculib3/src/timers.h **** } tickUpdater{};
  34:../mculib3/src/timers.h **** 
  35:../mculib3/src/timers.h **** 
  36:../mculib3/src/timers.h **** 
  37:../mculib3/src/timers.h **** extern "C" void SysTick_Handler()
  38:../mculib3/src/timers.h **** {
  39:../mculib3/src/timers.h ****     tickUpdater.interrupt();
  40:../mculib3/src/timers.h **** }
  41:../mculib3/src/timers.h **** 
  42:../mculib3/src/timers.h **** 
  43:../mculib3/src/timers.h **** 
  44:../mculib3/src/timers.h **** class TickSubscriber : Subscriber
  45:../mculib3/src/timers.h **** {
  46:../mculib3/src/timers.h **** protected:
  47:../mculib3/src/timers.h ****     bool subscribed {false};
  48:../mculib3/src/timers.h ****     void tick_subscribe();
  49:../mculib3/src/timers.h ****     void tick_unsubscribe();
  50:../mculib3/src/timers.h ****     template<Faster multiplier> // multiplier how many subticks in tick
  51:../mculib3/src/timers.h ****     void tick_subscribe();
  52:../mculib3/src/timers.h **** };
  53:../mculib3/src/timers.h **** 
  54:../mculib3/src/timers.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 77


  55:../mculib3/src/timers.h **** 
  56:../mculib3/src/timers.h **** class Timer : TickSubscriber
  57:../mculib3/src/timers.h **** {
  58:../mculib3/src/timers.h **** public:
  59:../mculib3/src/timers.h ****     Timer() = default;
  60:../mculib3/src/timers.h ****     Timer (uint32_t ms) { start(ms); }
  61:../mculib3/src/timers.h ****     ~Timer () {tick_unsubscribe();}
  62:../mculib3/src/timers.h **** 
  63:../mculib3/src/timers.h ****     void     start   (uint32_t ms); ///     
  64:../mculib3/src/timers.h ****     bool     event();   ///  true,     
  65:../mculib3/src/timers.h ****     bool     done();    ///  true,     
  66:../mculib3/src/timers.h ****     void     pause();   ///  ,    
  67:../mculib3/src/timers.h ****     void     start();   ///      
  68:../mculib3/src/timers.h ****     void     stop();    ///     
  69:../mculib3/src/timers.h ****     bool     isGreater (uint32_t val); ///  true,   
  70:../mculib3/src/timers.h ****     bool     isCount(); ///  true  ,   
  71:../mculib3/src/timers.h ****     uint32_t timePassed(); ///   
  72:../mculib3/src/timers.h ****     uint32_t timeLeft();   ///   
  73:../mculib3/src/timers.h ****     template<class function>
  74:../mculib3/src/timers.h ****     void     event (function); ///  function,    
  75:../mculib3/src/timers.h ****     volatile uint32_t timeSet {0};
  76:../mculib3/src/timers.h **** 
  77:../mculib3/src/timers.h **** 
  78:../mculib3/src/timers.h **** private:
  79:../mculib3/src/timers.h ****     volatile uint32_t timePassed_ {0};	
  80:../mculib3/src/timers.h **** 
  81:../mculib3/src/timers.h ****     void notify() override { timePassed_++; }
  82:../mculib3/src/timers.h **** };
  83:../mculib3/src/timers.h **** 
  84:../mculib3/src/timers.h **** 
  85:../mculib3/src/timers.h **** 
  86:../mculib3/src/timers.h **** 
  87:../mculib3/src/timers.h **** 
  88:../mculib3/src/timers.h **** 
  89:../mculib3/src/timers.h **** 
  90:../mculib3/src/timers.h **** 
  91:../mculib3/src/timers.h **** template<Faster multiplier> // how many subticks in tick
  92:../mculib3/src/timers.h **** void TickUpdater::subscribe_subtick (Subscriber& v)
  93:../mculib3/src/timers.h **** {
  94:../mculib3/src/timers.h ****     subtick.subscribe(v);
  95:../mculib3/src/timers.h ****     subtick_qty = multiplier;
  96:../mculib3/src/timers.h ****     REF(SysTick).initInterrupt<1000_us/multiplier>();
  97:../mculib3/src/timers.h **** }
  98:../mculib3/src/timers.h **** 
  99:../mculib3/src/timers.h **** 
 100:../mculib3/src/timers.h **** 
 101:../mculib3/src/timers.h **** template<class Function>
 102:../mculib3/src/timers.h **** inline void every_qty_cnt_call(size_t& cnt, size_t qty, Function call)
 103:../mculib3/src/timers.h **** {
 104:../mculib3/src/timers.h ****     if (not(cnt++ % qty))
 105:../mculib3/src/timers.h ****         call();
 106:../mculib3/src/timers.h **** }
 107:../mculib3/src/timers.h **** 
 108:../mculib3/src/timers.h **** 
 109:../mculib3/src/timers.h **** 
 110:../mculib3/src/timers.h **** void TickUpdater::interrupt()
 111:../mculib3/src/timers.h **** {
ARM GAS  /tmp/ccn6MZob.s 			page 78


 1514              		.loc 13 111 0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518              	.LVL167:
 1519 0000 10B5     		push	{r4, lr}
 1520              	.LCFI5:
 1521              		.cfi_def_cfa_offset 8
 1522              		.cfi_offset 4, -8
 1523              		.cfi_offset 14, -4
 1524              		.loc 13 111 0
 1525 0002 0400     		movs	r4, r0
 112:../mculib3/src/timers.h ****     subtick.notify();
 1526              		.loc 13 112 0
 1527 0004 0830     		adds	r0, r0, #8
 1528              	.LVL168:
 1529 0006 FFF7FEFF 		bl	_ZN9Publisher6notifyEv
 1530              	.LVL169:
 1531              	.LBB3005:
 1532              	.LBB3006:
 104:../mculib3/src/timers.h ****         call();
 1533              		.loc 13 104 0
 1534 000a 2069     		ldr	r0, [r4, #16]
 1535 000c 6169     		ldr	r1, [r4, #20]
 1536 000e 431C     		adds	r3, r0, #1
 1537 0010 2361     		str	r3, [r4, #16]
 1538 0012 FFF7FEFF 		bl	__aeabi_uidivmod
 1539              	.LVL170:
 1540 0016 0029     		cmp	r1, #0
 1541 0018 02D1     		bne	.L150
 1542              	.LVL171:
 1543              	.LBB3007:
 1544              	.LBB3008:
 113:../mculib3/src/timers.h ****     every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 114:../mculib3/src/timers.h ****         notify();
 1545              		.loc 13 114 0
 1546 001a 2000     		movs	r0, r4
 1547 001c FFF7FEFF 		bl	_ZN9Publisher6notifyEv
 1548              	.LVL172:
 1549              	.L150:
 1550              	.LBE3008:
 1551              	.LBE3007:
 1552              	.LBE3006:
 1553              	.LBE3005:
 115:../mculib3/src/timers.h ****     });
 116:../mculib3/src/timers.h **** }
 1554              		.loc 13 116 0
 1555              		@ sp needed
 1556              	.LVL173:
 1557 0020 10BD     		pop	{r4, pc}
 1558              		.cfi_endproc
 1559              	.LFE3527:
 1561              		.section	.text.SysTick_Handler,"ax",%progbits
 1562              		.align	1
 1563              		.global	SysTick_Handler
 1564              		.syntax unified
 1565              		.code	16
ARM GAS  /tmp/ccn6MZob.s 			page 79


 1566              		.thumb_func
 1567              		.fpu softvfp
 1569              	SysTick_Handler:
 1570              	.LFB3508:
  38:../mculib3/src/timers.h ****     tickUpdater.interrupt();
 1571              		.loc 13 38 0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575 0000 10B5     		push	{r4, lr}
 1576              	.LCFI6:
 1577              		.cfi_def_cfa_offset 8
 1578              		.cfi_offset 4, -8
 1579              		.cfi_offset 14, -4
  39:../mculib3/src/timers.h **** }
 1580              		.loc 13 39 0
 1581 0002 0248     		ldr	r0, .L153
 1582 0004 FFF7FEFF 		bl	_ZN11TickUpdater9interruptEv
 1583              	.LVL174:
  40:../mculib3/src/timers.h **** 
 1584              		.loc 13 40 0
 1585              		@ sp needed
 1586 0008 10BD     		pop	{r4, pc}
 1587              	.L154:
 1588 000a C046     		.align	2
 1589              	.L153:
 1590 000c 00000000 		.word	.LANCHOR2
 1591              		.cfi_endproc
 1592              	.LFE3508:
 1594              		.section	.text._ZN5Timer5eventEv,"ax",%progbits
 1595              		.align	1
 1596              		.global	_ZN5Timer5eventEv
 1597              		.syntax unified
 1598              		.code	16
 1599              		.thumb_func
 1600              		.fpu softvfp
 1602              	_ZN5Timer5eventEv:
 1603              	.LFB3530:
 117:../mculib3/src/timers.h **** 
 118:../mculib3/src/timers.h **** 
 119:../mculib3/src/timers.h **** 
 120:../mculib3/src/timers.h **** void Timer::start (uint32_t ms)
 121:../mculib3/src/timers.h **** {
 122:../mculib3/src/timers.h ****     timeSet = ms;
 123:../mculib3/src/timers.h ****     tick_subscribe();
 124:../mculib3/src/timers.h **** }
 125:../mculib3/src/timers.h **** 
 126:../mculib3/src/timers.h **** 
 127:../mculib3/src/timers.h **** 
 128:../mculib3/src/timers.h **** bool Timer::event()
 129:../mculib3/src/timers.h **** {
 1604              		.loc 13 129 0
 1605              		.cfi_startproc
 1606              		@ args = 0, pretend = 0, frame = 0
 1607              		@ frame_needed = 0, uses_anonymous_args = 0
 1608              		@ link register save eliminated.
 1609              	.LVL175:
ARM GAS  /tmp/ccn6MZob.s 			page 80


 130:../mculib3/src/timers.h ****     if (timePassed_ >= timeSet) {
 1610              		.loc 13 130 0
 1611 0000 4169     		ldr	r1, [r0, #20]
 1612 0002 0269     		ldr	r2, [r0, #16]
 1613 0004 0023     		movs	r3, #0
 1614 0006 9142     		cmp	r1, r2
 1615 0008 01D3     		bcc	.L156
 131:../mculib3/src/timers.h ****         timePassed_ = 0;
 1616              		.loc 13 131 0
 1617 000a 4361     		str	r3, [r0, #20]
 132:../mculib3/src/timers.h ****         return (true);
 1618              		.loc 13 132 0
 1619 000c 0133     		adds	r3, r3, #1
 1620              	.L156:
 133:../mculib3/src/timers.h ****     } else {
 134:../mculib3/src/timers.h ****         return (false);
 135:../mculib3/src/timers.h ****     }
 136:../mculib3/src/timers.h **** }
 1621              		.loc 13 136 0
 1622 000e 1800     		movs	r0, r3
 1623              	.LVL176:
 1624              		@ sp needed
 1625 0010 7047     		bx	lr
 1626              		.cfi_endproc
 1627              	.LFE3530:
 1629              		.section	.text._ZN5Timer4doneEv,"ax",%progbits
 1630              		.align	1
 1631              		.global	_ZN5Timer4doneEv
 1632              		.syntax unified
 1633              		.code	16
 1634              		.thumb_func
 1635              		.fpu softvfp
 1637              	_ZN5Timer4doneEv:
 1638              	.LFB3533:
 137:../mculib3/src/timers.h **** 
 138:../mculib3/src/timers.h **** 
 139:../mculib3/src/timers.h **** 
 140:../mculib3/src/timers.h **** template<class Functor>
 141:../mculib3/src/timers.h **** void Timer::event (Functor functor)
 142:../mculib3/src/timers.h **** {
 143:../mculib3/src/timers.h ****     if (timePassed_ >= timeSet) {
 144:../mculib3/src/timers.h ****         timePassed_ = 0;
 145:../mculib3/src/timers.h ****         functor();
 146:../mculib3/src/timers.h ****     }
 147:../mculib3/src/timers.h **** }
 148:../mculib3/src/timers.h **** 
 149:../mculib3/src/timers.h **** 
 150:../mculib3/src/timers.h **** 
 151:../mculib3/src/timers.h **** void Timer::stop()
 152:../mculib3/src/timers.h **** {
 153:../mculib3/src/timers.h ****     timePassed_ = 0;
 154:../mculib3/src/timers.h ****     tick_unsubscribe();
 155:../mculib3/src/timers.h **** }
 156:../mculib3/src/timers.h **** 
 157:../mculib3/src/timers.h **** 
 158:../mculib3/src/timers.h **** 
 159:../mculib3/src/timers.h **** bool     Timer::done()       { return timePassed_ >= timeSet; }
ARM GAS  /tmp/ccn6MZob.s 			page 81


 1639              		.loc 13 159 0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
 1644              	.LVL177:
 1645              		.loc 13 159 0
 1646 0000 4269     		ldr	r2, [r0, #20]
 1647 0002 0369     		ldr	r3, [r0, #16]
 1648 0004 0020     		movs	r0, #0
 1649              	.LVL178:
 1650 0006 9A42     		cmp	r2, r3
 1651 0008 4041     		adcs	r0, r0, r0
 1652              		@ sp needed
 1653 000a C0B2     		uxtb	r0, r0
 1654 000c 7047     		bx	lr
 1655              		.cfi_endproc
 1656              	.LFE3533:
 1658              		.section	.text._ZN5Timer7isCountEv,"ax",%progbits
 1659              		.align	1
 1660              		.global	_ZN5Timer7isCountEv
 1661              		.syntax unified
 1662              		.code	16
 1663              		.thumb_func
 1664              		.fpu softvfp
 1666              	_ZN5Timer7isCountEv:
 1667              	.LFB3536:
 160:../mculib3/src/timers.h **** void     Timer::pause()      { tick_unsubscribe(); }
 161:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 162:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 1668              		.loc 13 162 0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 0
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 1673              	.LVL179:
 1674              		.loc 13 162 0
 1675 0000 007B     		ldrb	r0, [r0, #12]
 1676              	.LVL180:
 1677              		@ sp needed
 1678 0002 7047     		bx	lr
 1679              		.cfi_endproc
 1680              	.LFE3536:
 1682              		.section	.text._ZN5Timer10timePassedEv,"ax",%progbits
 1683              		.align	1
 1684              		.global	_ZN5Timer10timePassedEv
 1685              		.syntax unified
 1686              		.code	16
 1687              		.thumb_func
 1688              		.fpu softvfp
 1690              	_ZN5Timer10timePassedEv:
 1691              	.LFB3537:
 163:../mculib3/src/timers.h **** uint32_t Timer::timePassed() { return timePassed_; }
 1692              		.loc 13 163 0
 1693              		.cfi_startproc
 1694              		@ args = 0, pretend = 0, frame = 0
 1695              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccn6MZob.s 			page 82


 1696              		@ link register save eliminated.
 1697              	.LVL181:
 1698              		.loc 13 163 0
 1699 0000 4069     		ldr	r0, [r0, #20]
 1700              	.LVL182:
 1701              		@ sp needed
 1702 0002 7047     		bx	lr
 1703              		.cfi_endproc
 1704              	.LFE3537:
 1706              		.section	.text._ZN5Timer8timeLeftEv,"ax",%progbits
 1707              		.align	1
 1708              		.global	_ZN5Timer8timeLeftEv
 1709              		.syntax unified
 1710              		.code	16
 1711              		.thumb_func
 1712              		.fpu softvfp
 1714              	_ZN5Timer8timeLeftEv:
 1715              	.LFB3538:
 164:../mculib3/src/timers.h **** uint32_t Timer::timeLeft(  ) { return timeSet - timePassed_; }
 1716              		.loc 13 164 0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720              		@ link register save eliminated.
 1721              	.LVL183:
 1722              		.loc 13 164 0
 1723 0000 0369     		ldr	r3, [r0, #16]
 1724 0002 4069     		ldr	r0, [r0, #20]
 1725              	.LVL184:
 1726              		@ sp needed
 1727 0004 181A     		subs	r0, r3, r0
 1728 0006 7047     		bx	lr
 1729              		.cfi_endproc
 1730              	.LFE3538:
 1732              		.section	.text._ZN5Timer9isGreaterEm,"ax",%progbits
 1733              		.align	1
 1734              		.global	_ZN5Timer9isGreaterEm
 1735              		.syntax unified
 1736              		.code	16
 1737              		.thumb_func
 1738              		.fpu softvfp
 1740              	_ZN5Timer9isGreaterEm:
 1741              	.LFB3539:
 165:../mculib3/src/timers.h **** bool     Timer::isGreater (uint32_t val) { return timePassed_ > val; }
 1742              		.loc 13 165 0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746              		@ link register save eliminated.
 1747              	.LVL185:
 1748              		.loc 13 165 0
 1749 0000 4069     		ldr	r0, [r0, #20]
 1750              	.LVL186:
 1751              		@ sp needed
 1752 0002 8142     		cmp	r1, r0
 1753 0004 8041     		sbcs	r0, r0, r0
 1754 0006 4042     		rsbs	r0, r0, #0
ARM GAS  /tmp/ccn6MZob.s 			page 83


 1755 0008 7047     		bx	lr
 1756              		.cfi_endproc
 1757              	.LFE3539:
 1759              		.section	.text._ZN14TickSubscriber16tick_unsubscribeEv,"ax",%progbits
 1760              		.align	1
 1761              		.global	_ZN14TickSubscriber16tick_unsubscribeEv
 1762              		.syntax unified
 1763              		.code	16
 1764              		.thumb_func
 1765              		.fpu softvfp
 1767              	_ZN14TickSubscriber16tick_unsubscribeEv:
 1768              	.LFB3540:
 166:../mculib3/src/timers.h **** 
 167:../mculib3/src/timers.h **** 
 168:../mculib3/src/timers.h **** 
 169:../mculib3/src/timers.h **** void TickSubscriber::tick_unsubscribe()
 170:../mculib3/src/timers.h **** {
 1769              		.loc 13 170 0
 1770              		.cfi_startproc
 1771              		@ args = 0, pretend = 0, frame = 0
 1772              		@ frame_needed = 0, uses_anonymous_args = 0
 1773              		@ link register save eliminated.
 1774              	.LVL187:
 171:../mculib3/src/timers.h ****     if (subscribed) {
 1775              		.loc 13 171 0
 1776 0000 037B     		ldrb	r3, [r0, #12]
 1777 0002 002B     		cmp	r3, #0
 1778 0004 0DD0     		beq	.L163
 1779              	.LVL188:
 1780              	.LBB3015:
 1781              	.LBB3016:
 172:../mculib3/src/timers.h ****         subscribed = false;
 1782              		.loc 13 172 0
 1783 0006 0023     		movs	r3, #0
 1784              	.LBB3017:
 1785              	.LBB3018:
 1786              	.LBB3019:
  77:../mculib3/src/list.h ****       v.prev->next = v.next;
 1787              		.loc 4 77 0
 1788 0008 4268     		ldr	r2, [r0, #4]
 1789              	.LBE3019:
 1790              	.LBE3018:
 1791              	.LBE3017:
 1792              		.loc 13 172 0
 1793 000a 0373     		strb	r3, [r0, #12]
 1794              	.LVL189:
 1795 000c 8368     		ldr	r3, [r0, #8]
 1796              	.LBB3024:
 1797              	.LBB3022:
 1798              	.LBB3020:
  77:../mculib3/src/list.h ****       v.prev->next = v.next;
 1799              		.loc 4 77 0
 1800 000e 002A     		cmp	r2, #0
 1801 0010 0ED0     		beq	.L165
 1802 0012 002B     		cmp	r3, #0
 1803 0014 08D0     		beq	.L166
  78:../mculib3/src/list.h ****       v.next->prev = v.prev;
ARM GAS  /tmp/ccn6MZob.s 			page 84


 1804              		.loc 4 78 0
 1805 0016 9360     		str	r3, [r2, #8]
  79:../mculib3/src/list.h ****    } else if (v.next) {             //  
 1806              		.loc 4 79 0
 1807 0018 8368     		ldr	r3, [r0, #8]
 1808              	.L174:
  82:../mculib3/src/list.h ****       if (not first) last = nullptr;
 1809              		.loc 4 82 0
 1810 001a 5A60     		str	r2, [r3, #4]
 1811              	.L167:
  92:../mculib3/src/list.h ****    v.next = nullptr;
 1812              		.loc 4 92 0
 1813 001c 0023     		movs	r3, #0
 1814 001e 4360     		str	r3, [r0, #4]
  93:../mculib3/src/list.h **** 
 1815              		.loc 4 93 0
 1816 0020 8360     		str	r3, [r0, #8]
 1817              	.LVL190:
 1818              	.L163:
 1819              	.LBE3020:
 1820              	.LBE3022:
 1821              	.LBE3024:
 1822              	.LBE3016:
 1823              	.LBE3015:
 173:../mculib3/src/timers.h ****         tickUpdater.unsubscribe (*this);
 174:../mculib3/src/timers.h ****     }
 175:../mculib3/src/timers.h **** }
 1824              		.loc 13 175 0
 1825              		@ sp needed
 1826 0022 7047     		bx	lr
 1827              	.LVL191:
 1828              	.L168:
 1829              	.LBB3027:
 1830              	.LBB3026:
 1831              	.LBB3025:
 1832              	.LBB3023:
 1833              	.LBB3021:
  81:../mculib3/src/list.h ****       first->prev = nullptr;
 1834              		.loc 4 81 0
 1835 0024 0B60     		str	r3, [r1]
 1836 0026 F8E7     		b	.L174
 1837              	.L166:
  85:../mculib3/src/list.h ****       last->next = nullptr;
 1838              		.loc 4 85 0
 1839 0028 0449     		ldr	r1, .L175
  86:../mculib3/src/list.h ****       if (not last) first = nullptr;
 1840              		.loc 4 86 0
 1841 002a 9360     		str	r3, [r2, #8]
  85:../mculib3/src/list.h ****       last->next = nullptr;
 1842              		.loc 4 85 0
 1843 002c 4A60     		str	r2, [r1, #4]
 1844 002e F5E7     		b	.L167
 1845              	.L165:
 1846 0030 0249     		ldr	r1, .L175
  80:../mculib3/src/list.h ****       first = v.next;
 1847              		.loc 4 80 0
 1848 0032 002B     		cmp	r3, #0
ARM GAS  /tmp/ccn6MZob.s 			page 85


 1849 0034 F6D1     		bne	.L168
  89:../mculib3/src/list.h ****       last  = nullptr;
 1850              		.loc 4 89 0
 1851 0036 0B60     		str	r3, [r1]
  90:../mculib3/src/list.h ****    }
 1852              		.loc 4 90 0
 1853 0038 4B60     		str	r3, [r1, #4]
 1854 003a EFE7     		b	.L167
 1855              	.L176:
 1856              		.align	2
 1857              	.L175:
 1858 003c 00000000 		.word	.LANCHOR2
 1859              	.LBE3021:
 1860              	.LBE3023:
 1861              	.LBE3025:
 1862              	.LBE3026:
 1863              	.LBE3027:
 1864              		.cfi_endproc
 1865              	.LFE3540:
 1867              		.section	.text._ZN5Timer4stopEv,"ax",%progbits
 1868              		.align	1
 1869              		.global	_ZN5Timer4stopEv
 1870              		.syntax unified
 1871              		.code	16
 1872              		.thumb_func
 1873              		.fpu softvfp
 1875              	_ZN5Timer4stopEv:
 1876              	.LFB3532:
 152:../mculib3/src/timers.h ****     timePassed_ = 0;
 1877              		.loc 13 152 0
 1878              		.cfi_startproc
 1879              		@ args = 0, pretend = 0, frame = 0
 1880              		@ frame_needed = 0, uses_anonymous_args = 0
 1881              	.LVL192:
 153:../mculib3/src/timers.h ****     tick_unsubscribe();
 1882              		.loc 13 153 0
 1883 0000 0023     		movs	r3, #0
 152:../mculib3/src/timers.h ****     timePassed_ = 0;
 1884              		.loc 13 152 0
 1885 0002 10B5     		push	{r4, lr}
 1886              	.LCFI7:
 1887              		.cfi_def_cfa_offset 8
 1888              		.cfi_offset 4, -8
 1889              		.cfi_offset 14, -4
 153:../mculib3/src/timers.h ****     tick_unsubscribe();
 1890              		.loc 13 153 0
 1891 0004 4361     		str	r3, [r0, #20]
 154:../mculib3/src/timers.h **** }
 1892              		.loc 13 154 0
 1893 0006 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 1894              	.LVL193:
 155:../mculib3/src/timers.h **** 
 1895              		.loc 13 155 0
 1896              		@ sp needed
 1897 000a 10BD     		pop	{r4, pc}
 1898              		.cfi_endproc
 1899              	.LFE3532:
ARM GAS  /tmp/ccn6MZob.s 			page 86


 1901              		.section	.text._ZN5Timer5pauseEv,"ax",%progbits
 1902              		.align	1
 1903              		.global	_ZN5Timer5pauseEv
 1904              		.syntax unified
 1905              		.code	16
 1906              		.thumb_func
 1907              		.fpu softvfp
 1909              	_ZN5Timer5pauseEv:
 1910              	.LFB3534:
 160:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 1911              		.loc 13 160 0
 1912              		.cfi_startproc
 1913              		@ args = 0, pretend = 0, frame = 0
 1914              		@ frame_needed = 0, uses_anonymous_args = 0
 1915              	.LVL194:
 1916 0000 10B5     		push	{r4, lr}
 1917              	.LCFI8:
 1918              		.cfi_def_cfa_offset 8
 1919              		.cfi_offset 4, -8
 1920              		.cfi_offset 14, -4
 160:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 1921              		.loc 13 160 0
 1922 0002 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 1923              	.LVL195:
 1924              		@ sp needed
 1925 0006 10BD     		pop	{r4, pc}
 1926              		.cfi_endproc
 1927              	.LFE3534:
 1929              		.section	.text._ZN14TickSubscriber14tick_subscribeEv,"ax",%progbits
 1930              		.align	1
 1931              		.global	_ZN14TickSubscriber14tick_subscribeEv
 1932              		.syntax unified
 1933              		.code	16
 1934              		.thumb_func
 1935              		.fpu softvfp
 1937              	_ZN14TickSubscriber14tick_subscribeEv:
 1938              	.LFB3541:
 176:../mculib3/src/timers.h **** 
 177:../mculib3/src/timers.h **** 
 178:../mculib3/src/timers.h **** 
 179:../mculib3/src/timers.h **** void TickSubscriber::tick_subscribe()
 180:../mculib3/src/timers.h **** {
 1939              		.loc 13 180 0
 1940              		.cfi_startproc
 1941              		@ args = 0, pretend = 0, frame = 0
 1942              		@ frame_needed = 0, uses_anonymous_args = 0
 1943              		@ link register save eliminated.
 1944              	.LVL196:
 181:../mculib3/src/timers.h ****     if (not subscribed) {
 1945              		.loc 13 181 0
 1946 0000 037B     		ldrb	r3, [r0, #12]
 1947 0002 002B     		cmp	r3, #0
 1948 0004 0CD1     		bne	.L179
 1949              	.LVL197:
 1950              	.LBB3034:
 1951              	.LBB3035:
 182:../mculib3/src/timers.h ****         subscribed = true;
ARM GAS  /tmp/ccn6MZob.s 			page 87


 1952              		.loc 13 182 0
 1953 0006 0133     		adds	r3, r3, #1
 1954 0008 0373     		strb	r3, [r0, #12]
 1955              	.LVL198:
 1956              	.LBB3036:
 1957              	.LBB3037:
 1958              	.LBB3038:
  53:../mculib3/src/list.h ****    if (last)
 1959              		.loc 4 53 0
 1960 000a 064B     		ldr	r3, .L187
 1961 000c 5A68     		ldr	r2, [r3, #4]
 1962 000e 4260     		str	r2, [r0, #4]
  54:../mculib3/src/list.h ****       last->next = &v;
 1963              		.loc 4 54 0
 1964 0010 002A     		cmp	r2, #0
 1965 0012 00D0     		beq	.L182
  55:../mculib3/src/list.h ****    last = &v;
 1966              		.loc 4 55 0
 1967 0014 9060     		str	r0, [r2, #8]
 1968              	.L182:
  57:../mculib3/src/list.h ****       first = &v;
 1969              		.loc 4 57 0
 1970 0016 1A68     		ldr	r2, [r3]
  56:../mculib3/src/list.h ****    if (not first)
 1971              		.loc 4 56 0
 1972 0018 5860     		str	r0, [r3, #4]
  57:../mculib3/src/list.h ****       first = &v;
 1973              		.loc 4 57 0
 1974 001a 002A     		cmp	r2, #0
 1975 001c 00D1     		bne	.L179
  58:../mculib3/src/list.h **** }
 1976              		.loc 4 58 0
 1977 001e 1860     		str	r0, [r3]
 1978              	.LVL199:
 1979              	.L179:
 1980              	.LBE3038:
 1981              	.LBE3037:
 1982              	.LBE3036:
 1983              	.LBE3035:
 1984              	.LBE3034:
 183:../mculib3/src/timers.h ****         tickUpdater.subscribe (*this);
 184:../mculib3/src/timers.h ****     }
 185:../mculib3/src/timers.h **** }
 1985              		.loc 13 185 0
 1986              		@ sp needed
 1987 0020 7047     		bx	lr
 1988              	.L188:
 1989 0022 C046     		.align	2
 1990              	.L187:
 1991 0024 00000000 		.word	.LANCHOR2
 1992              		.cfi_endproc
 1993              	.LFE3541:
 1995              		.section	.text._ZN5Timer5startEm,"ax",%progbits
 1996              		.align	1
 1997              		.global	_ZN5Timer5startEm
 1998              		.syntax unified
 1999              		.code	16
ARM GAS  /tmp/ccn6MZob.s 			page 88


 2000              		.thumb_func
 2001              		.fpu softvfp
 2003              	_ZN5Timer5startEm:
 2004              	.LFB3529:
 121:../mculib3/src/timers.h ****     timeSet = ms;
 2005              		.loc 13 121 0
 2006              		.cfi_startproc
 2007              		@ args = 0, pretend = 0, frame = 0
 2008              		@ frame_needed = 0, uses_anonymous_args = 0
 2009              	.LVL200:
 2010 0000 10B5     		push	{r4, lr}
 2011              	.LCFI9:
 2012              		.cfi_def_cfa_offset 8
 2013              		.cfi_offset 4, -8
 2014              		.cfi_offset 14, -4
 122:../mculib3/src/timers.h ****     tick_subscribe();
 2015              		.loc 13 122 0
 2016 0002 0161     		str	r1, [r0, #16]
 123:../mculib3/src/timers.h **** }
 2017              		.loc 13 123 0
 2018 0004 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 2019              	.LVL201:
 124:../mculib3/src/timers.h **** 
 2020              		.loc 13 124 0
 2021              		@ sp needed
 2022 0008 10BD     		pop	{r4, pc}
 2023              		.cfi_endproc
 2024              	.LFE3529:
 2026              		.section	.text._ZN5Timer5startEv,"ax",%progbits
 2027              		.align	1
 2028              		.global	_ZN5Timer5startEv
 2029              		.syntax unified
 2030              		.code	16
 2031              		.thumb_func
 2032              		.fpu softvfp
 2034              	_ZN5Timer5startEv:
 2035              	.LFB3535:
 161:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 2036              		.loc 13 161 0
 2037              		.cfi_startproc
 2038              		@ args = 0, pretend = 0, frame = 0
 2039              		@ frame_needed = 0, uses_anonymous_args = 0
 2040              	.LVL202:
 2041 0000 10B5     		push	{r4, lr}
 2042              	.LCFI10:
 2043              		.cfi_def_cfa_offset 8
 2044              		.cfi_offset 4, -8
 2045              		.cfi_offset 14, -4
 161:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 2046              		.loc 13 161 0
 2047 0002 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 2048              	.LVL203:
 2049              		@ sp needed
 2050 0006 10BD     		pop	{r4, pc}
 2051              		.cfi_endproc
 2052              	.LFE3535:
 2054              		.section	.text._ZN3Pin6is_setEv,"axG",%progbits,_ZN3Pin6is_setEv,comdat
ARM GAS  /tmp/ccn6MZob.s 			page 89


 2055              		.align	1
 2056              		.weak	_ZN3Pin6is_setEv
 2057              		.syntax unified
 2058              		.code	16
 2059              		.thumb_func
 2060              		.fpu softvfp
 2062              	_ZN3Pin6is_setEv:
 2063              	.LFB3613:
 2064              		.file 14 "../mculib3/src/pin.h"
   1:../mculib3/src/pin.h **** #pragma once
   2:../mculib3/src/pin.h **** 
   3:../mculib3/src/pin.h **** #include "periph_gpio.h"
   4:../mculib3/src/pin.h **** #include "pins.h"
   5:../mculib3/src/pin.h **** #include "meta.h"
   6:../mculib3/src/pin.h **** 
   7:../mculib3/src/pin.h **** #if defined(USE_MOCK_GPIO)
   8:../mculib3/src/pin.h **** using GPIO = mock::GPIO;
   9:../mculib3/src/pin.h **** #else
  10:../mculib3/src/pin.h **** using GPIO = mcu::GPIO;
  11:../mculib3/src/pin.h **** #endif
  12:../mculib3/src/pin.h **** 
  13:../mculib3/src/pin.h **** class Pin
  14:../mculib3/src/pin.h **** {
  15:../mculib3/src/pin.h ****    GPIO &port;
  16:../mculib3/src/pin.h ****    const int n;
  17:../mculib3/src/pin.h **** 
  18:../mculib3/src/pin.h **** public:
  19:../mculib3/src/pin.h ****    Pin(GPIO &port, int n) : port{port}, n{n} {}
  20:../mculib3/src/pin.h **** 
  21:../mculib3/src/pin.h ****    template <class Pin_, mcu::PinMode mode = mcu::PinMode::Input, mcu::PushPull push_pull = mcu::Pu
  22:../mculib3/src/pin.h ****    static auto &make()
  23:../mculib3/src/pin.h ****    {
  24:../mculib3/src/pin.h ****       static Pin pin{mcu::make_reference<Pin_::periph>(), Pin_::n};
  25:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
  26:../mculib3/src/pin.h ****           .template clock_enable<Pin_::periph>();
  27:../mculib3/src/pin.h ****       pin.port.template init<Pin_, mode, push_pull>();
  28:../mculib3/src/pin.h ****       return pin;
  29:../mculib3/src/pin.h ****    }
  30:../mculib3/src/pin.h **** 
  31:../mculib3/src/pin.h ****    void set() { port.set(n); }
  32:../mculib3/src/pin.h ****    void clear() { port.clear(n); }
  33:../mculib3/src/pin.h ****    bool is_set() { return port.is_set(n); }
 2065              		.loc 14 33 0
 2066              		.cfi_startproc
 2067              		@ args = 0, pretend = 0, frame = 0
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069              		@ link register save eliminated.
 2070              	.LVL204:
 2071              		.loc 14 33 0
 2072 0000 0368     		ldr	r3, [r0]
 2073              	.LVL205:
 2074              	.LBB3039:
 2075              	.LBB3040:
 2076              		.file 15 "../mculib3/src/periph/gpio_f0_f4_f7.h"
   1:../mculib3/src/periph/gpio_f0_f4_f7.h **** #pragma once
   2:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   3:../mculib3/src/periph/gpio_f0_f4_f7.h **** #include "bits_gpio_f0_f4_f7.h"
ARM GAS  /tmp/ccn6MZob.s 			page 90


   4:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   5:../mculib3/src/periph/gpio_f0_f4_f7.h **** namespace mcu
   6:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
   7:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   8:../mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PinMode
   9:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
  10:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Input,
  11:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Output,
  12:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Analog,
  13:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_0,
  14:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_1,
  15:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_2,
  16:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_3,
  17:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_4,
  18:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_5,
  19:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_6,
  20:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_7,
  21:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  22:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_8,
  23:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_9,
  24:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_10,
  25:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_11,
  26:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_12,
  27:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_13,
  28:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_14,
  29:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_15,
  30:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  31:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4)
  32:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_TX = Alternate_7,
  33:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_RX = Alternate_7,
  34:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_TX = Alternate_7,
  35:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_RX = Alternate_7,
  36:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_TX = Alternate_7,
  37:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_RX = Alternate_7,
  38:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_TX = Alternate_8,
  39:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_RX = Alternate_8,
  40:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_TX = Alternate_8,
  41:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_RX = Alternate_8,
  42:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_TX = Alternate_8,
  43:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_RX = Alternate_8,
  44:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  45:../mculib3/src/periph/gpio_f0_f4_f7.h **** };
  46:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  47:../mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PushPull
  48:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
  49:../mculib3/src/periph/gpio_f0_f4_f7.h ****    No, Up, Down
  50:../mculib3/src/periph/gpio_f0_f4_f7.h **** };
  51:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  52:../mculib3/src/periph/gpio_f0_f4_f7.h **** class GPIO
  53:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
  54:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::MODER MODER;     // mode register,                offset: 0x00
  55:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OTYPER OTYPER;   // output type register,         offset: 0x04
  56:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OSPEEDR OSPEEDR; // output speed register,        offset: 0x08
  57:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::PUPDR PUPDR;     // pull-up/pull-down register,   offset: 0x0C
  58:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR IDR;          // input data register,          offset: 0x10
  59:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR ODR;          // output data register,         offset: 0x14
  60:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t BSRR;              // bit set/reset register,       offset: 0x18
ARM GAS  /tmp/ccn6MZob.s 			page 91


  61:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t LCKR;              // configuration lock register,  offset: 0x1C
  62:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::AFR AFR;         // alternate function registers, offset: 0x20-0x24
  63:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F0)
  64:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t BRR; // bit reset register,           offset: 0x28
  65:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  66:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  67:../mculib3/src/periph/gpio_f0_f4_f7.h **** public:
  68:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using CMSIS_type = GPIO_TypeDef;
  69:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using PullResistor = GPIO_bits::PUPDR::PullResistor;
  70:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using Mode = GPIO_bits::MODER::Mode;
  71:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using AF = GPIO_bits::AFR::AF;
  72:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  73:../mculib3/src/periph/gpio_f0_f4_f7.h ****    auto &like_CMSIS() { return *reinterpret_cast<CMSIS_type *>(this); }
  74:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  75:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void set(size_t n) { BSRR = (1 << n); }
  76:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear(size_t n) { BSRR = (1 << (n + 16)); }
  77:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set(size_t n) { return IDR.reg & (1 << n); }
 2077              		.loc 15 77 0
 2078 0002 4268     		ldr	r2, [r0, #4]
 2079 0004 0120     		movs	r0, #1
 2080              	.LVL206:
 2081 0006 9040     		lsls	r0, r0, r2
 2082 0008 1B69     		ldr	r3, [r3, #16]
 2083              	.LVL207:
 2084              	.LBE3040:
 2085              	.LBE3039:
 2086              		.loc 14 33 0
 2087              		@ sp needed
 2088              	.LBB3042:
 2089              	.LBB3041:
 2090              		.loc 15 77 0
 2091 000a 1840     		ands	r0, r3
 2092 000c 431E     		subs	r3, r0, #1
 2093 000e 9841     		sbcs	r0, r0, r3
 2094              	.LBE3041:
 2095              	.LBE3042:
 2096              		.loc 14 33 0
 2097 0010 C0B2     		uxtb	r0, r0
 2098 0012 7047     		bx	lr
 2099              		.cfi_endproc
 2100              	.LFE3613:
 2102              		.section	.text._ZN3PinaSEb,"axG",%progbits,_ZN3PinaSEb,comdat
 2103              		.align	1
 2104              		.weak	_ZN3PinaSEb
 2105              		.syntax unified
 2106              		.code	16
 2107              		.thumb_func
 2108              		.fpu softvfp
 2110              	_ZN3PinaSEb:
 2111              	.LFB3615:
  34:../mculib3/src/pin.h ****    void toggle() { port.toggle(n); }
  35:../mculib3/src/pin.h **** 
  36:../mculib3/src/pin.h ****    bool operator=(bool v)
 2112              		.loc 14 36 0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 0
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccn6MZob.s 			page 92


 2116              	.LVL208:
 2117 0000 10B5     		push	{r4, lr}
 2118              	.LCFI11:
 2119              		.cfi_def_cfa_offset 8
 2120              		.cfi_offset 4, -8
 2121              		.cfi_offset 14, -4
 2122 0002 4268     		ldr	r2, [r0, #4]
 2123 0004 0468     		ldr	r4, [r0]
 2124 0006 0123     		movs	r3, #1
  37:../mculib3/src/pin.h ****    {
  38:../mculib3/src/pin.h ****       v ? set() : clear();
 2125              		.loc 14 38 0
 2126 0008 0029     		cmp	r1, #0
 2127 000a 03D0     		beq	.L193
 2128              	.L195:
 2129              	.LBB3051:
 2130              	.LBB3052:
 2131              	.LBB3053:
  76:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set(size_t n) { return IDR.reg & (1 << n); }
 2132              		.loc 15 76 0
 2133 000c 9340     		lsls	r3, r3, r2
 2134              	.LBE3053:
 2135              	.LBE3052:
 2136              	.LBE3051:
  39:../mculib3/src/pin.h ****       return v;
  40:../mculib3/src/pin.h ****    }
 2137              		.loc 14 40 0
 2138 000e 0800     		movs	r0, r1
 2139              	.LVL209:
 2140              	.LBB3058:
 2141              	.LBB3056:
 2142              	.LBB3054:
  76:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set(size_t n) { return IDR.reg & (1 << n); }
 2143              		.loc 15 76 0
 2144 0010 A361     		str	r3, [r4, #24]
 2145              	.LBE3054:
 2146              	.LBE3056:
 2147              	.LBE3058:
 2148              		.loc 14 40 0
 2149              		@ sp needed
 2150 0012 10BD     		pop	{r4, pc}
 2151              	.LVL210:
 2152              	.L193:
 2153              	.LBB3059:
 2154              	.LBB3057:
 2155              	.LBB3055:
  76:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set(size_t n) { return IDR.reg & (1 << n); }
 2156              		.loc 15 76 0
 2157 0014 1032     		adds	r2, r2, #16
 2158 0016 F9E7     		b	.L195
 2159              	.LBE3055:
 2160              	.LBE3057:
 2161              	.LBE3059:
 2162              		.cfi_endproc
 2163              	.LFE3615:
 2165              		.section	.text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE,"ax",%progbits
 2166              		.align	1
ARM GAS  /tmp/ccn6MZob.s 			page 93


 2167              		.global	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 2168              		.syntax unified
 2169              		.code	16
 2170              		.thumb_func
 2171              		.fpu softvfp
 2173              	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:
 2174              	.LFB3639:
 2175              		.file 16 "../mculib3/src/periph/dma_f0.h"
   1:../mculib3/src/periph/dma_f0.h **** #pragma once
   2:../mculib3/src/periph/dma_f0.h **** 
   3:../mculib3/src/periph/dma_f0.h **** #include "bits_dma_f0.h"
   4:../mculib3/src/periph/dma_f0.h **** #include  <cstring>
   5:../mculib3/src/periph/dma_f0.h **** 
   6:../mculib3/src/periph/dma_f0.h **** namespace mcu {
   7:../mculib3/src/periph/dma_f0.h **** 
   8:../mculib3/src/periph/dma_f0.h **** class DMA
   9:../mculib3/src/periph/dma_f0.h **** {
  10:../mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::ISR  ISR;  // DMA interrupt status register     offset: 0x00
  11:../mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::IFCR IFCR; // DMA interrupt flag clear register offset: 0x04
  12:../mculib3/src/periph/dma_f0.h **** 
  13:../mculib3/src/periph/dma_f0.h **** public:
  14:../mculib3/src/periph/dma_f0.h ****     using CMSIS_type = DMA_TypeDef;
  15:../mculib3/src/periph/dma_f0.h ****     enum class Channel { _1 = 1, _2, _3, _4, _5, error };
  16:../mculib3/src/periph/dma_f0.h **** 
  17:../mculib3/src/periph/dma_f0.h ****     auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  18:../mculib3/src/periph/dma_f0.h **** 
  19:../mculib3/src/periph/dma_f0.h ****     void clear_interrupt_flags         (Channel);
  20:../mculib3/src/periph/dma_f0.h ****     bool is_transfer_complete_interrupt(Channel);
  21:../mculib3/src/periph/dma_f0.h **** };
  22:../mculib3/src/periph/dma_f0.h **** 
  23:../mculib3/src/periph/dma_f0.h **** #if not defined(USE_MOCK_DMA)
  24:../mculib3/src/periph/dma_f0.h **** // template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *rein
  25:../mculib3/src/periph/dma_f0.h **** template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *new((vo
  26:../mculib3/src/periph/dma_f0.h **** #endif
  27:../mculib3/src/periph/dma_f0.h **** 
  28:../mculib3/src/periph/dma_f0.h **** 
  29:../mculib3/src/periph/dma_f0.h **** 
  30:../mculib3/src/periph/dma_f0.h **** 
  31:../mculib3/src/periph/dma_f0.h **** 
  32:../mculib3/src/periph/dma_f0.h **** 
  33:../mculib3/src/periph/dma_f0.h **** 
  34:../mculib3/src/periph/dma_f0.h **** 
  35:../mculib3/src/periph/dma_f0.h **** void DMA::clear_interrupt_flags(Channel v)
  36:../mculib3/src/periph/dma_f0.h **** {
 2176              		.loc 16 36 0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 0
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 2180              		@ link register save eliminated.
 2181              	.LVL211:
  37:../mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  38:../mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) IFCR.CGIF1 = true;
  39:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) IFCR.CGIF2 = true;
  40:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) IFCR.CGIF3 = true;
  41:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) IFCR.CGIF4 = true;
  42:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) IFCR.CGIF5 = true;
  43:../mculib3/src/periph/dma_f0.h ****     registr(IFCR) = (1 << ((static_cast<uint8_t>(v) - 1)*4));
ARM GAS  /tmp/ccn6MZob.s 			page 94


 2182              		.loc 16 43 0
 2183 0000 0123     		movs	r3, #1
 2184 0002 C9B2     		uxtb	r1, r1
 2185              	.LVL212:
 2186 0004 0139     		subs	r1, r1, #1
 2187 0006 8900     		lsls	r1, r1, #2
 2188 0008 8B40     		lsls	r3, r3, r1
  44:../mculib3/src/periph/dma_f0.h **** }
 2189              		.loc 16 44 0
 2190              		@ sp needed
  43:../mculib3/src/periph/dma_f0.h **** }
 2191              		.loc 16 43 0
 2192 000a 4360     		str	r3, [r0, #4]
 2193              		.loc 16 44 0
 2194 000c 7047     		bx	lr
 2195              		.cfi_endproc
 2196              	.LFE3639:
 2198              		.section	.text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE,"ax",%progbits
 2199              		.align	1
 2200              		.global	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 2201              		.syntax unified
 2202              		.code	16
 2203              		.thumb_func
 2204              		.fpu softvfp
 2206              	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:
 2207              	.LFB3641:
  45:../mculib3/src/periph/dma_f0.h **** 
  46:../mculib3/src/periph/dma_f0.h **** bool DMA::is_transfer_complete_interrupt(Channel v)
  47:../mculib3/src/periph/dma_f0.h **** {
 2208              		.loc 16 47 0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 0
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
 2212              		@ link register save eliminated.
 2213              	.LVL213:
  48:../mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  49:../mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) return ISR.TCIF1;
  50:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) return ISR.TCIF2;
  51:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) return ISR.TCIF3;
  52:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) return ISR.TCIF4;
  53:../mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) return ISR.TCIF5;
  54:../mculib3/src/periph/dma_f0.h ****     // else return false;
  55:../mculib3/src/periph/dma_f0.h ****     return registr(ISR) & (1 << (1 + (static_cast<uint8_t>(v) - 1)*4));
 2214              		.loc 16 55 0
 2215 0000 0123     		movs	r3, #1
 2216 0002 C9B2     		uxtb	r1, r1
 2217              	.LVL214:
 2218 0004 8900     		lsls	r1, r1, #2
 2219 0006 0339     		subs	r1, r1, #3
 2220 0008 8B40     		lsls	r3, r3, r1
 2221 000a 0068     		ldr	r0, [r0]
 2222              	.LVL215:
  56:../mculib3/src/periph/dma_f0.h **** }
 2223              		.loc 16 56 0
 2224              		@ sp needed
  55:../mculib3/src/periph/dma_f0.h **** }
 2225              		.loc 16 55 0
ARM GAS  /tmp/ccn6MZob.s 			page 95


 2226 000c 1840     		ands	r0, r3
 2227 000e 431E     		subs	r3, r0, #1
 2228 0010 9841     		sbcs	r0, r0, r3
 2229 0012 C0B2     		uxtb	r0, r0
 2230              		.loc 16 56 0
 2231 0014 7047     		bx	lr
 2232              		.cfi_endproc
 2233              	.LFE3641:
 2235              		.global	__aeabi_uidiv
 2236              		.global	__aeabi_idiv
 2237              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"ax",%progbits
 2238              		.align	1
 2239              		.global	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 2240              		.syntax unified
 2241              		.code	16
 2242              		.thumb_func
 2243              		.fpu softvfp
 2245              	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:
 2246              	.LFB3718:
 2247              		.file 17 "../mculib3/src/periph/usart_f0.h"
   1:../mculib3/src/periph/usart_f0.h **** #pragma once
   2:../mculib3/src/periph/usart_f0.h **** 
   3:../mculib3/src/periph/usart_f0.h **** #include <type_traits>
   4:../mculib3/src/periph/usart_f0.h **** #include "bits_usart_f0.h"
   5:../mculib3/src/periph/usart_f0.h **** #include "periph_rcc.h"
   6:../mculib3/src/periph/usart_f0.h **** #include "pin.h"
   7:../mculib3/src/periph/usart_f0.h **** #include "meta.h"
   8:../mculib3/src/periph/usart_f0.h **** 
   9:../mculib3/src/periph/usart_f0.h **** namespace mcu {
  10:../mculib3/src/periph/usart_f0.h **** 
  11:../mculib3/src/periph/usart_f0.h **** class USART {
  12:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR1 CR1;  // Control register 1,                offset: 0x00 
  13:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR2 CR2;  // Control register 2,                offset: 0x04 
  14:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR3 CR3;  // Control register 3,                offset: 0x08
  15:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        BRR;  // Baud rate register,                offset: 0x0C
  16:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        GTPR; // Guard time and prescaler register, offset: 0x10
  17:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RTOR; // Receiver Time Out register,        offset: 0x14  
  18:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RQR;  // Request register,                  offset: 0x18
  19:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ISR;  // Interrupt and status register,     offset: 0x1C
  20:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ICR;  // Interrupt flag Clear register,     offset: 0x20
  21:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RDR;  // Receive Data register,             offset: 0x24
  22:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        TDR;  // Transmit Data register,            offset: 0x28
  23:../mculib3/src/periph/usart_f0.h **** 
  24:../mculib3/src/periph/usart_f0.h **** public:
  25:../mculib3/src/periph/usart_f0.h ****    using CMSIS_type     = USART_TypeDef;
  26:../mculib3/src/periph/usart_f0.h ****    using Parity         = USART_bits::CR1::Parity;
  27:../mculib3/src/periph/usart_f0.h ****    using DataBits       = USART_bits::CR1::DataBits;
  28:../mculib3/src/periph/usart_f0.h ****    using StopBits       = USART_bits::CR2::StopBits;
  29:../mculib3/src/periph/usart_f0.h **** 
  30:../mculib3/src/periph/usart_f0.h ****    enum Baudrate {
  31:../mculib3/src/periph/usart_f0.h ****       BR9600   = 0b000, // modbus time 4 ms
  32:../mculib3/src/periph/usart_f0.h ****       BR14400  = 0b001, // modbus time 3 ms
  33:../mculib3/src/periph/usart_f0.h ****       BR19200  = 0b010, // modbus time 2 ms
  34:../mculib3/src/periph/usart_f0.h ****       BR28800  = 0b011, // modbus time 2 ms
  35:../mculib3/src/periph/usart_f0.h ****       BR38400  = 0b100, // modbus time 2 ms
  36:../mculib3/src/periph/usart_f0.h ****       BR57600  = 0b101, // modbus time 2 ms
  37:../mculib3/src/periph/usart_f0.h ****       BR76800  = 0b110, // modbus time 2 ms
ARM GAS  /tmp/ccn6MZob.s 			page 96


  38:../mculib3/src/periph/usart_f0.h ****       BR115200 = 0b111  // modbus time 2 ms
  39:../mculib3/src/periph/usart_f0.h ****    };
  40:../mculib3/src/periph/usart_f0.h **** 
  41:../mculib3/src/periph/usart_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:../mculib3/src/periph/usart_f0.h **** 
  43:../mculib3/src/periph/usart_f0.h ****    USART& set (Parity         v)         {CR1.PS    = v; return *this;}
  44:../mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
  45:../mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
  46:../mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
  47:../mculib3/src/periph/usart_f0.h **** 
  48:../mculib3/src/periph/usart_f0.h ****    USART& enable        (){CR1.UE   = true;  return *this;}
  49:../mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
  50:../mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
  51:../mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
  52:../mculib3/src/periph/usart_f0.h ****    USART& tx_enable     (){CR1.TE   = true;  return *this;}
  53:../mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
  54:../mculib3/src/periph/usart_f0.h ****    USART& rts_enable    (){CR3.RTSE = true;  return *this;}
  55:../mculib3/src/periph/usart_f0.h ****    USART& rts_disable   (){CR3.RTSE = false; return *this;}
  56:../mculib3/src/periph/usart_f0.h ****    USART& DMA_tx_enable (){CR3.DMAT = true;  return *this;}
  57:../mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
  58:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
  59:../mculib3/src/periph/usart_f0.h ****    USART& parity_disable(){CR1.PCE  = false; return *this;}
  60:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
  61:../mculib3/src/periph/usart_f0.h **** 
  62:../mculib3/src/periph/usart_f0.h ****    USART& enable_IDLE_interrupt (bool v = true) {CR1.IDLEIE = v;  return *this;}
  63:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
  64:../mculib3/src/periph/usart_f0.h ****    USART& enable_tx_complete_interrupt   (){CR1.TCIE   = true;  return *this;}
  65:../mculib3/src/periph/usart_f0.h ****    USART& disable_tx_complete_interrupt  (){CR1.TCIE   = false; return *this;}
  66:../mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete                 (){return ISR.TC;}
  67:../mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete_interrupt_enable(){return CR1.TCIE;}
  68:../mculib3/src/periph/usart_f0.h **** 
  69:../mculib3/src/periph/usart_f0.h ****    
  70:../mculib3/src/periph/usart_f0.h ****    USART& clear_interrupt_flags()
  71:../mculib3/src/periph/usart_f0.h ****    {
  72:../mculib3/src/periph/usart_f0.h ****       *reinterpret_cast<volatile uint32_t*>(&ICR) = 0xFFFFFFFF;
  73:../mculib3/src/periph/usart_f0.h ****       return *this;
  74:../mculib3/src/periph/usart_f0.h ****    }
  75:../mculib3/src/periph/usart_f0.h **** 
  76:../mculib3/src/periph/usart_f0.h ****    size_t receive_data_adr () {return reinterpret_cast<size_t>(&RDR);}
  77:../mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
  78:../mculib3/src/periph/usart_f0.h **** 
  79:../mculib3/src/periph/usart_f0.h ****    
  80:../mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr Periph default_stream();
  81:../mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr PinMode pin_mode();
  82:../mculib3/src/periph/usart_f0.h ****    template<Periph usart, class TXpin, class RXpin> static void pin_static_assert();
  83:../mculib3/src/periph/usart_f0.h **** };
  84:../mculib3/src/periph/usart_f0.h **** 
  85:../mculib3/src/periph/usart_f0.h **** 
  86:../mculib3/src/periph/usart_f0.h **** 
  87:../mculib3/src/periph/usart_f0.h **** #if not defined(USE_MOCK_USART)
  88:../mculib3/src/periph/usart_f0.h **** SFINAE(USART1,USART) make_reference() {return *reinterpret_cast<USART*>(USART1_BASE);}
  89:../mculib3/src/periph/usart_f0.h **** #endif
  90:../mculib3/src/periph/usart_f0.h **** 
  91:../mculib3/src/periph/usart_f0.h **** 
  92:../mculib3/src/periph/usart_f0.h **** 
  93:../mculib3/src/periph/usart_f0.h **** 
  94:../mculib3/src/periph/usart_f0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 97


  95:../mculib3/src/periph/usart_f0.h **** 
  96:../mculib3/src/periph/usart_f0.h **** 
  97:../mculib3/src/periph/usart_f0.h **** 
  98:../mculib3/src/periph/usart_f0.h **** 
  99:../mculib3/src/periph/usart_f0.h **** 
 100:../mculib3/src/periph/usart_f0.h **** 
 101:../mculib3/src/periph/usart_f0.h **** 
 102:../mculib3/src/periph/usart_f0.h **** 
 103:../mculib3/src/periph/usart_f0.h **** 
 104:../mculib3/src/periph/usart_f0.h **** 
 105:../mculib3/src/periph/usart_f0.h **** 
 106:../mculib3/src/periph/usart_f0.h **** 
 107:../mculib3/src/periph/usart_f0.h **** USART& USART::set (Baudrate baudrate, Periph p)
 108:../mculib3/src/periph/usart_f0.h **** {
 2248              		.loc 17 108 0
 2249              		.cfi_startproc
 2250              		@ args = 0, pretend = 0, frame = 0
 2251              		@ frame_needed = 0, uses_anonymous_args = 0
 2252              	.LVL216:
 2253              	.LBB3064:
 2254              	.LBB3065:
 2255              	.LBB3066:
 2256              		.file 18 "../mculib3/src/periph/rcc_f0.h"
   1:../mculib3/src/periph/rcc_f0.h **** #pragma once
   2:../mculib3/src/periph/rcc_f0.h **** 
   3:../mculib3/src/periph/rcc_f0.h **** #include "bits_rcc_f0.h"
   4:../mculib3/src/periph/rcc_f0.h **** 
   5:../mculib3/src/periph/rcc_f0.h **** namespace mcu {
   6:../mculib3/src/periph/rcc_f0.h **** 
   7:../mculib3/src/periph/rcc_f0.h **** class RCC {
   8:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CR      CR;         // clock control register,                offset: 0x00
   9:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CFGR    CFGR;       // clock configuration register,          offset: 0x04
  10:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CIR;        // clock interrupt register,              offset: 0x08
  11:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB2RSTR;   // APB2 peripheral reset register,        offset: 0x0C
  12:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB1RSTR;   // APB1 peripheral reset register,        offset: 0x10
  13:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::AHBENR  AHBENR;     // AHB peripheral clock register,         offset: 0x14
  14:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB2ENR APB2ENR;    // APB2 peripheral clock enable register, offset: 0x18
  15:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB1ENR APB1ENR;    // APB1 peripheral clock enable register, offset: 0x1C
  16:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::BDCR    BDCR;       // Backup domain control register,        offset: 0x20
  17:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CSR     CSR;        // clock control & status register,       offset: 0x24
  18:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          AHBRSTR;    // AHB peripheral reset register,         offset: 0x28
  19:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR2;      // clock configuration register 2,        offset: 0x2C
  20:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR3;      // clock configuration register 3,        offset: 0x30
  21:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CR2;        // clock control register 2,              offset: 0x34
  22:../mculib3/src/periph/rcc_f0.h **** 
  23:../mculib3/src/periph/rcc_f0.h **** 
  24:../mculib3/src/periph/rcc_f0.h **** public:
  25:../mculib3/src/periph/rcc_f0.h **** 	using CMSIS_type    = RCC_TypeDef;
  26:../mculib3/src/periph/rcc_f0.h **** 	using AHBprescaler  = RCC_bits::CFGR::AHBprescaler;
  27:../mculib3/src/periph/rcc_f0.h **** 	using APBprescaler  = RCC_bits::CFGR::APBprescaler;
  28:../mculib3/src/periph/rcc_f0.h **** 	using SystemClock   = RCC_bits::CFGR::SystemClock;
  29:../mculib3/src/periph/rcc_f0.h **** 	using PLLsource     = RCC_bits::CFGR::PLLsource;
  30:../mculib3/src/periph/rcc_f0.h **** 	using PLLmultiplier = RCC_bits::CFGR::PLLmultiplier;
  31:../mculib3/src/periph/rcc_f0.h **** 	using RTC_Clock     = RCC_bits::BDCR::Clock;
  32:../mculib3/src/periph/rcc_f0.h **** 	using Drive         = RCC_bits::BDCR::Drive;
  33:../mculib3/src/periph/rcc_f0.h **** 
  34:../mculib3/src/periph/rcc_f0.h **** 	auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
ARM GAS  /tmp/ccn6MZob.s 			page 98


  35:../mculib3/src/periph/rcc_f0.h **** 
  36:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (AHBprescaler  v) { CFGR.HPRE   = v; return *this; }
  37:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
  38:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
  39:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
  40:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
  41:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (RTC_Clock     v) { BDCR.RTCSEL = v; return *this; }
  42:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (Drive         v) { BDCR.LSEDRV = v; return *this; }
  43:../mculib3/src/periph/rcc_f0.h **** 
  44:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_HSE        () { CR.HSEON = true;         return *this; }
  45:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
  46:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
  47:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
  48:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_LSE        () { BDCR.LSEON = true;       return *this; }
  49:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_LSE_ready() { while (not BDCR.LSERDY){}return *this; }
  50:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_LSI        () { CSR.LSION = true;        return *this; }
  51:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_LSI_ready() {while (not CSR.LSIRDY) {} return *this; }
  52:../mculib3/src/periph/rcc_f0.h **** 	RCC& backup_domain_reset(bool reset) { BDCR.BDRST = reset; return *this; }
  53:../mculib3/src/periph/rcc_f0.h **** 	bool clock_running () {return BDCR.RTCEN;}
  54:../mculib3/src/periph/rcc_f0.h **** 
  55:../mculib3/src/periph/rcc_f0.h **** 	size_t get_APB_clock()
  56:../mculib3/src/periph/rcc_f0.h **** 	{
  57:../mculib3/src/periph/rcc_f0.h **** 		auto v = CFGR.PPRE;
 2257              		.loc 18 57 0
 2258 0000 1C4B     		ldr	r3, .L219
 2259              	.LBE3066:
 2260              	.LBE3065:
 2261              	.LBE3064:
 2262              		.loc 17 108 0
 2263 0002 10B5     		push	{r4, lr}
 2264              	.LCFI12:
 2265              		.cfi_def_cfa_offset 8
 2266              		.cfi_offset 4, -8
 2267              		.cfi_offset 14, -4
 2268              	.LBB3073:
 2269              	.LBB3070:
 2270              	.LBB3067:
 2271              		.loc 18 57 0
 2272 0004 5B68     		ldr	r3, [r3, #4]
 2273              	.LBE3067:
 2274              	.LBE3070:
 2275              	.LBE3073:
 2276              		.loc 17 108 0
 2277 0006 0400     		movs	r4, r0
 2278              	.LBB3074:
 2279              	.LBB3071:
 2280              	.LBB3068:
 2281              		.loc 18 57 0
 2282 0008 5B05     		lsls	r3, r3, #21
 2283 000a 5B0F     		lsrs	r3, r3, #29
 2284              	.LVL217:
  58:../mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 2285              		.loc 18 58 0
 2286 000c 13D0     		beq	.L210
 2287 000e 042B     		cmp	r3, #4
 2288 0010 13D0     		beq	.L211
 2289 0012 052B     		cmp	r3, #5
ARM GAS  /tmp/ccn6MZob.s 			page 99


 2290 0014 13D0     		beq	.L212
 2291 0016 063B     		subs	r3, r3, #6
 2292 0018 5A42     		rsbs	r2, r3, #0
 2293 001a 5341     		adcs	r3, r3, r2
 2294              	.LVL218:
 2295 001c 164A     		ldr	r2, .L219+4
 2296 001e 5B42     		rsbs	r3, r3, #0
 2297 0020 1340     		ands	r3, r2
 2298 0022 9B18     		adds	r3, r3, r2
 2299              	.L199:
 2300              	.LVL219:
 2301              	.LBE3068:
 2302              	.LBE3071:
 2303              	.LBE3074:
 109:../mculib3/src/periph/usart_f0.h ****    auto clock = REF(RCC).clock(p);
 110:../mculib3/src/periph/usart_f0.h ****    switch (baudrate) {
 2304              		.loc 17 110 0
 2305 0024 0729     		cmp	r1, #7
 2306 0026 12D8     		bhi	.L200
 2307 0028 0800     		movs	r0, r1
 2308              	.LVL220:
 2309 002a FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 2310              	.L202:
 2311 002e 0A       		.byte	(.L201-.L202)/2
 2312 002f 12       		.byte	(.L203-.L202)/2
 2313 0030 14       		.byte	(.L204-.L202)/2
 2314 0031 17       		.byte	(.L205-.L202)/2
 2315 0032 19       		.byte	(.L206-.L202)/2
 2316 0033 1C       		.byte	(.L207-.L202)/2
 2317 0034 1E       		.byte	(.L208-.L202)/2
 2318 0035 21       		.byte	(.L209-.L202)/2
 2319              	.LVL221:
 2320              		.p2align 1
 2321              	.L210:
 2322              	.LBB3075:
 2323              	.LBB3072:
 2324              	.LBB3069:
 2325              		.loc 18 58 0
 2326 0036 114B     		ldr	r3, .L219+8
 2327 0038 F4E7     		b	.L199
 2328              	.L211:
 2329 003a 114B     		ldr	r3, .L219+12
 2330 003c F2E7     		b	.L199
 2331              	.L212:
 2332 003e 114B     		ldr	r3, .L219+16
 2333 0040 F0E7     		b	.L199
 2334              	.LVL222:
 2335              	.L201:
 2336              	.LBE3069:
 2337              	.LBE3072:
 2338              	.LBE3075:
 111:../mculib3/src/periph/usart_f0.h ****       case BR9600:   BRR = clock/9600  ; break; 
 2339              		.loc 17 111 0
 2340 0042 9621     		movs	r1, #150
 2341              	.LVL223:
 2342              	.L216:
 112:../mculib3/src/periph/usart_f0.h ****       case BR14400:  BRR = clock/14400 ; break;
ARM GAS  /tmp/ccn6MZob.s 			page 100


 2343              		.loc 17 112 0
 2344 0044 8901     		lsls	r1, r1, #6
 2345              	.L214:
 113:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 114:../mculib3/src/periph/usart_f0.h ****       case BR28800:  BRR = clock/28800 ; break;
 115:../mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 116:../mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 117:../mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 118:../mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 2346              		.loc 17 118 0
 2347 0046 1800     		movs	r0, r3
 2348 0048 FFF7FEFF 		bl	__aeabi_uidiv
 2349              	.LVL224:
 2350 004c E060     		str	r0, [r4, #12]
 2351              	.L200:
 119:../mculib3/src/periph/usart_f0.h ****    }
 120:../mculib3/src/periph/usart_f0.h ****    return *this;
 121:../mculib3/src/periph/usart_f0.h **** }
 2352              		.loc 17 121 0
 2353 004e 2000     		movs	r0, r4
 2354              		@ sp needed
 2355              	.LVL225:
 2356 0050 10BD     		pop	{r4, pc}
 2357              	.LVL226:
 2358              	.L203:
 112:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 2359              		.loc 17 112 0
 2360 0052 E121     		movs	r1, #225
 2361              	.LVL227:
 2362 0054 F6E7     		b	.L216
 2363              	.LVL228:
 2364              	.L204:
 113:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 2365              		.loc 17 113 0
 2366 0056 9621     		movs	r1, #150
 2367              	.LVL229:
 2368              	.L218:
 114:../mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 2369              		.loc 17 114 0
 2370 0058 C901     		lsls	r1, r1, #7
 2371 005a F4E7     		b	.L214
 2372              	.LVL230:
 2373              	.L205:
 2374 005c E121     		movs	r1, #225
 2375              	.LVL231:
 2376 005e FBE7     		b	.L218
 2377              	.LVL232:
 2378              	.L206:
 115:../mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 2379              		.loc 17 115 0
 2380 0060 9621     		movs	r1, #150
 2381              	.LVL233:
 2382              	.L217:
 116:../mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 2383              		.loc 17 116 0
 2384 0062 0902     		lsls	r1, r1, #8
 2385 0064 EFE7     		b	.L214
ARM GAS  /tmp/ccn6MZob.s 			page 101


 2386              	.LVL234:
 2387              	.L207:
 2388 0066 E121     		movs	r1, #225
 2389              	.LVL235:
 2390 0068 FBE7     		b	.L217
 2391              	.LVL236:
 2392              	.L208:
 117:../mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 2393              		.loc 17 117 0
 2394 006a 9621     		movs	r1, #150
 2395              	.LVL237:
 2396              	.L215:
 118:../mculib3/src/periph/usart_f0.h ****    }
 2397              		.loc 17 118 0
 2398 006c 4902     		lsls	r1, r1, #9
 2399 006e EAE7     		b	.L214
 2400              	.LVL238:
 2401              	.L209:
 2402 0070 E121     		movs	r1, #225
 2403              	.LVL239:
 2404 0072 FBE7     		b	.L215
 2405              	.L220:
 2406              		.align	2
 2407              	.L219:
 2408 0074 00100240 		.word	1073876992
 2409 0078 C0C62D00 		.word	3000000
 2410 007c 006CDC02 		.word	48000000
 2411 0080 00366E01 		.word	24000000
 2412 0084 001BB700 		.word	12000000
 2413              		.cfi_endproc
 2414              	.LFE3718:
 2416              		.section	.text._ZN3mcu3TIM14compare_enableENS0_7ChannelE,"ax",%progbits
 2417              		.align	1
 2418              		.global	_ZN3mcu3TIM14compare_enableENS0_7ChannelE
 2419              		.syntax unified
 2420              		.code	16
 2421              		.thumb_func
 2422              		.fpu softvfp
 2424              	_ZN3mcu3TIM14compare_enableENS0_7ChannelE:
 2425              	.LFB3763:
 2426              		.file 19 "../mculib3/src/periph/tim_f0_f4.h"
   1:../mculib3/src/periph/tim_f0_f4.h **** #pragma once
   2:../mculib3/src/periph/tim_f0_f4.h **** 
   3:../mculib3/src/periph/tim_f0_f4.h **** #include "periph.h"
   4:../mculib3/src/periph/tim_f0_f4.h **** #if   defined(STM32F0)
   5:../mculib3/src/periph/tim_f0_f4.h ****    #include "bits_tim_f0.h"
   6:../mculib3/src/periph/tim_f0_f4.h **** #elif defined(STM32F4)
   7:../mculib3/src/periph/tim_f0_f4.h ****    #include "bits_tim_f4.h"
   8:../mculib3/src/periph/tim_f0_f4.h **** #endif
   9:../mculib3/src/periph/tim_f0_f4.h **** #include "periph_rcc.h"
  10:../mculib3/src/periph/tim_f0_f4.h **** #include "pin.h"
  11:../mculib3/src/periph/tim_f0_f4.h **** #include <type_traits>
  12:../mculib3/src/periph/tim_f0_f4.h **** 
  13:../mculib3/src/periph/tim_f0_f4.h **** namespace mcu {
  14:../mculib3/src/periph/tim_f0_f4.h **** 
  15:../mculib3/src/periph/tim_f0_f4.h **** class TIM {
  16:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::CR1  CR1;  // control register 1,                     offset: 0x00
ARM GAS  /tmp/ccn6MZob.s 			page 102


  17:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::CR2  CR2;  // control register 2,                     offset: 0x04
  18:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::SMCR SMCR; // slave Mode Control register,            offset: 0x08
  19:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::DIER DIER; // DMA/interrupt enable register,          offset: 0x0C
  20:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::SR   SR;   // status register,                        offset: 0x10
  21:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       EGR;  // event generation register,              offset: 0x14
  22:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::CCMR CCMR; // capture/compare mode register,          offset: 0x18
  23:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::CCER CCER; // capture/compare enable register,        offset: 0x20
  24:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       CNT;  // counter register,                       offset: 0x24
  25:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       PSC;  // prescaler register,                     offset: 0x28
  26:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       ARR;  // auto-reload register,                   offset: 0x2C
  27:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       RCR;  // repetition counter register,            offset: 0x30
  28:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       CCR1; // capture/compare registers 1-4,          offset: 0x34
  29:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       CCR2; // capture/compare register 2,             offset: 0x38
  30:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       CCR3; // capture/compare register 3,             offset: 0x3C
  31:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       CCR4; // capture/compare register 4,             offset: 0x40
  32:../mculib3/src/periph/tim_f0_f4.h **** #if defined(STM32F0)
  33:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::BDTR BDTR; // break and dead-time register,           offset: 0x44
  34:../mculib3/src/periph/tim_f0_f4.h **** #elif defined(STM32F4)
  35:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       res;  // break and dead-time register,           offset: 0x44
  36:../mculib3/src/periph/tim_f0_f4.h **** #endif
  37:../mculib3/src/periph/tim_f0_f4.h ****    volatile TIM_bits::DCR  DCR;  // DMA control register,                   offset: 0x48
  38:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       DMAR; // DMA address for full transfer register, offset: 0x4C
  39:../mculib3/src/periph/tim_f0_f4.h ****    volatile uint32_t       OR;   // option register,                        offset: 0x50
  40:../mculib3/src/periph/tim_f0_f4.h **** public:
  41:../mculib3/src/periph/tim_f0_f4.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:../mculib3/src/periph/tim_f0_f4.h **** 
  43:../mculib3/src/periph/tim_f0_f4.h ****    using CMSIS_type           = TIM_TypeDef;
  44:../mculib3/src/periph/tim_f0_f4.h ****    using CompareMode          = TIM_bits::Output_t::CompareMode;
  45:../mculib3/src/periph/tim_f0_f4.h ****    using OnePulseMode         = TIM_bits::CR1::OnePulseMode;
  46:../mculib3/src/periph/tim_f0_f4.h ****    // using Direction            = TIM_bits::CR1::Direction;
  47:../mculib3/src/periph/tim_f0_f4.h ****    using SlaveMode            = TIM_bits::SMCR::SlaveMode;
  48:../mculib3/src/periph/tim_f0_f4.h ****    using Trigger              = TIM_bits::SMCR::Trigger;
  49:../mculib3/src/periph/tim_f0_f4.h ****    // using ExtTriggerPolarity   = TIM_bits::SMCR::ExtTriggerPolarity;
  50:../mculib3/src/periph/tim_f0_f4.h ****    using SelectionCompareMode = TIM_bits::SelectionCompareMode;
  51:../mculib3/src/periph/tim_f0_f4.h ****    using Polarity             = TIM_bits::CCER::Polarity;
  52:../mculib3/src/periph/tim_f0_f4.h ****    using Filter               = TIM_bits::Filter;
  53:../mculib3/src/periph/tim_f0_f4.h ****    enum Channel {_1 = 1, _2, _3, _4, error};
  54:../mculib3/src/periph/tim_f0_f4.h ****    enum EnableMask { 
  55:../mculib3/src/periph/tim_f0_f4.h ****       ch1 = TIM_CCER_CC1E_Msk,
  56:../mculib3/src/periph/tim_f0_f4.h ****       ch2 = TIM_CCER_CC2E_Msk,
  57:../mculib3/src/periph/tim_f0_f4.h ****       ch3 = TIM_CCER_CC3E_Msk,
  58:../mculib3/src/periph/tim_f0_f4.h ****       ch4 = TIM_CCER_CC4E_Msk
  59:../mculib3/src/periph/tim_f0_f4.h ****    };
  60:../mculib3/src/periph/tim_f0_f4.h ****    // enum InterruptMask { 
  61:../mculib3/src/periph/tim_f0_f4.h ****    //    ch1 = TIM_DIER_CC1IE_Msk,
  62:../mculib3/src/periph/tim_f0_f4.h ****    //    ch2 = TIM_DIER_CC2IE_Msk,
  63:../mculib3/src/periph/tim_f0_f4.h ****    //    ch3 = TIM_DIER_CC3IE_Msk,
  64:../mculib3/src/periph/tim_f0_f4.h ****    //    ch4 = TIM_DIER_CC4IE_Msk
  65:../mculib3/src/periph/tim_f0_f4.h ****    // };
  66:../mculib3/src/periph/tim_f0_f4.h **** 
  67:../mculib3/src/periph/tim_f0_f4.h ****    
  68:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     counter_enable()                { CR1.CEN = true;     return *this; }
  69:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     counter_disable()               { CR1.CEN = false;    return *this; }
  70:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set(OnePulseMode v)             { CR1.OPM = v;        return *this; }
  71:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     update_disable()                { CR1.UDIS = true;    return *this; }
  72:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     clear_counter()                 { CNT = 0;            return *this; }
  73:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set_counter (uint16_t v)        { CNT = v;            return *this; }
ARM GAS  /tmp/ccn6MZob.s 			page 103


  74:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     ext_clock_enable()              { SMCR.ECE = true;    return *this; }
  75:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     ext_clock_disable()             { SMCR.ECE = false;   return *this; }
  76:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set_prescaller (uint16_t v)     { PSC = v;            return *this; }
  77:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     auto_reload_enable()            { CR1.ARPE = true;    return *this; }
  78:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set (SlaveMode v)               { SMCR.SMS = v;       return *this; }
  79:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set (Trigger v)                 { SMCR.TS  = v;       return *this; }
  80:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set_auto_reload  (uint16_t v)   { ARR = v;            return *this; }
  81:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     set_repetition   (uint16_t v)   { RCR = v;            return *this; }
  82:../mculib3/src/periph/tim_f0_f4.h ****    // TIM&     set_update_generation()         { EGR.UG = true;      return *this; }
  83:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     update_interrupt_enable()       { DIER.UIE = true;    return *this; }
  84:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     compare_enable   (uint32_t v)   { registr(CCER) |=  v; return *this; } // TODO ??????? 
  85:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     compare_disable  (uint32_t v)   { *reinterpret_cast<__IO uint32_t*>(&CCER) &= ~v; retur
  86:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     interrupt_enable (uint32_t v)   { *reinterpret_cast<__IO uint32_t*>(&DIER) |=  v; retur
  87:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     interrupt_disable(uint32_t v)   { *reinterpret_cast<__IO uint32_t*>(&DIER) &= ~v; retur
  88:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     compare_enable (Channel);
  89:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     compare_disable(Channel);
  90:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     interrupt_enable (Channel);
  91:../mculib3/src/periph/tim_f0_f4.h ****    bool     is_compare (Channel);
  92:../mculib3/src/periph/tim_f0_f4.h **** #if defined(STM32F0)
  93:../mculib3/src/periph/tim_f0_f4.h ****    TIM&     main_output_enable()            { BDTR.MOE = true;    return *this; }
  94:../mculib3/src/periph/tim_f0_f4.h **** #endif
  95:../mculib3/src/periph/tim_f0_f4.h ****    
  96:../mculib3/src/periph/tim_f0_f4.h ****    bool     is_count()                      { return CR1.CEN; }
  97:../mculib3/src/periph/tim_f0_f4.h ****    uint16_t get_counter()                   { return CNT;     }
  98:../mculib3/src/periph/tim_f0_f4.h **** 
  99:../mculib3/src/periph/tim_f0_f4.h ****    void clear_interrupt_flags() {SR.UIF = false;}
 100:../mculib3/src/periph/tim_f0_f4.h ****    bool update_interrupt() {return SR.UIF;}
 101:../mculib3/src/periph/tim_f0_f4.h **** 
 102:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& set (Filter);
 103:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& set_trigger();
 104:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& set (Polarity);
 105:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& set (CompareMode);
 106:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& set (SelectionCompareMode);
 107:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& preload_enable ();
 108:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& preload_disable();
 109:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& compareToggle  ();
 110:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& compare_enable ();
 111:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel> TIM& compare_disable();
 112:../mculib3/src/periph/tim_f0_f4.h ****    TIM& set_compare (Channel, uint32_t);
 113:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel>  __IO uint32_t& get_compare_reference();
 114:../mculib3/src/periph/tim_f0_f4.h **** 
 115:../mculib3/src/periph/tim_f0_f4.h ****    template<Periph, class Pin_> static constexpr PinMode pin_mode();
 116:../mculib3/src/periph/tim_f0_f4.h ****    template<Periph, class Pin_> static constexpr Channel channel();
 117:../mculib3/src/periph/tim_f0_f4.h ****    template<Channel>            static constexpr EnableMask enable_mask();
 118:../mculib3/src/periph/tim_f0_f4.h **** 
 119:../mculib3/src/periph/tim_f0_f4.h ****    template <Periph tim, class Pin_> static void pin_static_assert();
 120:../mculib3/src/periph/tim_f0_f4.h **** };
 121:../mculib3/src/periph/tim_f0_f4.h **** 
 122:../mculib3/src/periph/tim_f0_f4.h **** 
 123:../mculib3/src/periph/tim_f0_f4.h **** 
 124:../mculib3/src/periph/tim_f0_f4.h **** 
 125:../mculib3/src/periph/tim_f0_f4.h **** 
 126:../mculib3/src/periph/tim_f0_f4.h **** 
 127:../mculib3/src/periph/tim_f0_f4.h **** 
 128:../mculib3/src/periph/tim_f0_f4.h **** 
 129:../mculib3/src/periph/tim_f0_f4.h **** 
 130:../mculib3/src/periph/tim_f0_f4.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 104


 131:../mculib3/src/periph/tim_f0_f4.h **** 
 132:../mculib3/src/periph/tim_f0_f4.h **** 
 133:../mculib3/src/periph/tim_f0_f4.h **** 
 134:../mculib3/src/periph/tim_f0_f4.h **** 
 135:../mculib3/src/periph/tim_f0_f4.h **** 
 136:../mculib3/src/periph/tim_f0_f4.h **** 
 137:../mculib3/src/periph/tim_f0_f4.h **** 
 138:../mculib3/src/periph/tim_f0_f4.h **** 
 139:../mculib3/src/periph/tim_f0_f4.h **** 
 140:../mculib3/src/periph/tim_f0_f4.h **** 
 141:../mculib3/src/periph/tim_f0_f4.h **** 
 142:../mculib3/src/periph/tim_f0_f4.h **** 
 143:../mculib3/src/periph/tim_f0_f4.h **** #if not defined(USE_MOCK_TIM)
 144:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM1 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM1_BASE);  }
 145:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM3 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM3_BASE);  }
 146:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM14, TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM14_BASE); }
 147:../mculib3/src/periph/tim_f0_f4.h **** #if defined(STM32F0)
 148:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM16, TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM16_BASE); }
 149:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM17, TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM17_BASE); }
 150:../mculib3/src/periph/tim_f0_f4.h **** #elif defined(STM32F4)
 151:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM2 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM2_BASE);  }
 152:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM4 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM4_BASE);  }
 153:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM5 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM5_BASE);  }
 154:../mculib3/src/periph/tim_f0_f4.h **** SFINAE(TIM8 , TIM) make_reference() { return *reinterpret_cast<TIM*>(TIM8_BASE);  }
 155:../mculib3/src/periph/tim_f0_f4.h **** #endif
 156:../mculib3/src/periph/tim_f0_f4.h **** #endif
 157:../mculib3/src/periph/tim_f0_f4.h **** 
 158:../mculib3/src/periph/tim_f0_f4.h **** template<Periph p, class Pin_> constexpr PinMode TIM::pin_mode()
 159:../mculib3/src/periph/tim_f0_f4.h **** {
 160:../mculib3/src/periph/tim_f0_f4.h **** #if defined(STM32F0)
 161:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (p == Periph::TIM1) {
 162:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6 >) return PinMode::Alternate_2;
 163:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7 >) return PinMode::Alternate_2;
 164:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA8 >) return PinMode::Alternate_2;
 165:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA9 >) return PinMode::Alternate_2;
 166:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA10>) return PinMode::Alternate_2;
 167:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA11>) return PinMode::Alternate_2;
 168:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA12>) return PinMode::Alternate_2;
 169:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB0 >) return PinMode::Alternate_2;
 170:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1 >) return PinMode::Alternate_2;
 171:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB12>) return PinMode::Alternate_2;
 172:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB13>) return PinMode::Alternate_2;
 173:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB14>) return PinMode::Alternate_2;
 174:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB15>) return PinMode::Alternate_2;
 175:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 176:../mculib3/src/periph/tim_f0_f4.h **** 
 177:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM3) {
 178:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return PinMode::Alternate_1;
 179:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB4>) return PinMode::Alternate_1;
 180:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC6>) return PinMode::Alternate_0;
 181:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return PinMode::Alternate_1;
 182:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB5>) return PinMode::Alternate_1;
 183:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return PinMode::Alternate_0;
 184:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB0>) return PinMode::Alternate_1;
 185:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return PinMode::Alternate_0;
 186:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return PinMode::Alternate_1;
 187:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return PinMode::Alternate_0;
ARM GAS  /tmp/ccn6MZob.s 			page 105


 188:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 189:../mculib3/src/periph/tim_f0_f4.h **** 
 190:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM14) {
 191:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA4>) return PinMode::Alternate_4;
 192:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return PinMode::Alternate_4;
 193:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return PinMode::Alternate_0;
 194:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 195:../mculib3/src/periph/tim_f0_f4.h **** 
 196:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM16) {
 197:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return PinMode::Alternate_5;
 198:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB8>) return PinMode::Alternate_2;
 199:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 200:../mculib3/src/periph/tim_f0_f4.h **** 
 201:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM17) {
 202:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA7>) return PinMode::Alternate_5;
 203:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB9>) return PinMode::Alternate_2;
 204:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 205:../mculib3/src/periph/tim_f0_f4.h ****    } else {
 206:../mculib3/src/periph/tim_f0_f4.h ****       return PinMode::Input;
 207:../mculib3/src/periph/tim_f0_f4.h ****    }
 208:../mculib3/src/periph/tim_f0_f4.h **** 
 209:../mculib3/src/periph/tim_f0_f4.h **** #elif defined(STM32F4)
 210:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (p == Periph::TIM2) {
 211:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA0 >) return PinMode::Alternate_1;
 212:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA1 >) return PinMode::Alternate_1;
 213:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA2 >) return PinMode::Alternate_1;
 214:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA3 >) return PinMode::Alternate_1;
 215:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA5 >) return PinMode::Alternate_1;
 216:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA15>) return PinMode::Alternate_1;
 217:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB3 >) return PinMode::Alternate_1;
 218:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB10>) return PinMode::Alternate_1;
 219:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB11>) return PinMode::Alternate_1;
 220:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 221:../mculib3/src/periph/tim_f0_f4.h **** 
 222:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM3) {
 223:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return PinMode::Alternate_2;
 224:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return PinMode::Alternate_2;
 225:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB0>) return PinMode::Alternate_2;
 226:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return PinMode::Alternate_2;
 227:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB4>) return PinMode::Alternate_2;
 228:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB5>) return PinMode::Alternate_2;
 229:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC6>) return PinMode::Alternate_2;
 230:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return PinMode::Alternate_2;
 231:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return PinMode::Alternate_2;
 232:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return PinMode::Alternate_2;
 233:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD2>) return PinMode::Alternate_2;
 234:../mculib3/src/periph/tim_f0_f4.h ****       else return PinMode::Input;
 235:../mculib3/src/periph/tim_f0_f4.h **** 
 236:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM4) {
 237:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PD12>) return PinMode::Alternate_2;
 238:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD13>) return PinMode::Alternate_2;
 239:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD14>) return PinMode::Alternate_2;
 240:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD15>) return PinMode::Alternate_2;
 241:../mculib3/src/periph/tim_f0_f4.h **** 
 242:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM5) {
 243:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA0>) return PinMode::Alternate_2;
 244:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA1>) return PinMode::Alternate_2;
ARM GAS  /tmp/ccn6MZob.s 			page 106


 245:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA2>) return PinMode::Alternate_2;
 246:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA3>) return PinMode::Alternate_2;
 247:../mculib3/src/periph/tim_f0_f4.h ****    
 248:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM8) {
 249:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PC6>) return PinMode::Alternate_3;
 250:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return PinMode::Alternate_3;
 251:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return PinMode::Alternate_3;
 252:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return PinMode::Alternate_3;
 253:../mculib3/src/periph/tim_f0_f4.h ****    
 254:../mculib3/src/periph/tim_f0_f4.h ****    } else {
 255:../mculib3/src/periph/tim_f0_f4.h ****       return PinMode::Input;
 256:../mculib3/src/periph/tim_f0_f4.h ****    }
 257:../mculib3/src/periph/tim_f0_f4.h **** #endif
 258:../mculib3/src/periph/tim_f0_f4.h **** }
 259:../mculib3/src/periph/tim_f0_f4.h **** 
 260:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> constexpr TIM::EnableMask TIM::enable_mask()
 261:../mculib3/src/periph/tim_f0_f4.h **** {
 262:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) return TIM::EnableMask::ch1;
 263:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) return TIM::EnableMask::ch2;
 264:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) return TIM::EnableMask::ch3;
 265:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) return TIM::EnableMask::ch4;
 266:../mculib3/src/periph/tim_f0_f4.h **** }
 267:../mculib3/src/periph/tim_f0_f4.h **** 
 268:../mculib3/src/periph/tim_f0_f4.h **** // template<TIM::Channel c> constexpr TIM::InterruptMask TIM::interrupt_mask()
 269:../mculib3/src/periph/tim_f0_f4.h **** // {
 270:../mculib3/src/periph/tim_f0_f4.h **** //    if      constexpr (c == Channel::_1) return TIM::InterruptMask::ch1;
 271:../mculib3/src/periph/tim_f0_f4.h **** //    else if constexpr (c == Channel::_2) return TIM::InterruptMask::ch2;
 272:../mculib3/src/periph/tim_f0_f4.h **** //    else if constexpr (c == Channel::_3) return TIM::InterruptMask::ch3;
 273:../mculib3/src/periph/tim_f0_f4.h **** //    else if constexpr (c == Channel::_4) return TIM::InterruptMask::ch4;
 274:../mculib3/src/periph/tim_f0_f4.h **** // }
 275:../mculib3/src/periph/tim_f0_f4.h **** 
 276:../mculib3/src/periph/tim_f0_f4.h **** template<Periph p, class Pin_> constexpr TIM::Channel TIM::channel()
 277:../mculib3/src/periph/tim_f0_f4.h **** {
 278:../mculib3/src/periph/tim_f0_f4.h **** #if defined(STM32F0)
 279:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (p == Periph::TIM1) {
 280:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA8 >) return Channel::_1;
 281:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA9 >) return Channel::_2;
 282:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA10>) return Channel::_3;
 283:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA11>) return Channel::_4;
 284:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB13>) return Channel::_1;
 285:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB14>) return Channel::_2;
 286:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB15>) return Channel::_3;
 287:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 288:../mculib3/src/periph/tim_f0_f4.h **** 
 289:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM3) {
 290:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return Channel::_1;
 291:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return Channel::_2;
 292:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB0>) return Channel::_3;
 293:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return Channel::_4;
 294:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB4>) return Channel::_1;
 295:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB5>) return Channel::_2;
 296:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC6>) return Channel::_1;
 297:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return Channel::_2;
 298:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return Channel::_3;
 299:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return Channel::_4;
 300:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 301:../mculib3/src/periph/tim_f0_f4.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 107


 302:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM14) {
 303:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA4>) return Channel::_1;
 304:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return Channel::_2;
 305:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return Channel::_1;
 306:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 307:../mculib3/src/periph/tim_f0_f4.h **** 
 308:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM16) {
 309:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return Channel::_1;
 310:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 311:../mculib3/src/periph/tim_f0_f4.h **** 
 312:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM17) {
 313:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA7>) return Channel::_1;
 314:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 315:../mculib3/src/periph/tim_f0_f4.h ****    } else {
 316:../mculib3/src/periph/tim_f0_f4.h ****       return Channel::error;
 317:../mculib3/src/periph/tim_f0_f4.h ****    }
 318:../mculib3/src/periph/tim_f0_f4.h **** 
 319:../mculib3/src/periph/tim_f0_f4.h **** #elif defined(STM32F4)
 320:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (p == Periph::TIM2) {
 321:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA0 >) return Channel::_1;
 322:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA1 >) return Channel::_2;
 323:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA2 >) return Channel::_3;
 324:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA3 >) return Channel::_4;
 325:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA5 >) return Channel::_1;
 326:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA15>) return Channel::_1;
 327:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB3 >) return Channel::_2;
 328:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB10>) return Channel::_3;
 329:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB11>) return Channel::_4;
 330:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 331:../mculib3/src/periph/tim_f0_f4.h **** 
 332:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM3) {
 333:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA6>) return Channel::_1;
 334:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA7>) return Channel::_2;
 335:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB0>) return Channel::_3;
 336:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB1>) return Channel::_4;
 337:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB4>) return Channel::_1;
 338:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PB5>) return Channel::_2;
 339:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC6>) return Channel::_1;
 340:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return Channel::_2;
 341:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return Channel::_3;
 342:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return Channel::_4;
 343:../mculib3/src/periph/tim_f0_f4.h ****       else return Channel::error;
 344:../mculib3/src/periph/tim_f0_f4.h **** 
 345:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM4) {
 346:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PD12>) return Channel::_1;
 347:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD13>) return Channel::_2;
 348:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD14>) return Channel::_3;
 349:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PD15>) return Channel::_4;
 350:../mculib3/src/periph/tim_f0_f4.h **** 
 351:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM5) {
 352:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PA0>) return Channel::_1;
 353:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA1>) return Channel::_2;
 354:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA2>) return Channel::_3;
 355:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PA3>) return Channel::_4;
 356:../mculib3/src/periph/tim_f0_f4.h ****    
 357:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (p == Periph::TIM8) {
 358:../mculib3/src/periph/tim_f0_f4.h ****       if      constexpr (std::is_same_v<Pin_,PC6>) return Channel::_1;
ARM GAS  /tmp/ccn6MZob.s 			page 108


 359:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC7>) return Channel::_2;
 360:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC8>) return Channel::_3;
 361:../mculib3/src/periph/tim_f0_f4.h ****       else if constexpr (std::is_same_v<Pin_,PC9>) return Channel::_4;
 362:../mculib3/src/periph/tim_f0_f4.h ****    } else {
 363:../mculib3/src/periph/tim_f0_f4.h ****       return Channel::error;
 364:../mculib3/src/periph/tim_f0_f4.h ****    }
 365:../mculib3/src/periph/tim_f0_f4.h **** #endif
 366:../mculib3/src/periph/tim_f0_f4.h **** }
 367:../mculib3/src/periph/tim_f0_f4.h **** 
 368:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::set (Polarity v)
 369:../mculib3/src/periph/tim_f0_f4.h **** {
 370:../mculib3/src/periph/tim_f0_f4.h ****    if constexpr (c == Channel::_1) {
 371:../mculib3/src/periph/tim_f0_f4.h ****       if (v == Polarity::rising) {
 372:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1P  = false;
 373:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1NP = false;
 374:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::falling) {
 375:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1P  = true;
 376:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1NP = false;
 377:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::both) {
 378:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1P  = true;
 379:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC1NP = true;
 380:../mculib3/src/periph/tim_f0_f4.h ****       }
 381:../mculib3/src/periph/tim_f0_f4.h ****       return *this;
 382:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (c == Channel::_2) {
 383:../mculib3/src/periph/tim_f0_f4.h ****       if (v == Polarity::rising) {
 384:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2P  = false;
 385:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2NP = false;
 386:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::falling) {
 387:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2P  = true;
 388:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2NP = false;
 389:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::both) {
 390:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2P  = true;
 391:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC2NP = true;
 392:../mculib3/src/periph/tim_f0_f4.h ****       }
 393:../mculib3/src/periph/tim_f0_f4.h ****       return *this;
 394:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (c == Channel::_3) {
 395:../mculib3/src/periph/tim_f0_f4.h ****       if (v == Polarity::rising) {
 396:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3P  = false;
 397:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3NP = false;
 398:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::falling) {
 399:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3P  = true;
 400:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3NP = false;
 401:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::both) {
 402:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3P  = true;
 403:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC3NP = true;
 404:../mculib3/src/periph/tim_f0_f4.h ****       }
 405:../mculib3/src/periph/tim_f0_f4.h ****       return *this;
 406:../mculib3/src/periph/tim_f0_f4.h ****    } else if constexpr (c == Channel::_4) {
 407:../mculib3/src/periph/tim_f0_f4.h ****       if (v == Polarity::rising) {
 408:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4P  = false;
 409:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4NP = false;
 410:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::falling) {
 411:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4P  = true;
 412:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4NP = false;
 413:../mculib3/src/periph/tim_f0_f4.h ****       } else if (v == Polarity::both) {
 414:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4P  = true;
 415:../mculib3/src/periph/tim_f0_f4.h ****          CCER.CC4NP = true;
ARM GAS  /tmp/ccn6MZob.s 			page 109


 416:../mculib3/src/periph/tim_f0_f4.h ****       }
 417:../mculib3/src/periph/tim_f0_f4.h ****       return *this;
 418:../mculib3/src/periph/tim_f0_f4.h ****    }
 419:../mculib3/src/periph/tim_f0_f4.h **** }
 420:../mculib3/src/periph/tim_f0_f4.h **** 
 421:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::set_trigger()
 422:../mculib3/src/periph/tim_f0_f4.h **** {
 423:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) SMCR.TS = TIM::Trigger::FiltrTI1;
 424:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) SMCR.TS = TIM::Trigger::FiltrTI2;
 425:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 426:../mculib3/src/periph/tim_f0_f4.h **** }
 427:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::set (Filter f)
 428:../mculib3/src/periph/tim_f0_f4.h **** {
 429:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCMR.input.IC1F = f;
 430:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCMR.input.IC2F = f;
 431:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCMR.input.IC3F = f;
 432:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCMR.input.IC4F = f;
 433:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 434:../mculib3/src/periph/tim_f0_f4.h **** }
 435:../mculib3/src/periph/tim_f0_f4.h **** 
 436:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::set (CompareMode v)
 437:../mculib3/src/periph/tim_f0_f4.h **** {
 438:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCMR.output.OC1M = v;
 439:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCMR.output.OC2M = v;
 440:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCMR.output.OC3M = v;
 441:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCMR.output.OC4M = v;
 442:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 443:../mculib3/src/periph/tim_f0_f4.h **** }
 444:../mculib3/src/periph/tim_f0_f4.h **** 
 445:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::set (SelectionCompareMode v)
 446:../mculib3/src/periph/tim_f0_f4.h **** {
 447:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCMR.output.CC1S = v;
 448:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCMR.output.CC2S = v;
 449:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCMR.output.CC3S = v;
 450:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCMR.output.CC4S = v;
 451:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 452:../mculib3/src/periph/tim_f0_f4.h **** }
 453:../mculib3/src/periph/tim_f0_f4.h **** 
 454:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::preload_enable()
 455:../mculib3/src/periph/tim_f0_f4.h **** {
 456:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCMR.output.OC1PE = true;
 457:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCMR.output.OC2PE = true;
 458:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCMR.output.OC3PE = true;
 459:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCMR.output.OC4PE = true;
 460:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 461:../mculib3/src/periph/tim_f0_f4.h **** }
 462:../mculib3/src/periph/tim_f0_f4.h **** 
 463:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::preload_disable()
 464:../mculib3/src/periph/tim_f0_f4.h **** {
 465:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCMR.output.OC1PE = false;
 466:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCMR.output.OC2PE = false;
 467:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCMR.output.OC3PE = false;
 468:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCMR.output.OC4PE = false;
 469:../mculib3/src/periph/tim_f0_f4.h ****    return *this; 
 470:../mculib3/src/periph/tim_f0_f4.h **** }
 471:../mculib3/src/periph/tim_f0_f4.h **** 
 472:../mculib3/src/periph/tim_f0_f4.h **** TIM& TIM::compare_enable(TIM::Channel c)
ARM GAS  /tmp/ccn6MZob.s 			page 110


 473:../mculib3/src/periph/tim_f0_f4.h **** {
 2427              		.loc 19 473 0
 2428              		.cfi_startproc
 2429              		@ args = 0, pretend = 0, frame = 0
 2430              		@ frame_needed = 0, uses_anonymous_args = 0
 2431              		@ link register save eliminated.
 2432              	.LVL240:
 474:../mculib3/src/periph/tim_f0_f4.h ****    if      (c == Channel::_1) CCER.CC1E = true;
 2433              		.loc 19 474 0
 2434 0000 0129     		cmp	r1, #1
 2435 0002 03D1     		bne	.L222
 2436              		.loc 19 474 0 is_stmt 0 discriminator 1
 2437 0004 036A     		ldr	r3, [r0, #32]
 2438 0006 1943     		orrs	r1, r3
 2439              	.LVL241:
 2440 0008 0162     		str	r1, [r0, #32]
 2441              	.L223:
 475:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = true;
 476:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_3) CCER.CC3E = true;
 477:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = true;
 478:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 479:../mculib3/src/periph/tim_f0_f4.h **** }
 2442              		.loc 19 479 0 is_stmt 1
 2443              		@ sp needed
 2444 000a 7047     		bx	lr
 2445              	.LVL242:
 2446              	.L222:
 475:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = true;
 2447              		.loc 19 475 0
 2448 000c 0229     		cmp	r1, #2
 2449 000e 04D1     		bne	.L224
 475:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = true;
 2450              		.loc 19 475 0 is_stmt 0 discriminator 1
 2451 0010 1023     		movs	r3, #16
 2452 0012 026A     		ldr	r2, [r0, #32]
 2453              	.L226:
 477:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2454              		.loc 19 477 0 is_stmt 1 discriminator 1
 2455 0014 1343     		orrs	r3, r2
 2456 0016 0362     		str	r3, [r0, #32]
 2457 0018 F7E7     		b	.L223
 2458              	.L224:
 476:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = true;
 2459              		.loc 19 476 0
 2460 001a 0329     		cmp	r1, #3
 2461 001c 03D1     		bne	.L225
 476:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = true;
 2462              		.loc 19 476 0 is_stmt 0 discriminator 1
 2463 001e 8023     		movs	r3, #128
 2464 0020 026A     		ldr	r2, [r0, #32]
 2465 0022 5B00     		lsls	r3, r3, #1
 2466 0024 F6E7     		b	.L226
 2467              	.L225:
 477:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2468              		.loc 19 477 0 is_stmt 1
 2469 0026 0429     		cmp	r1, #4
 2470 0028 EFD1     		bne	.L223
ARM GAS  /tmp/ccn6MZob.s 			page 111


 477:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2471              		.loc 19 477 0 is_stmt 0 discriminator 1
 2472 002a 8023     		movs	r3, #128
 2473 002c 026A     		ldr	r2, [r0, #32]
 2474 002e 5B01     		lsls	r3, r3, #5
 2475 0030 F0E7     		b	.L226
 2476              		.cfi_endproc
 2477              	.LFE3763:
 2479              		.section	.text._ZN3mcu3TIM15compare_disableENS0_7ChannelE,"ax",%progbits
 2480              		.align	1
 2481              		.global	_ZN3mcu3TIM15compare_disableENS0_7ChannelE
 2482              		.syntax unified
 2483              		.code	16
 2484              		.thumb_func
 2485              		.fpu softvfp
 2487              	_ZN3mcu3TIM15compare_disableENS0_7ChannelE:
 2488              	.LFB3764:
 480:../mculib3/src/periph/tim_f0_f4.h **** 
 481:../mculib3/src/periph/tim_f0_f4.h **** TIM& TIM::compare_disable(TIM::Channel c)
 482:../mculib3/src/periph/tim_f0_f4.h **** {
 2489              		.loc 19 482 0 is_stmt 1
 2490              		.cfi_startproc
 2491              		@ args = 0, pretend = 0, frame = 0
 2492              		@ frame_needed = 0, uses_anonymous_args = 0
 2493              		@ link register save eliminated.
 2494              	.LVL243:
 483:../mculib3/src/periph/tim_f0_f4.h ****    if      (c == Channel::_1) CCER.CC1E = false;
 2495              		.loc 19 483 0
 2496 0000 0129     		cmp	r1, #1
 2497 0002 03D1     		bne	.L228
 2498              		.loc 19 483 0 is_stmt 0 discriminator 1
 2499 0004 036A     		ldr	r3, [r0, #32]
 2500 0006 8B43     		bics	r3, r1
 2501              	.L232:
 484:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = false;
 485:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_3) CCER.CC3E = false;
 486:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = false;
 2502              		.loc 19 486 0 is_stmt 1 discriminator 1
 2503 0008 0362     		str	r3, [r0, #32]
 2504              	.L229:
 487:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 488:../mculib3/src/periph/tim_f0_f4.h **** }
 2505              		.loc 19 488 0
 2506              		@ sp needed
 2507 000a 7047     		bx	lr
 2508              	.L228:
 484:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = false;
 2509              		.loc 19 484 0
 2510 000c 0229     		cmp	r1, #2
 2511 000e 03D1     		bne	.L230
 484:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCER.CC2E = false;
 2512              		.loc 19 484 0 is_stmt 0 discriminator 1
 2513 0010 1022     		movs	r2, #16
 2514 0012 036A     		ldr	r3, [r0, #32]
 2515 0014 9343     		bics	r3, r2
 2516 0016 F7E7     		b	.L232
 2517              	.L230:
ARM GAS  /tmp/ccn6MZob.s 			page 112


 485:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = false;
 2518              		.loc 19 485 0 is_stmt 1
 2519 0018 0329     		cmp	r1, #3
 2520 001a 03D1     		bne	.L231
 485:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCER.CC4E = false;
 2521              		.loc 19 485 0 is_stmt 0 discriminator 1
 2522 001c 036A     		ldr	r3, [r0, #32]
 2523 001e 044A     		ldr	r2, .L234
 2524              	.L233:
 486:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2525              		.loc 19 486 0 is_stmt 1 discriminator 1
 2526 0020 1340     		ands	r3, r2
 2527 0022 F1E7     		b	.L232
 2528              	.L231:
 486:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2529              		.loc 19 486 0 is_stmt 0
 2530 0024 0429     		cmp	r1, #4
 2531 0026 F0D1     		bne	.L229
 486:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2532              		.loc 19 486 0 discriminator 1
 2533 0028 036A     		ldr	r3, [r0, #32]
 2534 002a 024A     		ldr	r2, .L234+4
 2535 002c F8E7     		b	.L233
 2536              	.L235:
 2537 002e C046     		.align	2
 2538              	.L234:
 2539 0030 FFFEFFFF 		.word	-257
 2540 0034 FFEFFFFF 		.word	-4097
 2541              		.cfi_endproc
 2542              	.LFE3764:
 2544              		.section	.text._ZN3mcu3TIM16interrupt_enableENS0_7ChannelE,"ax",%progbits
 2545              		.align	1
 2546              		.global	_ZN3mcu3TIM16interrupt_enableENS0_7ChannelE
 2547              		.syntax unified
 2548              		.code	16
 2549              		.thumb_func
 2550              		.fpu softvfp
 2552              	_ZN3mcu3TIM16interrupt_enableENS0_7ChannelE:
 2553              	.LFB3767:
 489:../mculib3/src/periph/tim_f0_f4.h **** 
 490:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::compare_enable()
 491:../mculib3/src/periph/tim_f0_f4.h **** {
 492:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCER.CC1E = true;
 493:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCER.CC2E = true;
 494:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCER.CC3E = true;
 495:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCER.CC4E = true;
 496:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 497:../mculib3/src/periph/tim_f0_f4.h **** }
 498:../mculib3/src/periph/tim_f0_f4.h **** 
 499:../mculib3/src/periph/tim_f0_f4.h **** template<TIM::Channel c> TIM& TIM::compare_disable()
 500:../mculib3/src/periph/tim_f0_f4.h **** {
 501:../mculib3/src/periph/tim_f0_f4.h ****    if      constexpr (c == Channel::_1) CCER.CC1E = false;
 502:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_2) CCER.CC2E = false;
 503:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_3) CCER.CC3E = false;
 504:../mculib3/src/periph/tim_f0_f4.h ****    else if constexpr (c == Channel::_4) CCER.CC4E = false;
 505:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 506:../mculib3/src/periph/tim_f0_f4.h **** }
ARM GAS  /tmp/ccn6MZob.s 			page 113


 507:../mculib3/src/periph/tim_f0_f4.h **** 
 508:../mculib3/src/periph/tim_f0_f4.h **** TIM& TIM::interrupt_enable(TIM::Channel c)
 509:../mculib3/src/periph/tim_f0_f4.h **** {
 2554              		.loc 19 509 0 is_stmt 1
 2555              		.cfi_startproc
 2556              		@ args = 0, pretend = 0, frame = 0
 2557              		@ frame_needed = 0, uses_anonymous_args = 0
 2558              		@ link register save eliminated.
 2559              	.LVL244:
 510:../mculib3/src/periph/tim_f0_f4.h ****    if      (c == Channel::_1) DIER.CC1IE = true;
 2560              		.loc 19 510 0
 2561 0000 0129     		cmp	r1, #1
 2562 0002 04D1     		bne	.L237
 2563              		.loc 19 510 0 is_stmt 0 discriminator 1
 2564 0004 0223     		movs	r3, #2
 2565 0006 C268     		ldr	r2, [r0, #12]
 2566              	.L241:
 511:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) DIER.CC2IE = true;
 512:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_3) DIER.CC3IE = true;
 513:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) DIER.CC4IE = true;
 2567              		.loc 19 513 0 is_stmt 1 discriminator 1
 2568 0008 1343     		orrs	r3, r2
 2569 000a C360     		str	r3, [r0, #12]
 2570              	.L238:
 514:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 515:../mculib3/src/periph/tim_f0_f4.h **** }
 2571              		.loc 19 515 0
 2572              		@ sp needed
 2573 000c 7047     		bx	lr
 2574              	.L237:
 511:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) DIER.CC2IE = true;
 2575              		.loc 19 511 0
 2576 000e 0229     		cmp	r1, #2
 2577 0010 02D1     		bne	.L239
 511:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) DIER.CC2IE = true;
 2578              		.loc 19 511 0 is_stmt 0 discriminator 1
 2579 0012 C268     		ldr	r2, [r0, #12]
 2580 0014 0423     		movs	r3, #4
 2581 0016 F7E7     		b	.L241
 2582              	.L239:
 512:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) DIER.CC4IE = true;
 2583              		.loc 19 512 0 is_stmt 1
 2584 0018 0329     		cmp	r1, #3
 2585 001a 02D1     		bne	.L240
 512:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) DIER.CC4IE = true;
 2586              		.loc 19 512 0 is_stmt 0 discriminator 1
 2587 001c C268     		ldr	r2, [r0, #12]
 2588 001e 0823     		movs	r3, #8
 2589 0020 F2E7     		b	.L241
 2590              	.L240:
 513:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2591              		.loc 19 513 0 is_stmt 1
 2592 0022 0429     		cmp	r1, #4
 2593 0024 F2D1     		bne	.L238
 513:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2594              		.loc 19 513 0 is_stmt 0 discriminator 1
 2595 0026 C268     		ldr	r2, [r0, #12]
ARM GAS  /tmp/ccn6MZob.s 			page 114


 2596 0028 1023     		movs	r3, #16
 2597 002a EDE7     		b	.L241
 2598              		.cfi_endproc
 2599              	.LFE3767:
 2601              		.section	.text._ZN3mcu3TIM10is_compareENS0_7ChannelE,"ax",%progbits
 2602              		.align	1
 2603              		.global	_ZN3mcu3TIM10is_compareENS0_7ChannelE
 2604              		.syntax unified
 2605              		.code	16
 2606              		.thumb_func
 2607              		.fpu softvfp
 2609              	_ZN3mcu3TIM10is_compareENS0_7ChannelE:
 2610              	.LFB3768:
 516:../mculib3/src/periph/tim_f0_f4.h **** 
 517:../mculib3/src/periph/tim_f0_f4.h **** bool TIM::is_compare (TIM::Channel c)
 518:../mculib3/src/periph/tim_f0_f4.h **** {
 2611              		.loc 19 518 0 is_stmt 1
 2612              		.cfi_startproc
 2613              		@ args = 0, pretend = 0, frame = 0
 2614              		@ frame_needed = 0, uses_anonymous_args = 0
 2615              		@ link register save eliminated.
 2616              	.LVL245:
 2617              		.loc 19 518 0
 2618 0000 0300     		movs	r3, r0
 519:../mculib3/src/periph/tim_f0_f4.h ****    if      (c == Channel::_1) return CCER.CC1E;
 2619              		.loc 19 519 0
 2620 0002 0129     		cmp	r1, #1
 2621 0004 03D1     		bne	.L243
 2622              		.loc 19 519 0 is_stmt 0 discriminator 1
 2623 0006 006A     		ldr	r0, [r0, #32]
 2624              	.LVL246:
 2625 0008 C007     		lsls	r0, r0, #31
 2626              	.L248:
 520:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) return CCER.CC2E;
 521:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_3) return CCER.CC3E;
 522:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) return CCER.CC4E;
 2627              		.loc 19 522 0 is_stmt 1 discriminator 1
 2628 000a C00F     		lsrs	r0, r0, #31
 2629              	.L244:
 523:../mculib3/src/periph/tim_f0_f4.h ****    else return false;
 524:../mculib3/src/periph/tim_f0_f4.h **** }
 2630              		.loc 19 524 0
 2631              		@ sp needed
 2632 000c 7047     		bx	lr
 2633              	.LVL247:
 2634              	.L243:
 520:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) return CCER.CC2E;
 2635              		.loc 19 520 0
 2636 000e 0229     		cmp	r1, #2
 2637 0010 02D1     		bne	.L245
 520:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) return CCER.CC2E;
 2638              		.loc 19 520 0 is_stmt 0 discriminator 1
 2639 0012 006A     		ldr	r0, [r0, #32]
 2640              	.LVL248:
 2641 0014 C006     		lsls	r0, r0, #27
 2642 0016 F8E7     		b	.L248
 2643              	.LVL249:
ARM GAS  /tmp/ccn6MZob.s 			page 115


 2644              	.L245:
 521:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) return CCER.CC4E;
 2645              		.loc 19 521 0 is_stmt 1
 2646 0018 0329     		cmp	r1, #3
 2647 001a 02D1     		bne	.L246
 521:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) return CCER.CC4E;
 2648              		.loc 19 521 0 is_stmt 0 discriminator 1
 2649 001c 006A     		ldr	r0, [r0, #32]
 2650              	.LVL250:
 2651 001e C005     		lsls	r0, r0, #23
 2652 0020 F3E7     		b	.L248
 2653              	.LVL251:
 2654              	.L246:
 523:../mculib3/src/periph/tim_f0_f4.h ****    else return false;
 2655              		.loc 19 523 0 is_stmt 1
 2656 0022 0020     		movs	r0, #0
 2657              	.LVL252:
 522:../mculib3/src/periph/tim_f0_f4.h ****    else return false;
 2658              		.loc 19 522 0
 2659 0024 0429     		cmp	r1, #4
 2660 0026 F1D1     		bne	.L244
 522:../mculib3/src/periph/tim_f0_f4.h ****    else return false;
 2661              		.loc 19 522 0 is_stmt 0 discriminator 1
 2662 0028 186A     		ldr	r0, [r3, #32]
 2663 002a C004     		lsls	r0, r0, #19
 2664 002c EDE7     		b	.L248
 2665              		.cfi_endproc
 2666              	.LFE3768:
 2668              		.section	.text._ZN3mcu3TIM11set_compareENS0_7ChannelEm,"ax",%progbits
 2669              		.align	1
 2670              		.global	_ZN3mcu3TIM11set_compareENS0_7ChannelEm
 2671              		.syntax unified
 2672              		.code	16
 2673              		.thumb_func
 2674              		.fpu softvfp
 2676              	_ZN3mcu3TIM11set_compareENS0_7ChannelEm:
 2677              	.LFB3769:
 525:../mculib3/src/periph/tim_f0_f4.h **** 
 526:../mculib3/src/periph/tim_f0_f4.h **** TIM& TIM::set_compare (Channel c, uint32_t v)
 527:../mculib3/src/periph/tim_f0_f4.h **** {
 2678              		.loc 19 527 0 is_stmt 1
 2679              		.cfi_startproc
 2680              		@ args = 0, pretend = 0, frame = 0
 2681              		@ frame_needed = 0, uses_anonymous_args = 0
 2682              		@ link register save eliminated.
 2683              	.LVL253:
 528:../mculib3/src/periph/tim_f0_f4.h ****    if      (c == Channel::_1) CCR1 = v;
 2684              		.loc 19 528 0
 2685 0000 0129     		cmp	r1, #1
 2686 0002 01D1     		bne	.L250
 2687              		.loc 19 528 0 is_stmt 0 discriminator 1
 2688 0004 4263     		str	r2, [r0, #52]
 2689              	.L251:
 529:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCR2 = v;
 530:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_3) CCR3 = v;
 531:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCR4 = v;
 532:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
ARM GAS  /tmp/ccn6MZob.s 			page 116


 533:../mculib3/src/periph/tim_f0_f4.h **** }
 2690              		.loc 19 533 0 is_stmt 1
 2691              		@ sp needed
 2692 0006 7047     		bx	lr
 2693              	.L250:
 529:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCR2 = v;
 2694              		.loc 19 529 0
 2695 0008 0229     		cmp	r1, #2
 2696 000a 01D1     		bne	.L252
 529:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_2) CCR2 = v;
 2697              		.loc 19 529 0 is_stmt 0 discriminator 1
 2698 000c 8263     		str	r2, [r0, #56]
 2699 000e FAE7     		b	.L251
 2700              	.L252:
 530:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCR4 = v;
 2701              		.loc 19 530 0 is_stmt 1
 2702 0010 0329     		cmp	r1, #3
 2703 0012 01D1     		bne	.L253
 530:../mculib3/src/periph/tim_f0_f4.h ****    else if (c == Channel::_4) CCR4 = v;
 2704              		.loc 19 530 0 is_stmt 0 discriminator 1
 2705 0014 C263     		str	r2, [r0, #60]
 2706 0016 F6E7     		b	.L251
 2707              	.L253:
 531:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2708              		.loc 19 531 0 is_stmt 1
 2709 0018 0429     		cmp	r1, #4
 2710 001a F4D1     		bne	.L251
 531:../mculib3/src/periph/tim_f0_f4.h ****    return *this;
 2711              		.loc 19 531 0 is_stmt 0 discriminator 1
 2712 001c 0264     		str	r2, [r0, #64]
 2713 001e F2E7     		b	.L251
 2714              		.cfi_endproc
 2715              	.LFE3769:
 2717              		.section	.text._ZN3mcu4EXTI11set_triggerENS0_4EdgeEib,"ax",%progbits
 2718              		.align	1
 2719              		.global	_ZN3mcu4EXTI11set_triggerENS0_4EdgeEib
 2720              		.syntax unified
 2721              		.code	16
 2722              		.thumb_func
 2723              		.fpu softvfp
 2725              	_ZN3mcu4EXTI11set_triggerENS0_4EdgeEib:
 2726              	.LFB3937:
 2727              		.file 20 "../mculib3/src/periph/exti_f0.h"
   1:../mculib3/src/periph/exti_f0.h **** #pragma once
   2:../mculib3/src/periph/exti_f0.h **** 
   3:../mculib3/src/periph/exti_f0.h **** #include "bits_exti_f0.h"
   4:../mculib3/src/periph/exti_f0.h **** #include <bitset>
   5:../mculib3/src/periph/exti_f0.h **** 
   6:../mculib3/src/periph/exti_f0.h **** namespace mcu {
   7:../mculib3/src/periph/exti_f0.h **** 
   8:../mculib3/src/periph/exti_f0.h **** class EXTI
   9:../mculib3/src/periph/exti_f0.h **** {
  10:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R1    IMR;     // Interrupt mask register            offset: 0x00
  11:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R1    EMR;     // Event mask register                offset: 0x04
  12:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R2    RTSR;    // Rising trigger selection register  offset: 0x08
  13:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R2    FTSR;    // Falling trigger selection register offset: 0x0C
  14:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R2    SWIER;   // Software interrupt event register  offset: 0x10
ARM GAS  /tmp/ccn6MZob.s 			page 117


  15:../mculib3/src/periph/exti_f0.h ****     volatile EXTI_bits::R2    PR;      // Pending register                   offset: 0x14
  16:../mculib3/src/periph/exti_f0.h **** public:
  17:../mculib3/src/periph/exti_f0.h ****    using CMSIS_type  = EXTI_TypeDef;
  18:../mculib3/src/periph/exti_f0.h ****    enum Edge {rising, falling, both};
  19:../mculib3/src/periph/exti_f0.h **** 
  20:../mculib3/src/periph/exti_f0.h ****    EXTI& set_trigger    (Edge, int n, bool v = true);
  21:../mculib3/src/periph/exti_f0.h ****    EXTI& toggle_trigger (Edge, int n);
  22:../mculib3/src/periph/exti_f0.h ****    EXTI& enable_interrupt (int n) { registr(IMR) |= 1 << n; return *this; }
  23:../mculib3/src/periph/exti_f0.h ****    bool is_interrupt      (int n) { return registr(PR) & 1 << n; } 
  24:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
  25:../mculib3/src/periph/exti_f0.h ****    EXTI& clear_interrupt_flags();
  26:../mculib3/src/periph/exti_f0.h **** 
  27:../mculib3/src/periph/exti_f0.h ****    EXTI& clear_interrupt_flags(int first);
  28:../mculib3/src/periph/exti_f0.h **** 
  29:../mculib3/src/periph/exti_f0.h **** };
  30:../mculib3/src/periph/exti_f0.h **** 
  31:../mculib3/src/periph/exti_f0.h **** #if not defined(USE_MOCK_EXTI)
  32:../mculib3/src/periph/exti_f0.h **** SFINAE(EXTI,EXTI) make_reference() {return *reinterpret_cast<EXTI*>(EXTI_BASE);}
  33:../mculib3/src/periph/exti_f0.h **** #endif
  34:../mculib3/src/periph/exti_f0.h **** 
  35:../mculib3/src/periph/exti_f0.h **** EXTI& EXTI::set_trigger(Edge edge, int n, bool v)
  36:../mculib3/src/periph/exti_f0.h **** {
 2728              		.loc 20 36 0 is_stmt 1
 2729              		.cfi_startproc
 2730              		@ args = 0, pretend = 0, frame = 0
 2731              		@ frame_needed = 0, uses_anonymous_args = 0
 2732              	.LVL254:
 2733 0000 30B5     		push	{r4, r5, lr}
 2734              	.LCFI13:
 2735              		.cfi_def_cfa_offset 12
 2736              		.cfi_offset 4, -12
 2737              		.cfi_offset 5, -8
 2738              		.cfi_offset 14, -4
  37:../mculib3/src/periph/exti_f0.h ****     auto mask = 1 << n;
 2739              		.loc 20 37 0
 2740 0002 0124     		movs	r4, #1
 2741 0004 9440     		lsls	r4, r4, r2
  38:../mculib3/src/periph/exti_f0.h ****     if (edge == rising or edge == both) {
 2742              		.loc 20 38 0
 2743 0006 0D00     		movs	r5, r1
  37:../mculib3/src/periph/exti_f0.h ****     auto mask = 1 << n;
 2744              		.loc 20 37 0
 2745 0008 2200     		movs	r2, r4
 2746              	.LVL255:
 2747              		.loc 20 38 0
 2748 000a 0224     		movs	r4, #2
 2749 000c A543     		bics	r5, r4
 2750 000e 04D1     		bne	.L255
  39:../mculib3/src/periph/exti_f0.h ****         if (v)
  40:../mculib3/src/periph/exti_f0.h ****             registr(RTSR) |= mask;
 2751              		.loc 20 40 0
 2752 0010 8468     		ldr	r4, [r0, #8]
  39:../mculib3/src/periph/exti_f0.h ****         if (v)
 2753              		.loc 20 39 0
 2754 0012 002B     		cmp	r3, #0
 2755 0014 0AD0     		beq	.L256
 2756              		.loc 20 40 0
ARM GAS  /tmp/ccn6MZob.s 			page 118


 2757 0016 1443     		orrs	r4, r2
 2758              	.L259:
  41:../mculib3/src/periph/exti_f0.h ****         else
  42:../mculib3/src/periph/exti_f0.h ****             registr(RTSR) &= ~mask;
 2759              		.loc 20 42 0
 2760 0018 8460     		str	r4, [r0, #8]
 2761              	.L255:
  43:../mculib3/src/periph/exti_f0.h ****     }
  44:../mculib3/src/periph/exti_f0.h **** 
  45:../mculib3/src/periph/exti_f0.h ****     if (edge == falling or edge == both) {
 2762              		.loc 20 45 0
 2763 001a 0139     		subs	r1, r1, #1
 2764              	.LVL256:
 2765 001c 0129     		cmp	r1, #1
 2766 001e 04D8     		bhi	.L257
  46:../mculib3/src/periph/exti_f0.h ****         if (v)
 2767              		.loc 20 46 0
 2768 0020 002B     		cmp	r3, #0
 2769 0022 05D0     		beq	.L258
  47:../mculib3/src/periph/exti_f0.h ****             registr(FTSR) |= mask;
 2770              		.loc 20 47 0
 2771 0024 C368     		ldr	r3, [r0, #12]
 2772              	.LVL257:
 2773 0026 1A43     		orrs	r2, r3
 2774              	.LVL258:
 2775 0028 C260     		str	r2, [r0, #12]
 2776              	.L257:
  48:../mculib3/src/periph/exti_f0.h ****         else
  49:../mculib3/src/periph/exti_f0.h ****             registr(FTSR) &= ~mask;
  50:../mculib3/src/periph/exti_f0.h ****     }
  51:../mculib3/src/periph/exti_f0.h ****     
  52:../mculib3/src/periph/exti_f0.h ****     return *this;
  53:../mculib3/src/periph/exti_f0.h **** }
 2777              		.loc 20 53 0
 2778              		@ sp needed
 2779 002a 30BD     		pop	{r4, r5, pc}
 2780              	.LVL259:
 2781              	.L256:
  42:../mculib3/src/periph/exti_f0.h ****     }
 2782              		.loc 20 42 0
 2783 002c 9443     		bics	r4, r2
 2784 002e F3E7     		b	.L259
 2785              	.LVL260:
 2786              	.L258:
  49:../mculib3/src/periph/exti_f0.h ****     }
 2787              		.loc 20 49 0
 2788 0030 C368     		ldr	r3, [r0, #12]
 2789              	.LVL261:
 2790 0032 9343     		bics	r3, r2
 2791 0034 C360     		str	r3, [r0, #12]
 2792 0036 F8E7     		b	.L257
 2793              		.cfi_endproc
 2794              	.LFE3937:
 2796              		.section	.text._ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi,"ax",%progbits
 2797              		.align	1
 2798              		.global	_ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi
 2799              		.syntax unified
ARM GAS  /tmp/ccn6MZob.s 			page 119


 2800              		.code	16
 2801              		.thumb_func
 2802              		.fpu softvfp
 2804              	_ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi:
 2805              	.LFB3938:
  54:../mculib3/src/periph/exti_f0.h **** 
  55:../mculib3/src/periph/exti_f0.h **** 
  56:../mculib3/src/periph/exti_f0.h **** EXTI& EXTI::toggle_trigger(Edge edge, int n)
  57:../mculib3/src/periph/exti_f0.h **** {
 2806              		.loc 20 57 0
 2807              		.cfi_startproc
 2808              		@ args = 0, pretend = 0, frame = 0
 2809              		@ frame_needed = 0, uses_anonymous_args = 0
 2810              	.LVL262:
  58:../mculib3/src/periph/exti_f0.h ****     auto mask = 1 << n;
 2811              		.loc 20 58 0
 2812 0000 0123     		movs	r3, #1
  57:../mculib3/src/periph/exti_f0.h ****     auto mask = 1 << n;
 2813              		.loc 20 57 0
 2814 0002 10B5     		push	{r4, lr}
 2815              	.LCFI14:
 2816              		.cfi_def_cfa_offset 8
 2817              		.cfi_offset 4, -8
 2818              		.cfi_offset 14, -4
 2819              		.loc 20 58 0
 2820 0004 9340     		lsls	r3, r3, r2
 2821              	.LVL263:
  59:../mculib3/src/periph/exti_f0.h ****     if (edge == rising or edge == both)
 2822              		.loc 20 59 0
 2823 0006 0C00     		movs	r4, r1
 2824 0008 0222     		movs	r2, #2
 2825              	.LVL264:
 2826 000a 9443     		bics	r4, r2
 2827 000c 02D1     		bne	.L261
  60:../mculib3/src/periph/exti_f0.h ****         registr(RTSR) ^= mask;
 2828              		.loc 20 60 0
 2829 000e 8268     		ldr	r2, [r0, #8]
 2830 0010 5A40     		eors	r2, r3
 2831 0012 8260     		str	r2, [r0, #8]
 2832              	.L261:
  61:../mculib3/src/periph/exti_f0.h **** 
  62:../mculib3/src/periph/exti_f0.h ****     if (edge == falling or edge == both)
 2833              		.loc 20 62 0
 2834 0014 0139     		subs	r1, r1, #1
 2835              	.LVL265:
 2836 0016 0129     		cmp	r1, #1
 2837 0018 02D8     		bhi	.L262
  63:../mculib3/src/periph/exti_f0.h ****         registr(FTSR) ^= mask;
 2838              		.loc 20 63 0
 2839 001a C268     		ldr	r2, [r0, #12]
 2840 001c 5340     		eors	r3, r2
 2841              	.LVL266:
 2842 001e C360     		str	r3, [r0, #12]
 2843              	.L262:
  64:../mculib3/src/periph/exti_f0.h ****     
  65:../mculib3/src/periph/exti_f0.h ****     return *this;
  66:../mculib3/src/periph/exti_f0.h **** }
ARM GAS  /tmp/ccn6MZob.s 			page 120


 2844              		.loc 20 66 0
 2845              		@ sp needed
 2846 0020 10BD     		pop	{r4, pc}
 2847              		.cfi_endproc
 2848              	.LFE3938:
 2850              		.section	.text._ZN3mcu4EXTI21clear_interrupt_flagsEi,"ax",%progbits
 2851              		.align	1
 2852              		.global	_ZN3mcu4EXTI21clear_interrupt_flagsEi
 2853              		.syntax unified
 2854              		.code	16
 2855              		.thumb_func
 2856              		.fpu softvfp
 2858              	_ZN3mcu4EXTI21clear_interrupt_flagsEi:
 2859              	.LFB3940:
  67:../mculib3/src/periph/exti_f0.h **** 
  68:../mculib3/src/periph/exti_f0.h **** template<int first, int last = 0>
  69:../mculib3/src/periph/exti_f0.h **** EXTI& EXTI::clear_interrupt_flags()
  70:../mculib3/src/periph/exti_f0.h **** {
  71:../mculib3/src/periph/exti_f0.h ****     static_assert (
  72:../mculib3/src/periph/exti_f0.h ****         first >= 0 and first <= 16 and last >=0 and last <= 16,
  73:../mculib3/src/periph/exti_f0.h ****         "first and last ust be from 0 to 16"
  74:../mculib3/src/periph/exti_f0.h ****     );
  75:../mculib3/src/periph/exti_f0.h **** 
  76:../mculib3/src/periph/exti_f0.h ****     std::bitset<32> mask;
  77:../mculib3/src/periph/exti_f0.h ****     mask[first] = true;
  78:../mculib3/src/periph/exti_f0.h ****     if (last > first)
  79:../mculib3/src/periph/exti_f0.h ****         for (auto i = first + 1; i <= last; i++)
  80:../mculib3/src/periph/exti_f0.h ****             mask[i] = true;
  81:../mculib3/src/periph/exti_f0.h ****  
  82:../mculib3/src/periph/exti_f0.h ****     registr(PR) = mask.to_ulong();
  83:../mculib3/src/periph/exti_f0.h **** 
  84:../mculib3/src/periph/exti_f0.h ****     // if      (first == 0) PR._0 = true;
  85:../mculib3/src/periph/exti_f0.h ****     // else if (first == 1) PR._1 = true;
  86:../mculib3/src/periph/exti_f0.h ****     // else if (first == 2) PR._2 = true;
  87:../mculib3/src/periph/exti_f0.h ****     // else if (first == 3) PR._3 = true;
  88:../mculib3/src/periph/exti_f0.h ****     // else if (first == 4) PR._4 = true;
  89:../mculib3/src/periph/exti_f0.h ****     // else if (first == 5) PR._5 = true;
  90:../mculib3/src/periph/exti_f0.h ****     // else if (first == 6) PR._6 = false;
  91:../mculib3/src/periph/exti_f0.h ****     // else if (first == 7) PR._7 = true;
  92:../mculib3/src/periph/exti_f0.h **** 
  93:../mculib3/src/periph/exti_f0.h ****     return *this;
  94:../mculib3/src/periph/exti_f0.h **** }
  95:../mculib3/src/periph/exti_f0.h **** 
  96:../mculib3/src/periph/exti_f0.h **** 
  97:../mculib3/src/periph/exti_f0.h **** EXTI& EXTI::clear_interrupt_flags(int first)
  98:../mculib3/src/periph/exti_f0.h **** {
 2860              		.loc 20 98 0
 2861              		.cfi_startproc
 2862              		@ args = 0, pretend = 0, frame = 0
 2863              		@ frame_needed = 0, uses_anonymous_args = 0
 2864              		@ link register save eliminated.
 2865              	.LVL267:
  99:../mculib3/src/periph/exti_f0.h ****     
 100:../mculib3/src/periph/exti_f0.h ****     if      (first == 0) registr(PR) = EXTI_PR_PR0_Msk;
 2866              		.loc 20 100 0
 2867 0000 0123     		movs	r3, #1
 2868 0002 0029     		cmp	r1, #0
ARM GAS  /tmp/ccn6MZob.s 			page 121


 2869 0004 14D0     		beq	.L272
 101:../mculib3/src/periph/exti_f0.h ****     else if (first == 1) registr(PR) = EXTI_PR_PR1_Msk;
 2870              		.loc 20 101 0
 2871 0006 0223     		movs	r3, #2
 2872 0008 0129     		cmp	r1, #1
 2873 000a 11D0     		beq	.L272
 102:../mculib3/src/periph/exti_f0.h ****     else if (first == 2) registr(PR) = EXTI_PR_PR2_Msk;
 2874              		.loc 20 102 0
 2875 000c 0423     		movs	r3, #4
 2876 000e 0229     		cmp	r1, #2
 2877 0010 0ED0     		beq	.L272
 103:../mculib3/src/periph/exti_f0.h ****     else if (first == 3) registr(PR) = EXTI_PR_PR3_Msk;
 2878              		.loc 20 103 0
 2879 0012 0823     		movs	r3, #8
 2880 0014 0329     		cmp	r1, #3
 2881 0016 0BD0     		beq	.L272
 104:../mculib3/src/periph/exti_f0.h ****     else if (first == 4) registr(PR) = EXTI_PR_PR4_Msk;
 2882              		.loc 20 104 0
 2883 0018 1023     		movs	r3, #16
 2884 001a 0429     		cmp	r1, #4
 2885 001c 08D0     		beq	.L272
 105:../mculib3/src/periph/exti_f0.h ****     else if (first == 5) registr(PR) = EXTI_PR_PR5_Msk;
 2886              		.loc 20 105 0
 2887 001e 2023     		movs	r3, #32
 2888 0020 0529     		cmp	r1, #5
 2889 0022 05D0     		beq	.L272
 106:../mculib3/src/periph/exti_f0.h ****     else if (first == 6) registr(PR) = EXTI_PR_PR6_Msk;
 2890              		.loc 20 106 0
 2891 0024 4023     		movs	r3, #64
 2892 0026 0629     		cmp	r1, #6
 2893 0028 02D0     		beq	.L272
 107:../mculib3/src/periph/exti_f0.h ****     else if (first == 7) registr(PR) = EXTI_PR_PR7_Msk;
 2894              		.loc 20 107 0
 2895 002a 0729     		cmp	r1, #7
 2896 002c 01D1     		bne	.L265
 2897              		.loc 20 107 0 is_stmt 0 discriminator 1
 2898 002e 8023     		movs	r3, #128
 2899              	.L272:
 2900 0030 4361     		str	r3, [r0, #20]
 2901              	.L265:
 108:../mculib3/src/periph/exti_f0.h **** 
 109:../mculib3/src/periph/exti_f0.h ****     return *this;
 110:../mculib3/src/periph/exti_f0.h **** }
 2902              		.loc 20 110 0 is_stmt 1
 2903              		@ sp needed
 2904 0032 7047     		bx	lr
 2905              		.cfi_endproc
 2906              	.LFE3940:
 2908              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 2909              		.align	1
 2910              		.global	DMA1_Channel1_IRQHandler
 2911              		.syntax unified
 2912              		.code	16
 2913              		.thumb_func
 2914              		.fpu softvfp
 2916              	DMA1_Channel1_IRQHandler:
 2917              	.LFB3941:
ARM GAS  /tmp/ccn6MZob.s 			page 122


 2918              		.file 21 "../mculib3/src/interrupts.h"
   1:../mculib3/src/interrupts.h **** #pragma once
   2:../mculib3/src/interrupts.h **** #include "interrupt.h"
   3:../mculib3/src/interrupts.h **** #include "periph_usart.h"
   4:../mculib3/src/interrupts.h **** #include "periph_dma.h"
   5:../mculib3/src/interrupts.h **** #include "periph_spi.h"
   6:../mculib3/src/interrupts.h **** #include "periph_tim.h"
   7:../mculib3/src/interrupts.h **** #include "periph_exti.h"
   8:../mculib3/src/interrupts.h **** 
   9:../mculib3/src/interrupts.h **** 
  10:../mculib3/src/interrupts.h **** #if defined(STM32F051x8)
  11:../mculib3/src/interrupts.h **** extern "C" void PVD_IRQHandler(){ if (REF(EXTI).is_interrupt(16)) {interrupt_pvd.interrupt();} REF(
  12:../mculib3/src/interrupts.h **** #endif
  13:../mculib3/src/interrupts.h **** 
  14:../mculib3/src/interrupts.h **** #if defined (STM32F0)
  15:../mculib3/src/interrupts.h ****     
  16:../mculib3/src/interrupts.h ****     extern "C" void DMA1_Channel1_IRQHandler() { interrupt_DMA1_channel1.interrupt(); mcu::make_ref
 2919              		.loc 21 16 0
 2920              		.cfi_startproc
 2921              		@ args = 0, pretend = 0, frame = 0
 2922              		@ frame_needed = 0, uses_anonymous_args = 0
 2923 0000 044B     		ldr	r3, .L274
 2924 0002 10B5     		push	{r4, lr}
 2925              	.LCFI15:
 2926              		.cfi_def_cfa_offset 8
 2927              		.cfi_offset 4, -8
 2928              		.cfi_offset 14, -4
 2929              		.loc 21 16 0
 2930 0004 1868     		ldr	r0, [r3]
 2931 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 2932              	.LVL268:
 2933              	.LBB3076:
 2934              	.LBB3077:
  43:../mculib3/src/periph/dma_f0.h **** }
 2935              		.loc 16 43 0
 2936 000a 0122     		movs	r2, #1
 2937 000c 024B     		ldr	r3, .L274+4
 2938              	.LBE3077:
 2939              	.LBE3076:
 2940              		.loc 21 16 0
 2941              		@ sp needed
 2942              	.LBB3079:
 2943              	.LBB3078:
  43:../mculib3/src/periph/dma_f0.h **** }
 2944              		.loc 16 43 0
 2945 000e 5A60     		str	r2, [r3, #4]
 2946              	.LVL269:
 2947              	.LBE3078:
 2948              	.LBE3079:
 2949              		.loc 21 16 0
 2950 0010 10BD     		pop	{r4, pc}
 2951              	.L275:
 2952 0012 C046     		.align	2
 2953              	.L274:
 2954 0014 00000000 		.word	.LANCHOR3
 2955 0018 00000240 		.word	1073872896
 2956              		.cfi_endproc
ARM GAS  /tmp/ccn6MZob.s 			page 123


 2957              	.LFE3941:
 2959              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 2960              		.align	1
 2961              		.global	DMA1_Channel2_3_IRQHandler
 2962              		.syntax unified
 2963              		.code	16
 2964              		.thumb_func
 2965              		.fpu softvfp
 2967              	DMA1_Channel2_3_IRQHandler:
 2968              	.LFB3942:
  17:../mculib3/src/interrupts.h ****     extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 2969              		.loc 21 17 0
 2970              		.cfi_startproc
 2971              		@ args = 0, pretend = 0, frame = 0
 2972              		@ frame_needed = 0, uses_anonymous_args = 0
  18:../mculib3/src/interrupts.h ****         interrupt_DMA1_channel2.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interru
 2973              		.loc 21 18 0
 2974 0000 074B     		ldr	r3, .L277
  17:../mculib3/src/interrupts.h ****     extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 2975              		.loc 21 17 0
 2976 0002 10B5     		push	{r4, lr}
 2977              	.LCFI16:
 2978              		.cfi_def_cfa_offset 8
 2979              		.cfi_offset 4, -8
 2980              		.cfi_offset 14, -4
 2981              		.loc 21 18 0
 2982 0004 1868     		ldr	r0, [r3]
 2983 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 2984              	.LVL270:
 2985              	.LBB3080:
 2986              	.LBB3081:
  43:../mculib3/src/periph/dma_f0.h **** }
 2987              		.loc 16 43 0
 2988 000a 1023     		movs	r3, #16
 2989 000c 054C     		ldr	r4, .L277+4
 2990              	.LBE3081:
 2991              	.LBE3080:
  19:../mculib3/src/interrupts.h ****         interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interru
  20:../mculib3/src/interrupts.h ****     }
 2992              		.loc 21 20 0
 2993              		@ sp needed
 2994              	.LBB3083:
 2995              	.LBB3082:
  43:../mculib3/src/periph/dma_f0.h **** }
 2996              		.loc 16 43 0
 2997 000e 6360     		str	r3, [r4, #4]
 2998              	.LVL271:
 2999              	.LBE3082:
 3000              	.LBE3083:
  19:../mculib3/src/interrupts.h ****         interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interru
 3001              		.loc 21 19 0
 3002 0010 054B     		ldr	r3, .L277+8
 3003 0012 1868     		ldr	r0, [r3]
 3004 0014 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3005              	.LVL272:
 3006              	.LBB3084:
 3007              	.LBB3085:
ARM GAS  /tmp/ccn6MZob.s 			page 124


  43:../mculib3/src/periph/dma_f0.h **** }
 3008              		.loc 16 43 0
 3009 0018 8023     		movs	r3, #128
 3010 001a 5B00     		lsls	r3, r3, #1
 3011 001c 6360     		str	r3, [r4, #4]
 3012              	.LVL273:
 3013              	.LBE3085:
 3014              	.LBE3084:
 3015              		.loc 21 20 0
 3016 001e 10BD     		pop	{r4, pc}
 3017              	.L278:
 3018              		.align	2
 3019              	.L277:
 3020 0020 00000000 		.word	.LANCHOR4
 3021 0024 00000240 		.word	1073872896
 3022 0028 00000000 		.word	.LANCHOR5
 3023              		.cfi_endproc
 3024              	.LFE3942:
 3026              		.section	.text.DMA1_Channel4_5_IRQHandler,"ax",%progbits
 3027              		.align	1
 3028              		.global	DMA1_Channel4_5_IRQHandler
 3029              		.syntax unified
 3030              		.code	16
 3031              		.thumb_func
 3032              		.fpu softvfp
 3034              	DMA1_Channel4_5_IRQHandler:
 3035              	.LFB3943:
  21:../mculib3/src/interrupts.h ****     extern "C" void DMA1_Channel4_5_IRQHandler()     { while(1) {} }
 3036              		.loc 21 21 0
 3037              		.cfi_startproc
 3038              		@ Volatile: function does not return.
 3039              		@ args = 0, pretend = 0, frame = 0
 3040              		@ frame_needed = 0, uses_anonymous_args = 0
 3041              		@ link register save eliminated.
 3042              	.L280:
 3043 0000 FEE7     		b	.L280
 3044              		.cfi_endproc
 3045              	.LFE3943:
 3047              		.section	.text.TIM1_BRK_UP_TRG_COM_IRQHandler,"ax",%progbits
 3048              		.align	1
 3049              		.global	TIM1_BRK_UP_TRG_COM_IRQHandler
 3050              		.syntax unified
 3051              		.code	16
 3052              		.thumb_func
 3053              		.fpu softvfp
 3055              	TIM1_BRK_UP_TRG_COM_IRQHandler:
 3056              	.LFB3944:
  22:../mculib3/src/interrupts.h **** 
  23:../mculib3/src/interrupts.h ****     extern "C" void TIM1_BRK_UP_TRG_COM_IRQHandler() { interrupt_tim1.interrupt(); REF(TIM1).clear_
 3057              		.loc 21 23 0
 3058              		.cfi_startproc
 3059              		@ args = 0, pretend = 0, frame = 0
 3060              		@ frame_needed = 0, uses_anonymous_args = 0
 3061              		.loc 21 23 0
 3062 0000 054B     		ldr	r3, .L282
 3063 0002 10B5     		push	{r4, lr}
 3064              	.LCFI17:
ARM GAS  /tmp/ccn6MZob.s 			page 125


 3065              		.cfi_def_cfa_offset 8
 3066              		.cfi_offset 4, -8
 3067              		.cfi_offset 14, -4
 3068              		.loc 21 23 0
 3069 0004 1868     		ldr	r0, [r3]
 3070 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3071              	.LVL274:
 3072              	.LBB3086:
 3073              	.LBB3087:
  99:../mculib3/src/periph/tim_f0_f4.h ****    bool update_interrupt() {return SR.UIF;}
 3074              		.loc 19 99 0
 3075 000a 0121     		movs	r1, #1
 3076 000c 034A     		ldr	r2, .L282+4
 3077              	.LBE3087:
 3078              	.LBE3086:
 3079              		.loc 21 23 0
 3080              		@ sp needed
 3081              	.LBB3089:
 3082              	.LBB3088:
  99:../mculib3/src/periph/tim_f0_f4.h ****    bool update_interrupt() {return SR.UIF;}
 3083              		.loc 19 99 0
 3084 000e 138A     		ldrh	r3, [r2, #16]
 3085 0010 8B43     		bics	r3, r1
 3086 0012 1382     		strh	r3, [r2, #16]
 3087              	.LBE3088:
 3088              	.LBE3089:
 3089              		.loc 21 23 0
 3090 0014 10BD     		pop	{r4, pc}
 3091              	.L283:
 3092 0016 C046     		.align	2
 3093              	.L282:
 3094 0018 00000000 		.word	.LANCHOR6
 3095 001c 002C0140 		.word	1073818624
 3096              		.cfi_endproc
 3097              	.LFE3944:
 3099              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 3100              		.align	1
 3101              		.global	TIM1_CC_IRQHandler
 3102              		.syntax unified
 3103              		.code	16
 3104              		.thumb_func
 3105              		.fpu softvfp
 3107              	TIM1_CC_IRQHandler:
 3108              	.LFB5062:
 3109              		.cfi_startproc
 3110              		@ args = 0, pretend = 0, frame = 0
 3111              		@ frame_needed = 0, uses_anonymous_args = 0
 3112 0000 10B5     		push	{r4, lr}
 3113              	.LCFI18:
 3114              		.cfi_def_cfa_offset 8
 3115              		.cfi_offset 4, -8
 3116              		.cfi_offset 14, -4
 3117 0002 FFF7FEFF 		bl	TIM1_BRK_UP_TRG_COM_IRQHandler
 3118              		@ sp needed
 3119 0006 10BD     		pop	{r4, pc}
 3120              		.cfi_endproc
 3121              	.LFE5062:
ARM GAS  /tmp/ccn6MZob.s 			page 126


 3123              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 3124              		.align	1
 3125              		.global	TIM3_IRQHandler
 3126              		.syntax unified
 3127              		.code	16
 3128              		.thumb_func
 3129              		.fpu softvfp
 3131              	TIM3_IRQHandler:
 3132              	.LFB3946:
  24:../mculib3/src/interrupts.h ****     extern "C" void TIM1_CC_IRQHandler            () { interrupt_tim1.interrupt(); REF(TIM1).clear_
  25:../mculib3/src/interrupts.h ****     extern "C" void TIM3_IRQHandler               () { interrupt_tim3.interrupt(); REF(TIM3).clear_
 3133              		.loc 21 25 0
 3134              		.cfi_startproc
 3135              		@ args = 0, pretend = 0, frame = 0
 3136              		@ frame_needed = 0, uses_anonymous_args = 0
 3137              		.loc 21 25 0
 3138 0000 054B     		ldr	r3, .L286
 3139 0002 10B5     		push	{r4, lr}
 3140              	.LCFI19:
 3141              		.cfi_def_cfa_offset 8
 3142              		.cfi_offset 4, -8
 3143              		.cfi_offset 14, -4
 3144              		.loc 21 25 0
 3145 0004 1868     		ldr	r0, [r3]
 3146 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3147              	.LVL275:
 3148              	.LBB3090:
 3149              	.LBB3091:
  99:../mculib3/src/periph/tim_f0_f4.h ****    bool update_interrupt() {return SR.UIF;}
 3150              		.loc 19 99 0
 3151 000a 0121     		movs	r1, #1
 3152 000c 034A     		ldr	r2, .L286+4
 3153              	.LBE3091:
 3154              	.LBE3090:
 3155              		.loc 21 25 0
 3156              		@ sp needed
 3157              	.LBB3093:
 3158              	.LBB3092:
  99:../mculib3/src/periph/tim_f0_f4.h ****    bool update_interrupt() {return SR.UIF;}
 3159              		.loc 19 99 0
 3160 000e 138A     		ldrh	r3, [r2, #16]
 3161 0010 8B43     		bics	r3, r1
 3162 0012 1382     		strh	r3, [r2, #16]
 3163              	.LBE3092:
 3164              	.LBE3093:
 3165              		.loc 21 25 0
 3166 0014 10BD     		pop	{r4, pc}
 3167              	.L287:
 3168 0016 C046     		.align	2
 3169              	.L286:
 3170 0018 00000000 		.word	.LANCHOR7
 3171 001c 00040040 		.word	1073742848
 3172              		.cfi_endproc
 3173              	.LFE3946:
 3175              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 3176              		.align	1
 3177              		.global	TIM14_IRQHandler
ARM GAS  /tmp/ccn6MZob.s 			page 127


 3178              		.syntax unified
 3179              		.code	16
 3180              		.thumb_func
 3181              		.fpu softvfp
 3183              	TIM14_IRQHandler:
 3184              	.LFB3947:
  26:../mculib3/src/interrupts.h ****     extern "C" void TIM14_IRQHandler              () { while(1) {} }
 3185              		.loc 21 26 0
 3186              		.cfi_startproc
 3187              		@ Volatile: function does not return.
 3188              		@ args = 0, pretend = 0, frame = 0
 3189              		@ frame_needed = 0, uses_anonymous_args = 0
 3190              		@ link register save eliminated.
 3191              	.L289:
 3192 0000 FEE7     		b	.L289
 3193              		.cfi_endproc
 3194              	.LFE3947:
 3196              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 3197              		.align	1
 3198              		.global	TIM16_IRQHandler
 3199              		.syntax unified
 3200              		.code	16
 3201              		.thumb_func
 3202              		.fpu softvfp
 3204              	TIM16_IRQHandler:
 3205              	.LFB3948:
  27:../mculib3/src/interrupts.h ****     extern "C" void TIM16_IRQHandler              () { while(1) {} }
 3206              		.loc 21 27 0
 3207              		.cfi_startproc
 3208              		@ Volatile: function does not return.
 3209              		@ args = 0, pretend = 0, frame = 0
 3210              		@ frame_needed = 0, uses_anonymous_args = 0
 3211              		@ link register save eliminated.
 3212              	.L291:
 3213 0000 FEE7     		b	.L291
 3214              		.cfi_endproc
 3215              	.LFE3948:
 3217              		.section	.text.TIM17_IRQHandler,"ax",%progbits
 3218              		.align	1
 3219              		.global	TIM17_IRQHandler
 3220              		.syntax unified
 3221              		.code	16
 3222              		.thumb_func
 3223              		.fpu softvfp
 3225              	TIM17_IRQHandler:
 3226              	.LFB3949:
  28:../mculib3/src/interrupts.h ****     extern "C" void TIM17_IRQHandler              () { while(1) {} }
 3227              		.loc 21 28 0
 3228              		.cfi_startproc
 3229              		@ Volatile: function does not return.
 3230              		@ args = 0, pretend = 0, frame = 0
 3231              		@ frame_needed = 0, uses_anonymous_args = 0
 3232              		@ link register save eliminated.
 3233              	.L293:
 3234 0000 FEE7     		b	.L293
 3235              		.cfi_endproc
 3236              	.LFE3949:
ARM GAS  /tmp/ccn6MZob.s 			page 128


 3238              		.section	.text.USART1_IRQHandler,"ax",%progbits
 3239              		.align	1
 3240              		.global	USART1_IRQHandler
 3241              		.syntax unified
 3242              		.code	16
 3243              		.thumb_func
 3244              		.fpu softvfp
 3246              	USART1_IRQHandler:
 3247              	.LFB3950:
  29:../mculib3/src/interrupts.h **** 
  30:../mculib3/src/interrupts.h ****     extern "C" void USART1_IRQHandler() { interrupt_usart1.interrupt(); mcu::make_reference<mcu::Pe
 3248              		.loc 21 30 0
 3249              		.cfi_startproc
 3250              		@ args = 0, pretend = 0, frame = 0
 3251              		@ frame_needed = 0, uses_anonymous_args = 0
 3252              		.loc 21 30 0
 3253 0000 044B     		ldr	r3, .L295
 3254 0002 10B5     		push	{r4, lr}
 3255              	.LCFI20:
 3256              		.cfi_def_cfa_offset 8
 3257              		.cfi_offset 4, -8
 3258              		.cfi_offset 14, -4
 3259              		.loc 21 30 0
 3260 0004 1868     		ldr	r0, [r3]
 3261 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3262              	.LVL276:
 3263              	.LBB3094:
 3264              	.LBB3095:
  72:../mculib3/src/periph/usart_f0.h ****       return *this;
 3265              		.loc 17 72 0
 3266 000a 0122     		movs	r2, #1
 3267 000c 024B     		ldr	r3, .L295+4
 3268 000e 5242     		rsbs	r2, r2, #0
 3269 0010 1A62     		str	r2, [r3, #32]
 3270              	.LBE3095:
 3271              	.LBE3094:
 3272              		.loc 21 30 0
 3273              		@ sp needed
 3274 0012 10BD     		pop	{r4, pc}
 3275              	.L296:
 3276              		.align	2
 3277              	.L295:
 3278 0014 00000000 		.word	.LANCHOR8
 3279 0018 00380140 		.word	1073821696
 3280              		.cfi_endproc
 3281              	.LFE3950:
 3283              		.section	.text.EXTI0_1_IRQHandler,"ax",%progbits
 3284              		.align	1
 3285              		.global	EXTI0_1_IRQHandler
 3286              		.syntax unified
 3287              		.code	16
 3288              		.thumb_func
 3289              		.fpu softvfp
 3291              	EXTI0_1_IRQHandler:
 3292              	.LFB3951:
  31:../mculib3/src/interrupts.h **** 
  32:../mculib3/src/interrupts.h ****     extern "C" void EXTI0_1_IRQHandler() 
ARM GAS  /tmp/ccn6MZob.s 			page 129


  33:../mculib3/src/interrupts.h ****     {
 3293              		.loc 21 33 0
 3294              		.cfi_startproc
 3295              		@ args = 0, pretend = 0, frame = 0
 3296              		@ frame_needed = 0, uses_anonymous_args = 0
 3297              	.LVL277:
 3298 0000 10B5     		push	{r4, lr}
 3299              	.LCFI21:
 3300              		.cfi_def_cfa_offset 8
 3301              		.cfi_offset 4, -8
 3302              		.cfi_offset 14, -4
 3303              	.LBB3130:
 3304              	.LBB3131:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3305              		.loc 20 23 0
 3306 0002 094C     		ldr	r4, .L306
 3307 0004 6369     		ldr	r3, [r4, #20]
 3308              	.LVL278:
 3309              	.LBE3131:
 3310              	.LBE3130:
  34:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(0)) interrupt_EXTI0.interrupt();
 3311              		.loc 21 34 0
 3312 0006 DB07     		lsls	r3, r3, #31
 3313 0008 03D5     		bpl	.L298
 3314              		.loc 21 34 0 is_stmt 0 discriminator 1
 3315 000a 084B     		ldr	r3, .L306+4
 3316 000c 1868     		ldr	r0, [r3]
 3317 000e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3318              	.LVL279:
 3319              	.L298:
 3320              	.LBB3132:
 3321              	.LBB3133:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3322              		.loc 20 23 0 is_stmt 1
 3323 0012 6369     		ldr	r3, [r4, #20]
 3324              	.LVL280:
 3325              	.LBE3133:
 3326              	.LBE3132:
  35:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(1)) interrupt_EXTI1.interrupt(); 
 3327              		.loc 21 35 0
 3328 0014 9B07     		lsls	r3, r3, #30
 3329 0016 03D5     		bpl	.L299
 3330              		.loc 21 35 0 is_stmt 0 discriminator 1
 3331 0018 054B     		ldr	r3, .L306+8
 3332 001a 1868     		ldr	r0, [r3]
 3333 001c FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3334              	.LVL281:
 3335              	.L299:
 3336              	.LBB3134:
 3337              	.LBB3135:
  82:../mculib3/src/periph/exti_f0.h **** 
 3338              		.loc 20 82 0 is_stmt 1
 3339 0020 0323     		movs	r3, #3
 3340              	.LBE3135:
 3341              	.LBE3134:
  36:../mculib3/src/interrupts.h ****         REF(EXTI).clear_interrupt_flags<0,1>();
  37:../mculib3/src/interrupts.h ****     }
ARM GAS  /tmp/ccn6MZob.s 			page 130


 3342              		.loc 21 37 0
 3343              		@ sp needed
 3344              	.LBB3137:
 3345              	.LBB3136:
  82:../mculib3/src/periph/exti_f0.h **** 
 3346              		.loc 20 82 0
 3347 0022 6361     		str	r3, [r4, #20]
 3348              	.LVL282:
 3349              	.LBE3136:
 3350              	.LBE3137:
 3351              		.loc 21 37 0
 3352 0024 10BD     		pop	{r4, pc}
 3353              	.L307:
 3354 0026 C046     		.align	2
 3355              	.L306:
 3356 0028 00040140 		.word	1073808384
 3357 002c 00000000 		.word	.LANCHOR9
 3358 0030 00000000 		.word	.LANCHOR10
 3359              		.cfi_endproc
 3360              	.LFE3951:
 3362              		.section	.text.EXTI2_3_IRQHandler,"ax",%progbits
 3363              		.align	1
 3364              		.global	EXTI2_3_IRQHandler
 3365              		.syntax unified
 3366              		.code	16
 3367              		.thumb_func
 3368              		.fpu softvfp
 3370              	EXTI2_3_IRQHandler:
 3371              	.LFB3952:
  38:../mculib3/src/interrupts.h ****     extern "C" void EXTI2_3_IRQHandler() 
  39:../mculib3/src/interrupts.h ****     {
 3372              		.loc 21 39 0
 3373              		.cfi_startproc
 3374              		@ args = 0, pretend = 0, frame = 0
 3375              		@ frame_needed = 0, uses_anonymous_args = 0
 3376              	.LVL283:
 3377 0000 10B5     		push	{r4, lr}
 3378              	.LCFI22:
 3379              		.cfi_def_cfa_offset 8
 3380              		.cfi_offset 4, -8
 3381              		.cfi_offset 14, -4
 3382              	.LBB3172:
 3383              	.LBB3173:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3384              		.loc 20 23 0
 3385 0002 094C     		ldr	r4, .L317
 3386 0004 6369     		ldr	r3, [r4, #20]
 3387              	.LVL284:
 3388              	.LBE3173:
 3389              	.LBE3172:
  40:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(2)) interrupt_EXTI2.interrupt();
 3390              		.loc 21 40 0
 3391 0006 5B07     		lsls	r3, r3, #29
 3392 0008 03D5     		bpl	.L309
 3393              		.loc 21 40 0 is_stmt 0 discriminator 1
 3394 000a 084B     		ldr	r3, .L317+4
 3395 000c 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccn6MZob.s 			page 131


 3396 000e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3397              	.LVL285:
 3398              	.L309:
 3399              	.LBB3174:
 3400              	.LBB3175:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3401              		.loc 20 23 0 is_stmt 1
 3402 0012 6369     		ldr	r3, [r4, #20]
 3403              	.LVL286:
 3404              	.LBE3175:
 3405              	.LBE3174:
  41:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(3)) interrupt_EXTI3.interrupt(); 
 3406              		.loc 21 41 0
 3407 0014 1B07     		lsls	r3, r3, #28
 3408 0016 03D5     		bpl	.L310
 3409              		.loc 21 41 0 is_stmt 0 discriminator 1
 3410 0018 054B     		ldr	r3, .L317+8
 3411 001a 1868     		ldr	r0, [r3]
 3412 001c FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3413              	.LVL287:
 3414              	.L310:
 3415              	.LBB3176:
 3416              	.LBB3177:
  82:../mculib3/src/periph/exti_f0.h **** 
 3417              		.loc 20 82 0 is_stmt 1
 3418 0020 0C23     		movs	r3, #12
 3419              	.LBE3177:
 3420              	.LBE3176:
  42:../mculib3/src/interrupts.h ****         REF(EXTI).clear_interrupt_flags<2,3>();
  43:../mculib3/src/interrupts.h ****     }
 3421              		.loc 21 43 0
 3422              		@ sp needed
 3423              	.LBB3179:
 3424              	.LBB3178:
  82:../mculib3/src/periph/exti_f0.h **** 
 3425              		.loc 20 82 0
 3426 0022 6361     		str	r3, [r4, #20]
 3427              	.LVL288:
 3428              	.LBE3178:
 3429              	.LBE3179:
 3430              		.loc 21 43 0
 3431 0024 10BD     		pop	{r4, pc}
 3432              	.L318:
 3433 0026 C046     		.align	2
 3434              	.L317:
 3435 0028 00040140 		.word	1073808384
 3436 002c 00000000 		.word	.LANCHOR11
 3437 0030 00000000 		.word	.LANCHOR12
 3438              		.cfi_endproc
 3439              	.LFE3952:
 3441              		.section	.text.EXTI4_15_IRQHandler,"ax",%progbits
 3442              		.align	1
 3443              		.global	EXTI4_15_IRQHandler
 3444              		.syntax unified
 3445              		.code	16
 3446              		.thumb_func
 3447              		.fpu softvfp
ARM GAS  /tmp/ccn6MZob.s 			page 132


 3449              	EXTI4_15_IRQHandler:
 3450              	.LFB3953:
  44:../mculib3/src/interrupts.h ****     extern "C" void EXTI4_15_IRQHandler() 
  45:../mculib3/src/interrupts.h ****     {
 3451              		.loc 21 45 0
 3452              		.cfi_startproc
 3453              		@ args = 0, pretend = 0, frame = 0
 3454              		@ frame_needed = 0, uses_anonymous_args = 0
 3455              	.LVL289:
 3456 0000 10B5     		push	{r4, lr}
 3457              	.LCFI23:
 3458              		.cfi_def_cfa_offset 8
 3459              		.cfi_offset 4, -8
 3460              		.cfi_offset 14, -4
 3461              	.LBB3235:
 3462              	.LBB3236:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3463              		.loc 20 23 0
 3464 0002 2C4C     		ldr	r4, .L368
 3465 0004 6369     		ldr	r3, [r4, #20]
 3466              	.LVL290:
 3467              	.LBE3236:
 3468              	.LBE3235:
  46:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(4))  interrupt_EXTI4.interrupt();
 3469              		.loc 21 46 0
 3470 0006 DB06     		lsls	r3, r3, #27
 3471 0008 03D5     		bpl	.L320
 3472              		.loc 21 46 0 is_stmt 0 discriminator 1
 3473 000a 2B4B     		ldr	r3, .L368+4
 3474 000c 1868     		ldr	r0, [r3]
 3475 000e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3476              	.LVL291:
 3477              	.L320:
 3478              	.LBB3237:
 3479              	.LBB3238:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3480              		.loc 20 23 0 is_stmt 1
 3481 0012 6369     		ldr	r3, [r4, #20]
 3482              	.LVL292:
 3483              	.LBE3238:
 3484              	.LBE3237:
  47:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(5))  interrupt_EXTI5.interrupt();
 3485              		.loc 21 47 0
 3486 0014 9B06     		lsls	r3, r3, #26
 3487 0016 03D5     		bpl	.L321
 3488              		.loc 21 47 0 is_stmt 0 discriminator 1
 3489 0018 284B     		ldr	r3, .L368+8
 3490 001a 1868     		ldr	r0, [r3]
 3491 001c FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3492              	.LVL293:
 3493              	.L321:
 3494              	.LBB3239:
 3495              	.LBB3240:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3496              		.loc 20 23 0 is_stmt 1
 3497 0020 6369     		ldr	r3, [r4, #20]
 3498              	.LVL294:
ARM GAS  /tmp/ccn6MZob.s 			page 133


 3499              	.LBE3240:
 3500              	.LBE3239:
  48:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(6))  interrupt_EXTI6.interrupt();
 3501              		.loc 21 48 0
 3502 0022 5B06     		lsls	r3, r3, #25
 3503 0024 03D5     		bpl	.L322
 3504              		.loc 21 48 0 is_stmt 0 discriminator 1
 3505 0026 264B     		ldr	r3, .L368+12
 3506 0028 1868     		ldr	r0, [r3]
 3507 002a FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3508              	.LVL295:
 3509              	.L322:
 3510              	.LBB3241:
 3511              	.LBB3242:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3512              		.loc 20 23 0 is_stmt 1
 3513 002e 6369     		ldr	r3, [r4, #20]
 3514              	.LVL296:
 3515              	.LBE3242:
 3516              	.LBE3241:
  49:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(7))  interrupt_EXTI7.interrupt();
 3517              		.loc 21 49 0
 3518 0030 1B06     		lsls	r3, r3, #24
 3519 0032 03D5     		bpl	.L323
 3520              		.loc 21 49 0 is_stmt 0 discriminator 1
 3521 0034 234B     		ldr	r3, .L368+16
 3522 0036 1868     		ldr	r0, [r3]
 3523 0038 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3524              	.LVL297:
 3525              	.L323:
 3526              	.LBB3243:
 3527              	.LBB3244:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3528              		.loc 20 23 0 is_stmt 1
 3529 003c 6369     		ldr	r3, [r4, #20]
 3530              	.LVL298:
 3531              	.LBE3244:
 3532              	.LBE3243:
  50:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(8))  interrupt_EXTI8.interrupt();
 3533              		.loc 21 50 0
 3534 003e DB05     		lsls	r3, r3, #23
 3535 0040 03D5     		bpl	.L324
 3536              		.loc 21 50 0 is_stmt 0 discriminator 1
 3537 0042 214B     		ldr	r3, .L368+20
 3538 0044 1868     		ldr	r0, [r3]
 3539 0046 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3540              	.LVL299:
 3541              	.L324:
 3542              	.LBB3245:
 3543              	.LBB3246:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3544              		.loc 20 23 0 is_stmt 1
 3545 004a 6369     		ldr	r3, [r4, #20]
 3546              	.LVL300:
 3547              	.LBE3246:
 3548              	.LBE3245:
  51:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(9))  interrupt_EXTI9.interrupt();
ARM GAS  /tmp/ccn6MZob.s 			page 134


 3549              		.loc 21 51 0
 3550 004c 9B05     		lsls	r3, r3, #22
 3551 004e 03D5     		bpl	.L325
 3552              		.loc 21 51 0 is_stmt 0 discriminator 1
 3553 0050 1E4B     		ldr	r3, .L368+24
 3554 0052 1868     		ldr	r0, [r3]
 3555 0054 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3556              	.LVL301:
 3557              	.L325:
 3558              	.LBB3247:
 3559              	.LBB3248:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3560              		.loc 20 23 0 is_stmt 1
 3561 0058 6369     		ldr	r3, [r4, #20]
 3562              	.LVL302:
 3563              	.LBE3248:
 3564              	.LBE3247:
  52:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(10)) interrupt_EXTI10.interrupt();
 3565              		.loc 21 52 0
 3566 005a 5B05     		lsls	r3, r3, #21
 3567 005c 03D5     		bpl	.L326
 3568              		.loc 21 52 0 is_stmt 0 discriminator 1
 3569 005e 1C4B     		ldr	r3, .L368+28
 3570 0060 1868     		ldr	r0, [r3]
 3571 0062 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3572              	.LVL303:
 3573              	.L326:
 3574              	.LBB3249:
 3575              	.LBB3250:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3576              		.loc 20 23 0 is_stmt 1
 3577 0066 6369     		ldr	r3, [r4, #20]
 3578              	.LVL304:
 3579              	.LBE3250:
 3580              	.LBE3249:
  53:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(11)) interrupt_EXTI11.interrupt();
 3581              		.loc 21 53 0
 3582 0068 1B05     		lsls	r3, r3, #20
 3583 006a 03D5     		bpl	.L327
 3584              		.loc 21 53 0 is_stmt 0 discriminator 1
 3585 006c 194B     		ldr	r3, .L368+32
 3586 006e 1868     		ldr	r0, [r3]
 3587 0070 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3588              	.LVL305:
 3589              	.L327:
 3590              	.LBB3251:
 3591              	.LBB3252:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3592              		.loc 20 23 0 is_stmt 1
 3593 0074 6369     		ldr	r3, [r4, #20]
 3594              	.LVL306:
 3595              	.LBE3252:
 3596              	.LBE3251:
  54:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(12)) interrupt_EXTI12.interrupt();
 3597              		.loc 21 54 0
 3598 0076 DB04     		lsls	r3, r3, #19
 3599 0078 03D5     		bpl	.L328
ARM GAS  /tmp/ccn6MZob.s 			page 135


 3600              		.loc 21 54 0 is_stmt 0 discriminator 1
 3601 007a 174B     		ldr	r3, .L368+36
 3602 007c 1868     		ldr	r0, [r3]
 3603 007e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3604              	.LVL307:
 3605              	.L328:
 3606              	.LBB3253:
 3607              	.LBB3254:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3608              		.loc 20 23 0 is_stmt 1
 3609 0082 6369     		ldr	r3, [r4, #20]
 3610              	.LVL308:
 3611              	.LBE3254:
 3612              	.LBE3253:
  55:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(13)) interrupt_EXTI13.interrupt();
 3613              		.loc 21 55 0
 3614 0084 9B04     		lsls	r3, r3, #18
 3615 0086 03D5     		bpl	.L329
 3616              		.loc 21 55 0 is_stmt 0 discriminator 1
 3617 0088 144B     		ldr	r3, .L368+40
 3618 008a 1868     		ldr	r0, [r3]
 3619 008c FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3620              	.LVL309:
 3621              	.L329:
 3622              	.LBB3255:
 3623              	.LBB3256:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3624              		.loc 20 23 0 is_stmt 1
 3625 0090 6369     		ldr	r3, [r4, #20]
 3626              	.LVL310:
 3627              	.LBE3256:
 3628              	.LBE3255:
  56:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(14)) interrupt_EXTI14.interrupt();
 3629              		.loc 21 56 0
 3630 0092 5B04     		lsls	r3, r3, #17
 3631 0094 03D5     		bpl	.L330
 3632              		.loc 21 56 0 is_stmt 0 discriminator 1
 3633 0096 124B     		ldr	r3, .L368+44
 3634 0098 1868     		ldr	r0, [r3]
 3635 009a FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3636              	.LVL311:
 3637              	.L330:
 3638              	.LBB3257:
 3639              	.LBB3258:
  23:../mculib3/src/periph/exti_f0.h ****    template<int first, int last = 0>
 3640              		.loc 20 23 0 is_stmt 1
 3641 009e 6369     		ldr	r3, [r4, #20]
 3642              	.LVL312:
 3643              	.LBE3258:
 3644              	.LBE3257:
  57:../mculib3/src/interrupts.h ****         if (REF(EXTI).is_interrupt(15)) interrupt_EXTI15.interrupt(); 
 3645              		.loc 21 57 0
 3646 00a0 1B04     		lsls	r3, r3, #16
 3647 00a2 03D5     		bpl	.L331
 3648              		.loc 21 57 0 is_stmt 0 discriminator 1
 3649 00a4 0F4B     		ldr	r3, .L368+48
 3650 00a6 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccn6MZob.s 			page 136


 3651 00a8 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.54
 3652              	.LVL313:
 3653              	.L331:
 3654              	.LBB3259:
 3655              	.LBB3260:
  82:../mculib3/src/periph/exti_f0.h **** 
 3656              		.loc 20 82 0 is_stmt 1
 3657 00ac 0E4B     		ldr	r3, .L368+52
 3658              	.LBE3260:
 3659              	.LBE3259:
  58:../mculib3/src/interrupts.h ****         REF(EXTI).clear_interrupt_flags<4,15>();
  59:../mculib3/src/interrupts.h ****     }
 3660              		.loc 21 59 0
 3661              		@ sp needed
 3662              	.LBB3262:
 3663              	.LBB3261:
  82:../mculib3/src/periph/exti_f0.h **** 
 3664              		.loc 20 82 0
 3665 00ae 6361     		str	r3, [r4, #20]
 3666              	.LVL314:
 3667              	.LBE3261:
 3668              	.LBE3262:
 3669              		.loc 21 59 0
 3670 00b0 10BD     		pop	{r4, pc}
 3671              	.L369:
 3672 00b2 C046     		.align	2
 3673              	.L368:
 3674 00b4 00040140 		.word	1073808384
 3675 00b8 00000000 		.word	.LANCHOR13
 3676 00bc 00000000 		.word	.LANCHOR14
 3677 00c0 00000000 		.word	.LANCHOR15
 3678 00c4 00000000 		.word	.LANCHOR16
 3679 00c8 00000000 		.word	.LANCHOR17
 3680 00cc 00000000 		.word	.LANCHOR18
 3681 00d0 00000000 		.word	.LANCHOR19
 3682 00d4 00000000 		.word	.LANCHOR20
 3683 00d8 00000000 		.word	.LANCHOR21
 3684 00dc 00000000 		.word	.LANCHOR22
 3685 00e0 00000000 		.word	.LANCHOR23
 3686 00e4 00000000 		.word	.LANCHOR24
 3687 00e8 F0FF0000 		.word	65520
 3688              		.cfi_endproc
 3689              	.LFE3953:
 3691              		.section	.text._ZN11ADC_average5startEv,"ax",%progbits
 3692              		.align	1
 3693              		.global	_ZN11ADC_average5startEv
 3694              		.syntax unified
 3695              		.code	16
 3696              		.thumb_func
 3697              		.fpu softvfp
 3699              	_ZN11ADC_average5startEv:
 3700              	.LFB3986:
 204:../mculib3/src/adc.h **** {
 3701              		.loc 2 204 0
 3702              		.cfi_startproc
 3703              		@ args = 0, pretend = 0, frame = 0
 3704              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccn6MZob.s 			page 137


 3705              		@ link register save eliminated.
 3706              	.LVL315:
 3707              	.LBB3275:
 3708              	.LBB3276:
 3709              		.file 22 "../mculib3/src/periph/dma_stream_f0_f1.h"
   1:../mculib3/src/periph/dma_stream_f0_f1.h **** #pragma once
   2:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   3:../mculib3/src/periph/dma_stream_f0_f1.h **** #include "bits_dma_stream_f0_f1.h"
   4:../mculib3/src/periph/dma_stream_f0_f1.h **** #include "periph_dma.h"
   5:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   6:../mculib3/src/periph/dma_stream_f0_f1.h **** namespace mcu {
   7:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   8:../mculib3/src/periph/dma_stream_f0_f1.h **** class DMA_stream {
   9:../mculib3/src/periph/dma_stream_f0_f1.h **** protected:
  10:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile DMA_bits::CCR CCR;   // DMA channel x configuration register      offset: 0x08 + 0d20 
  11:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CNDTR; // DMA channel x number of data register     offset: 0x0C + 0d20 
  12:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CPAR;  // DMA channel x peripheral address register offset: 0x10 + 0d20 
  13:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CMAR;  // DMA channel x memory address register     offset: 0x14 + 0d20 
  14:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  15:../mculib3/src/periph/dma_stream_f0_f1.h **** public:
  16:../mculib3/src/periph/dma_stream_f0_f1.h ****    using CMSIS_type = DMA_Channel_TypeDef;
  17:../mculib3/src/periph/dma_stream_f0_f1.h ****    using DataSize   = DMA_bits::CCR::DataSize;
  18:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Priority   = DMA_bits::CCR::Priority;
  19:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Direction  = DMA_bits::CCR::Direction;
  20:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Channel    = DMA::Channel;
  21:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  22:../mculib3/src/periph/dma_stream_f0_f1.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  23:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable       (){CCR.EN = true; while(not CCR.EN){} return *this;}
 3710              		.loc 22 24 0
 3711 0000 0122     		movs	r2, #1
 3712              	.LBE3276:
 3713              	.LBE3275:
 205:../mculib3/src/adc.h ****     dma.enable();
 3714              		.loc 2 205 0
 3715 0002 436A     		ldr	r3, [r0, #36]
 3716              	.LVL316:
 3717              	.LBB3278:
 3718              	.LBB3277:
 3719              		.loc 22 24 0
 3720 0004 1968     		ldr	r1, [r3]
 3721 0006 0A43     		orrs	r2, r1
 3722 0008 1A60     		str	r2, [r3]
 3723              	.L371:
 3724 000a 1A68     		ldr	r2, [r3]
 3725 000c D207     		lsls	r2, r2, #31
 3726 000e FCD5     		bpl	.L371
 3727              	.LVL317:
 3728              	.LBE3277:
 3729              	.LBE3278:
 208:../mculib3/src/adc.h ****     if (adc.is_ready())
 3730              		.loc 2 208 0
 3731 0010 036A     		ldr	r3, [r0, #32]
 3732              	.LVL318:
 3733              	.LBB3279:
 3734              	.LBB3280:
 3735              		.file 23 "../mculib3/src/periph/adc_f0.h"
ARM GAS  /tmp/ccn6MZob.s 			page 138


   1:../mculib3/src/periph/adc_f0.h **** #pragma once
   2:../mculib3/src/periph/adc_f0.h **** 
   3:../mculib3/src/periph/adc_f0.h **** #include "bits_adc_f0.h"
   4:../mculib3/src/periph/adc_f0.h **** #include "pins.h"
   5:../mculib3/src/periph/adc_f0.h **** 
   6:../mculib3/src/periph/adc_f0.h **** 
   7:../mculib3/src/periph/adc_f0.h **** namespace mcu {
   8:../mculib3/src/periph/adc_f0.h **** 
   9:../mculib3/src/periph/adc_f0.h **** class ADC
  10:../mculib3/src/periph/adc_f0.h **** {
  11:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::SR     ISR;     // interrupt and status register,        offset: 0x00
  12:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::IER    IER;     // interrupt enable register,            offset: 0x04
  13:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::CR     CR;      // control register,                     offset: 0x08
  14:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::CFGR   CFGR;    // configuration register 1,2            offset: 0x0C
  15:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::SMPR   SMPR;    // sampling time register,               offset: 0x14
  16:../mculib3/src/periph/adc_f0.h ****     volatile uint32_t         RES1[2]; // Reserved,                                     0x18
  17:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::TR     TR;      // analog watchdog 1 threshold register, offset: 0x20
  18:../mculib3/src/periph/adc_f0.h ****     volatile uint32_t         RES2;    // Reserved,                                     0x24
  19:../mculib3/src/periph/adc_f0.h ****     volatile ADC_bits::CHSELR CHSELR;  // group regular sequencer register,     offset: 0x28
  20:../mculib3/src/periph/adc_f0.h ****     volatile uint32_t         RES[5];  // Reserved,                                     0x2C
  21:../mculib3/src/periph/adc_f0.h ****     volatile uint32_t         DR;      // group regular data register,          offset: 0x40
  22:../mculib3/src/periph/adc_f0.h **** public:
  23:../mculib3/src/periph/adc_f0.h ****     using CMSIS_type  = ADC_TypeDef;
  24:../mculib3/src/periph/adc_f0.h ****     using DMA_mode    = ADC_bits::CFGR::DMA_mode;
  25:../mculib3/src/periph/adc_f0.h ****     using Clock       = ADC_bits::CFGR::Clock;
  26:../mculib3/src/periph/adc_f0.h ****     using Resolution  = ADC_bits::CFGR::Resolution;
  27:../mculib3/src/periph/adc_f0.h ****     using Sample_time = ADC_bits::SMPR::Sample_time;
  28:../mculib3/src/periph/adc_f0.h **** 
  29:../mculib3/src/periph/adc_f0.h ****     ADC& enable()            { CR.ADEN  = true;    return *this; }
  30:../mculib3/src/periph/adc_f0.h ****     ADC& disable()           { CR.ADDIS = true;    return *this; }
  31:../mculib3/src/periph/adc_f0.h ****     bool is_enable()         { return CR.ADEN; }
  32:../mculib3/src/periph/adc_f0.h ****     ADC& start()             { CR.ADSTART  = true; return *this;}
  33:../mculib3/src/periph/adc_f0.h ****     ADC& dma_enable()        { CFGR.DMAEN  = true; return *this; }
  34:../mculib3/src/periph/adc_f0.h ****     ADC& set (DMA_mode v)    { CFGR.DMACFG = v;    return *this; }
  35:../mculib3/src/periph/adc_f0.h ****     ADC& set_continuous()    { CFGR.CONT   = true; return *this; }
  36:../mculib3/src/periph/adc_f0.h ****     ADC& set (Clock v)       { CFGR.CKMODE = v;    return *this; }
  37:../mculib3/src/periph/adc_f0.h ****     ADC& set (Resolution v)  { CFGR.RES    = v;    return *this; }
  38:../mculib3/src/periph/adc_f0.h ****     ADC& set (Sample_time v) { SMPR.SMP    = v;    return *this; }
  39:../mculib3/src/periph/adc_f0.h ****     bool is_ready()          { return ISR.ADRDY; }
 3736              		.loc 23 39 0
 3737 0012 1A68     		ldr	r2, [r3]
 3738              	.LBE3280:
 3739              	.LBE3279:
 208:../mculib3/src/adc.h ****     if (adc.is_ready())
 3740              		.loc 2 208 0
 3741 0014 D207     		lsls	r2, r2, #31
 3742 0016 03D5     		bpl	.L372
 3743              	.LVL319:
 3744              	.LBB3281:
 3745              	.LBB3282:
  40:../mculib3/src/periph/adc_f0.h ****     ADC& set_busy()          { ISR.ADRDY = true;   return *this; }
 3746              		.loc 23 40 0
 3747 0018 0122     		movs	r2, #1
 3748 001a 1968     		ldr	r1, [r3]
 3749 001c 0A43     		orrs	r2, r1
 3750 001e 1A60     		str	r2, [r3]
 3751              	.LVL320:
ARM GAS  /tmp/ccn6MZob.s 			page 139


 3752              	.L372:
 3753              	.LBE3282:
 3754              	.LBE3281:
 3755              	.LBB3283:
 3756              	.LBB3284:
  29:../mculib3/src/periph/adc_f0.h ****     ADC& disable()           { CR.ADDIS = true;    return *this; }
 3757              		.loc 23 29 0
 3758 0020 0122     		movs	r2, #1
 3759 0022 9968     		ldr	r1, [r3, #8]
 3760 0024 0A43     		orrs	r2, r1
 3761 0026 9A60     		str	r2, [r3, #8]
 3762              	.L373:
 3763              	.LVL321:
 3764              	.LBE3284:
 3765              	.LBE3283:
 3766              	.LBB3285:
 3767              	.LBB3286:
  39:../mculib3/src/periph/adc_f0.h ****     ADC& set_busy()          { ISR.ADRDY = true;   return *this; }
 3768              		.loc 23 39 0
 3769 0028 1A68     		ldr	r2, [r3]
 3770              	.LBE3286:
 3771              	.LBE3285:
 211:../mculib3/src/adc.h ****     while ( not adc.is_ready() ) { }
 3772              		.loc 2 211 0
 3773 002a D207     		lsls	r2, r2, #31
 3774 002c FCD5     		bpl	.L373
 3775              	.LVL322:
 3776              	.LBB3287:
 3777              	.LBB3288:
  32:../mculib3/src/periph/adc_f0.h ****     ADC& dma_enable()        { CFGR.DMAEN  = true; return *this; }
 3778              		.loc 23 32 0
 3779 002e 0422     		movs	r2, #4
 3780 0030 9968     		ldr	r1, [r3, #8]
 3781              	.LBE3288:
 3782              	.LBE3287:
 218:../mculib3/src/adc.h **** }
 3783              		.loc 2 218 0
 3784              		@ sp needed
 3785              	.LBB3290:
 3786              	.LBB3289:
  32:../mculib3/src/periph/adc_f0.h ****     ADC& dma_enable()        { CFGR.DMAEN  = true; return *this; }
 3787              		.loc 23 32 0
 3788 0032 0A43     		orrs	r2, r1
 3789 0034 9A60     		str	r2, [r3, #8]
 3790              	.LVL323:
 3791              	.LBE3289:
 3792              	.LBE3290:
 218:../mculib3/src/adc.h **** }
 3793              		.loc 2 218 0
 3794 0036 7047     		bx	lr
 3795              		.cfi_endproc
 3796              	.LFE3986:
 3798              		.section	.text.init_clock,"ax",%progbits
 3799              		.align	1
 3800              		.global	init_clock
 3801              		.syntax unified
 3802              		.code	16
ARM GAS  /tmp/ccn6MZob.s 			page 140


 3803              		.thumb_func
 3804              		.fpu softvfp
 3806              	init_clock:
 3807              	.LFB3990:
 3808              		.file 24 "src/main.cpp"
   1:src/main.cpp  **** #define STM32F030x6
   2:src/main.cpp  **** #define F_OSC   8000000UL
   3:src/main.cpp  **** #define F_CPU   48000000UL
   4:src/main.cpp  **** 
   5:src/main.cpp  **** #include "init_clock.h"
   6:src/main.cpp  **** #include "periph_rcc.h"
   7:src/main.cpp  **** #include "periph_flash.h"
   8:src/main.cpp  **** #include "flash.h"
   9:src/main.cpp  **** #include "pin.h"
  10:src/main.cpp  **** #include "adc.h"
  11:src/main.cpp  **** // #include "sensor.h"
  12:src/main.cpp  **** 
  13:src/main.cpp  **** ///      startup 
  14:src/main.cpp  **** extern "C" void init_clock () { init_clock<F_OSC,F_CPU>(); }
 3809              		.loc 24 14 0
 3810              		.cfi_startproc
 3811              		@ args = 0, pretend = 0, frame = 0
 3812              		@ frame_needed = 0, uses_anonymous_args = 0
 3813              		@ link register save eliminated.
 3814              	.LBB3311:
 3815              	.LBB3312:
 3816              	.LBB3313:
  44:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
 3817              		.loc 18 44 0
 3818 0000 8022     		movs	r2, #128
 3819 0002 164B     		ldr	r3, .L388
 3820 0004 5202     		lsls	r2, r2, #9
 3821 0006 1968     		ldr	r1, [r3]
 3822 0008 0A43     		orrs	r2, r1
 3823 000a 1A60     		str	r2, [r3]
 3824              	.L382:
 3825              	.LBE3313:
 3826              	.LBE3312:
 3827              	.LBB3314:
 3828              	.LBB3315:
  45:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
 3829              		.loc 18 45 0
 3830 000c 1A68     		ldr	r2, [r3]
 3831 000e 9203     		lsls	r2, r2, #14
 3832 0010 FCD5     		bpl	.L382
 3833              	.LVL324:
 3834              	.LBE3315:
 3835              	.LBE3314:
 3836              	.LBB3316:
 3837              	.LBB3317:
  36:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
 3838              		.loc 18 36 0
 3839 0012 F021     		movs	r1, #240
 3840 0014 5A68     		ldr	r2, [r3, #4]
 3841 0016 8A43     		bics	r2, r1
 3842 0018 5A60     		str	r2, [r3, #4]
 3843              	.LVL325:
ARM GAS  /tmp/ccn6MZob.s 			page 141


 3844              	.LBE3317:
 3845              	.LBE3316:
 3846              	.LBB3318:
 3847              	.LBB3319:
  37:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 3848              		.loc 18 37 0
 3849 001a 5A68     		ldr	r2, [r3, #4]
 3850 001c 1049     		ldr	r1, .L388+4
 3851 001e 0A40     		ands	r2, r1
 3852              	.LBE3319:
 3853              	.LBE3318:
 3854              	.LBB3321:
 3855              	.LBB3322:
  38:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 3856              		.loc 18 38 0
 3857 0020 0321     		movs	r1, #3
 3858              	.LBE3322:
 3859              	.LBE3321:
 3860              	.LBB3324:
 3861              	.LBB3320:
  37:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 3862              		.loc 18 37 0
 3863 0022 5A60     		str	r2, [r3, #4]
 3864              	.LVL326:
 3865              	.LBE3320:
 3866              	.LBE3324:
 3867              	.LBB3325:
 3868              	.LBB3323:
  38:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 3869              		.loc 18 38 0
 3870 0024 5A68     		ldr	r2, [r3, #4]
 3871 0026 8A43     		bics	r2, r1
 3872 0028 1100     		movs	r1, r2
 3873 002a 0222     		movs	r2, #2
 3874 002c 0A43     		orrs	r2, r1
 3875 002e 5A60     		str	r2, [r3, #4]
 3876              	.LVL327:
 3877              	.LBE3323:
 3878              	.LBE3325:
 3879              	.LBB3326:
 3880              	.LBB3327:
  40:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (RTC_Clock     v) { BDCR.RTCSEL = v; return *this; }
 3881              		.loc 18 40 0
 3882 0030 5A68     		ldr	r2, [r3, #4]
 3883 0032 0C49     		ldr	r1, .L388+8
 3884 0034 1140     		ands	r1, r2
 3885 0036 8022     		movs	r2, #128
 3886 0038 5203     		lsls	r2, r2, #13
 3887 003a 0A43     		orrs	r2, r1
 3888 003c 5A60     		str	r2, [r3, #4]
 3889              	.LVL328:
 3890              	.LBE3327:
 3891              	.LBE3326:
 3892              	.LBB3328:
 3893              	.LBB3329:
  39:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
 3894              		.loc 18 39 0
ARM GAS  /tmp/ccn6MZob.s 			page 142


 3895 003e 8022     		movs	r2, #128
 3896 0040 5968     		ldr	r1, [r3, #4]
 3897 0042 5202     		lsls	r2, r2, #9
 3898 0044 0A43     		orrs	r2, r1
 3899 0046 5A60     		str	r2, [r3, #4]
 3900              	.LVL329:
 3901              	.LBE3329:
 3902              	.LBE3328:
 3903              	.LBB3330:
 3904              	.LBB3331:
  46:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
 3905              		.loc 18 46 0
 3906 0048 8022     		movs	r2, #128
 3907 004a 1968     		ldr	r1, [r3]
 3908 004c 5204     		lsls	r2, r2, #17
 3909 004e 0A43     		orrs	r2, r1
 3910 0050 1A60     		str	r2, [r3]
 3911              	.LVL330:
 3912              	.L383:
 3913              	.LBE3331:
 3914              	.LBE3330:
 3915              	.LBB3332:
 3916              	.LBB3333:
  47:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_LSE        () { BDCR.LSEON = true;       return *this; }
 3917              		.loc 18 47 0
 3918 0052 1A68     		ldr	r2, [r3]
 3919 0054 9201     		lsls	r2, r2, #6
 3920 0056 FCD5     		bpl	.L383
 3921              	.LBE3333:
 3922              	.LBE3332:
 3923              	.LBE3311:
 3924              		.loc 24 14 0
 3925              		@ sp needed
 3926 0058 7047     		bx	lr
 3927              	.L389:
 3928 005a C046     		.align	2
 3929              	.L388:
 3930 005c 00100240 		.word	1073876992
 3931 0060 FFF8FFFF 		.word	-1793
 3932 0064 FFFFC3FF 		.word	-3932161
 3933              		.cfi_endproc
 3934              	.LFE3990:
 3936              		.section	.text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_
 3937              		.align	1
 3938              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi
 3939              		.syntax unified
 3940              		.code	16
 3941              		.thumb_func
 3942              		.fpu softvfp
 3944              	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2
 3945              	.LFB4365:
  41:../mculib3/src/pin.h ****    bool operator^=(bool v)
  42:../mculib3/src/pin.h ****    {
  43:../mculib3/src/pin.h ****       auto tmp{is_set()};
  44:../mculib3/src/pin.h ****       if (v)
  45:../mculib3/src/pin.h ****          toggle();
  46:../mculib3/src/pin.h ****       return tmp ^ v;
ARM GAS  /tmp/ccn6MZob.s 			page 143


  47:../mculib3/src/pin.h ****    }
  48:../mculib3/src/pin.h ****    operator bool() { return is_set(); }
  49:../mculib3/src/pin.h **** };
  50:../mculib3/src/pin.h **** 
  51:../mculib3/src/pin.h **** template <mcu::PinMode mode, class... Pins>
  52:../mculib3/src/pin.h **** meta::tuple_generate_t<Pin &, sizeof...(Pins)> make_pins()
 3946              		.loc 14 52 0
 3947              		.cfi_startproc
 3948              		@ args = 0, pretend = 0, frame = 0
 3949              		@ frame_needed = 0, uses_anonymous_args = 0
 3950              	.LVL331:
 3951              	.LBB3426:
 3952              	.LBB3427:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3953              		.loc 14 24 0
 3954 0000 0121     		movs	r1, #1
 3955 0002 4F4B     		ldr	r3, .L397
 3956              	.LBE3427:
 3957              	.LBE3426:
 3958              		.loc 14 52 0
 3959 0004 F0B5     		push	{r4, r5, r6, r7, lr}
 3960              	.LCFI24:
 3961              		.cfi_def_cfa_offset 20
 3962              		.cfi_offset 4, -20
 3963              		.cfi_offset 5, -16
 3964              		.cfi_offset 6, -12
 3965              		.cfi_offset 7, -8
 3966              		.cfi_offset 14, -4
 3967              	.LBB3449:
 3968              	.LBB3448:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3969              		.loc 14 24 0
 3970 0006 1A68     		ldr	r2, [r3]
 3971 0008 0A42     		tst	r2, r1
 3972 000a 06D1     		bne	.L391
 3973              	.LVL332:
 3974              	.LBB3428:
 3975              	.LBB3429:
 3976              	.LBB3430:
  19:../mculib3/src/pin.h **** 
 3977              		.loc 14 19 0
 3978 000c 9024     		movs	r4, #144
 3979 000e 4D4A     		ldr	r2, .L397+4
 3980 0010 E405     		lsls	r4, r4, #23
 3981 0012 1460     		str	r4, [r2]
 3982 0014 0324     		movs	r4, #3
 3983              	.LBE3430:
 3984              	.LBE3429:
 3985              	.LBE3428:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3986              		.loc 14 24 0
 3987 0016 1960     		str	r1, [r3]
 3988              	.LBB3433:
 3989              	.LBB3432:
 3990              	.LBB3431:
  19:../mculib3/src/pin.h **** 
 3991              		.loc 14 19 0
ARM GAS  /tmp/ccn6MZob.s 			page 144


 3992 0018 5460     		str	r4, [r2, #4]
 3993              	.LVL333:
 3994              	.L391:
 3995              	.LBE3431:
 3996              	.LBE3432:
 3997              	.LBE3433:
 3998              	.LBB3434:
 3999              	.LBB3435:
  59:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv2   ? F_CPU / 2 :
  60:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv4   ? F_CPU / 4 :
  61:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv8   ? F_CPU / 8 :
  62:../mculib3/src/periph/rcc_f0.h **** 														  F_CPU / 16;
  63:../mculib3/src/periph/rcc_f0.h **** 	}
  64:../mculib3/src/periph/rcc_f0.h **** 
  65:../mculib3/src/periph/rcc_f0.h **** 	template<Periph p> void clock_enable()
  66:../mculib3/src/periph/rcc_f0.h **** 	{
  67:../mculib3/src/periph/rcc_f0.h **** 		if      constexpr (p == Periph::GPIOA)  AHBENR .IOPAEN  = true;
 4000              		.loc 18 67 0
 4001 001a 8021     		movs	r1, #128
 4002              	.LBE3435:
 4003              	.LBE3434:
 4004              	.LBB3438:
 4005              	.LBB3439:
 4006              	.LBB3440:
  78:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void toggle(size_t n) { is_set(n) ? clear(n) : set(n); }
  79:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void atomic_write(uint32_t value) { BSRR = value; }
  80:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  81:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template <class Pin_, PinMode, PushPull p = PushPull::No>
  82:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void init();
  83:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  84:../mculib3/src/periph/gpio_f0_f4_f7.h **** private:
  85:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template <size_t>
  86:../mculib3/src/periph/gpio_f0_f4_f7.h ****    GPIO &set(Mode);
  87:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template <size_t>
  88:../mculib3/src/periph/gpio_f0_f4_f7.h ****    GPIO &set(AF);
  89:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template <size_t>
  90:../mculib3/src/periph/gpio_f0_f4_f7.h ****    GPIO &set(PullResistor);
  91:../mculib3/src/periph/gpio_f0_f4_f7.h **** };
  92:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  93:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if not defined(USE_MOCK_GPIO)
  94:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
  95:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOA, GPIO &> make_reference()
  96:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
  97:../mculib3/src/periph/gpio_f0_f4_f7.h ****    return *reinterpret_cast<GPIO *>(GPIOA_BASE);
  98:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
  99:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 100:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOB, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 101:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 102:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOC, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 103:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 104:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOD, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 105:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 106:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOF, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 107:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
 108:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 109:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOE, GPIO &> make_reference()
 110:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
ARM GAS  /tmp/ccn6MZob.s 			page 145


 111:../mculib3/src/periph/gpio_f0_f4_f7.h ****    return *reinterpret_cast<GPIO *>(GPIOE_BASE);
 112:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 113:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 114:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOG, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 115:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 116:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOH, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 117:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <Periph p>
 118:../mculib3/src/periph/gpio_f0_f4_f7.h **** std::enable_if_t<p == Periph::GPIOI, GPIO &> make_reference() { return *reinterpret_cast<GPIO *>(GP
 119:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
 120:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif // #if not defined(USE_MOCK_GPIO)
 121:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
 122:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <size_t n>
 123:../mculib3/src/periph/gpio_f0_f4_f7.h **** GPIO &GPIO::set(Mode v)
 124:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
 125:../mculib3/src/periph/gpio_f0_f4_f7.h ****    if constexpr (n == 0)
 126:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE0 = v;
 128:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 129:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 130:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)
 131:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE1 = v;
 133:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 134:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 135:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)
 136:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 137:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE2 = v;
 138:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 139:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 140:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)
 141:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 142:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE3 = v;
 4007              		.loc 15 142 0
 4008 001c C025     		movs	r5, #192
 4009              	.LBE3440:
 4010              	.LBE3439:
 4011              	.LBE3438:
 4012              	.LBB3445:
 4013              	.LBB3436:
 4014              		.loc 18 67 0
 4015 001e 4A4B     		ldr	r3, .L397+8
 4016 0020 8902     		lsls	r1, r1, #10
 4017 0022 5C69     		ldr	r4, [r3, #20]
 4018              	.LBE3436:
 4019              	.LBE3445:
  27:../mculib3/src/pin.h ****       return pin;
 4020              		.loc 14 27 0
 4021 0024 474A     		ldr	r2, .L397+4
 4022              	.LBB3446:
 4023              	.LBB3437:
 4024              		.loc 18 67 0
 4025 0026 2143     		orrs	r1, r4
 4026 0028 5961     		str	r1, [r3, #20]
 4027              	.LBE3437:
 4028              	.LBE3446:
  27:../mculib3/src/pin.h ****       return pin;
 4029              		.loc 14 27 0
ARM GAS  /tmp/ccn6MZob.s 			page 146


 4030 002a 1168     		ldr	r1, [r2]
 4031              	.LVL334:
 4032              	.LBB3447:
 4033              	.LBB3442:
 4034              	.LBB3441:
 4035              		.loc 15 142 0
 4036 002c 0C68     		ldr	r4, [r1]
 4037 002e AC43     		bics	r4, r5
 4038 0030 0C60     		str	r4, [r1]
 4039              	.LVL335:
 4040              	.LBE3441:
 4041              	.LBE3442:
 4042              	.LBB3443:
 4043              	.LBB3444:
 143:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 144:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 145:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)
 146:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 147:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE4 = v;
 148:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 149:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 150:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)
 151:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 152:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE5 = v;
 153:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 154:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 155:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)
 156:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 157:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE6 = v;
 158:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 159:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 160:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)
 161:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 162:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE7 = v;
 163:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 164:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 165:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)
 166:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 167:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE8 = v;
 168:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 169:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 170:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)
 171:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 172:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE9 = v;
 173:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 174:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 175:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10)
 176:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 177:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE10 = v;
 178:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 179:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 180:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11)
 181:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 182:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE11 = v;
 183:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 184:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 185:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12)
ARM GAS  /tmp/ccn6MZob.s 			page 147


 186:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 187:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE12 = v;
 188:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 189:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 190:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13)
 191:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 192:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE13 = v;
 193:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 194:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 195:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14)
 196:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 197:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE14 = v;
 198:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 199:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 200:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15)
 201:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 202:../mculib3/src/periph/gpio_f0_f4_f7.h ****       MODER.MODE15 = v;
 203:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 204:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 205:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 206:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
 207:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <size_t n>
 208:../mculib3/src/periph/gpio_f0_f4_f7.h **** GPIO &GPIO::set(AF v)
 209:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
 210:../mculib3/src/periph/gpio_f0_f4_f7.h ****    if constexpr (n == 0)
 211:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 212:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF0 = v;
 213:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 214:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 215:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)
 216:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 217:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF1 = v;
 218:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 219:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 220:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)
 221:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 222:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF2 = v;
 223:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 224:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 225:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)
 226:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 227:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF3 = v;
 228:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 229:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 230:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)
 231:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 232:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF4 = v;
 233:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 234:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 235:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)
 236:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 237:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF5 = v;
 238:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 239:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 240:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)
 241:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 242:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF6 = v;
ARM GAS  /tmp/ccn6MZob.s 			page 148


 243:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 244:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 245:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)
 246:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 247:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF7 = v;
 248:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 249:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 250:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)
 251:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 252:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF8 = v;
 253:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 254:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 255:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)
 256:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 257:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF9 = v;
 258:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 259:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 260:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10)
 261:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 262:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF10 = v;
 263:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 264:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 265:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11)
 266:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 267:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF10 = v;
 268:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 269:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 270:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12)
 271:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 272:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF12 = v;
 273:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 274:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 275:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13)
 276:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 277:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF13 = v;
 278:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 279:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 280:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14)
 281:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 282:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF14 = v;
 283:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 284:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 285:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15)
 286:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 287:../mculib3/src/periph/gpio_f0_f4_f7.h ****       AFR.AF15 = v;
 288:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 289:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 290:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 291:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
 292:../mculib3/src/periph/gpio_f0_f4_f7.h **** template <size_t n >
 293:../mculib3/src/periph/gpio_f0_f4_f7.h **** GPIO &GPIO::set(PullResistor p)
 294:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
 295:../mculib3/src/periph/gpio_f0_f4_f7.h ****    if constexpr (n == 0)
 296:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 297:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR0 = p;
 298:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 299:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
ARM GAS  /tmp/ccn6MZob.s 			page 149


 300:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)
 301:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 302:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR1 = p;
 303:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 304:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 305:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)
 306:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 307:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR2 = p;
 308:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 309:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 310:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)
 311:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 312:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR3 = p;
 4044              		.loc 15 312 0
 4045 0032 CC68     		ldr	r4, [r1, #12]
 4046 0034 AC43     		bics	r4, r5
 4047 0036 CC60     		str	r4, [r1, #12]
 4048              	.LVL336:
 4049              	.LBE3444:
 4050              	.LBE3443:
 4051              	.LBE3447:
 4052              	.LBE3448:
 4053              	.LBE3449:
 4054              	.LBB3450:
 4055              	.LBB3451:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4056              		.loc 14 24 0
 4057 0038 444C     		ldr	r4, .L397+12
 4058 003a BF3D     		subs	r5, r5, #191
 4059 003c 2268     		ldr	r2, [r4]
 4060 003e 2A42     		tst	r2, r5
 4061 0040 06D1     		bne	.L392
 4062              	.LVL337:
 4063              	.LBB3452:
 4064              	.LBB3453:
 4065              	.LBB3454:
  19:../mculib3/src/pin.h **** 
 4066              		.loc 14 19 0
 4067 0042 9026     		movs	r6, #144
 4068 0044 424A     		ldr	r2, .L397+16
 4069 0046 F605     		lsls	r6, r6, #23
 4070 0048 1660     		str	r6, [r2]
 4071 004a 0626     		movs	r6, #6
 4072              	.LBE3454:
 4073              	.LBE3453:
 4074              	.LBE3452:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4075              		.loc 14 24 0
 4076 004c 2560     		str	r5, [r4]
 4077              	.LBB3457:
 4078              	.LBB3456:
 4079              	.LBB3455:
  19:../mculib3/src/pin.h **** 
 4080              		.loc 14 19 0
 4081 004e 5660     		str	r6, [r2, #4]
 4082              	.LVL338:
 4083              	.L392:
ARM GAS  /tmp/ccn6MZob.s 			page 150


 4084              	.LBE3455:
 4085              	.LBE3456:
 4086              	.LBE3457:
 4087              	.LBB3458:
 4088              	.LBB3459:
 4089              		.loc 18 67 0
 4090 0050 8024     		movs	r4, #128
 4091 0052 5D69     		ldr	r5, [r3, #20]
 4092 0054 A402     		lsls	r4, r4, #10
 4093 0056 2C43     		orrs	r4, r5
 4094              	.LBE3459:
 4095              	.LBE3458:
  27:../mculib3/src/pin.h ****       return pin;
 4096              		.loc 14 27 0
 4097 0058 3D4A     		ldr	r2, .L397+16
 4098              	.LBB3461:
 4099              	.LBB3460:
 4100              		.loc 18 67 0
 4101 005a 5C61     		str	r4, [r3, #20]
 4102              	.LBE3460:
 4103              	.LBE3461:
  27:../mculib3/src/pin.h ****       return pin;
 4104              		.loc 14 27 0
 4105 005c 1468     		ldr	r4, [r2]
 4106              	.LVL339:
 4107              	.LBB3462:
 4108              	.LBB3463:
 4109              	.LBB3464:
 157:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4110              		.loc 15 157 0
 4111 005e 3D4F     		ldr	r7, .L397+20
 4112 0060 2668     		ldr	r6, [r4]
 4113 0062 3E40     		ands	r6, r7
 4114 0064 2660     		str	r6, [r4]
 4115              	.LVL340:
 4116              	.LBE3464:
 4117              	.LBE3463:
 4118              	.LBB3465:
 4119              	.LBB3466:
 313:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 314:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 315:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)
 316:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 317:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR4 = p;
 318:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 319:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 320:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)
 321:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 322:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR5 = p;
 323:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 324:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 325:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)
 326:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 327:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR6 = p;
 4120              		.loc 15 327 0
 4121 0066 E568     		ldr	r5, [r4, #12]
 4122              	.LBE3466:
ARM GAS  /tmp/ccn6MZob.s 			page 151


 4123              	.LBE3465:
 4124              	.LBE3462:
 4125              	.LBE3451:
 4126              	.LBE3450:
 4127              	.LBB3475:
 4128              	.LBB3476:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4129              		.loc 14 24 0
 4130 0068 3B4E     		ldr	r6, .L397+24
 4131              	.LBE3476:
 4132              	.LBE3475:
 4133              	.LBB3496:
 4134              	.LBB3473:
 4135              	.LBB3471:
 4136              	.LBB3469:
 4137              	.LBB3467:
 4138              		.loc 15 327 0
 4139 006a 3D40     		ands	r5, r7
 4140              	.LBE3467:
 4141              	.LBE3469:
 4142              	.LBE3471:
 4143              	.LBE3473:
 4144              	.LBE3496:
 4145              	.LBB3497:
 4146              	.LBB3494:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4147              		.loc 14 24 0
 4148 006c 0127     		movs	r7, #1
 4149              	.LBE3494:
 4150              	.LBE3497:
 4151              	.LBB3498:
 4152              	.LBB3474:
 4153              	.LBB3472:
 4154              	.LBB3470:
 4155              	.LBB3468:
 4156              		.loc 15 327 0
 4157 006e E560     		str	r5, [r4, #12]
 4158              	.LVL341:
 4159              	.LBE3468:
 4160              	.LBE3470:
 4161              	.LBE3472:
 4162              	.LBE3474:
 4163              	.LBE3498:
 4164              	.LBB3499:
 4165              	.LBB3495:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4166              		.loc 14 24 0
 4167 0070 3568     		ldr	r5, [r6]
 4168 0072 3A4C     		ldr	r4, .L397+28
 4169 0074 3D40     		ands	r5, r7
 4170 0076 03D1     		bne	.L393
 4171              	.LVL342:
 4172              	.LBB3477:
 4173              	.LBB3478:
 4174              	.LBB3479:
  19:../mculib3/src/pin.h **** 
 4175              		.loc 14 19 0
ARM GAS  /tmp/ccn6MZob.s 			page 152


 4176 0078 394A     		ldr	r2, .L397+32
 4177 007a 6560     		str	r5, [r4, #4]
 4178              	.LVL343:
 4179 007c 2260     		str	r2, [r4]
 4180              	.LBE3479:
 4181              	.LBE3478:
 4182              	.LBE3477:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4183              		.loc 14 24 0
 4184 007e 3760     		str	r7, [r6]
 4185              	.L393:
 4186              	.LBB3480:
 4187              	.LBB3481:
  68:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4188              		.loc 18 68 0
 4189 0080 8022     		movs	r2, #128
 4190              	.LBE3481:
 4191              	.LBE3480:
 4192              	.LBB3484:
 4193              	.LBB3485:
 4194              	.LBB3486:
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4195              		.loc 15 127 0
 4196 0082 0327     		movs	r7, #3
 4197              	.LBE3486:
 4198              	.LBE3485:
 4199              	.LBE3484:
 4200              	.LBB3491:
 4201              	.LBB3482:
 4202              		.loc 18 68 0
 4203 0084 5D69     		ldr	r5, [r3, #20]
 4204 0086 D202     		lsls	r2, r2, #11
 4205 0088 1543     		orrs	r5, r2
 4206 008a 5D61     		str	r5, [r3, #20]
 4207              	.LBE3482:
 4208              	.LBE3491:
  27:../mculib3/src/pin.h ****       return pin;
 4209              		.loc 14 27 0
 4210 008c 2568     		ldr	r5, [r4]
 4211              	.LVL344:
 4212              	.LBB3492:
 4213              	.LBB3483:
 4214              		.loc 18 68 0
 4215 008e 9446     		mov	ip, r2
 4216              	.LBE3483:
 4217              	.LBE3492:
 4218              	.LBB3493:
 4219              	.LBB3488:
 4220              	.LBB3487:
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4221              		.loc 15 127 0
 4222 0090 2E68     		ldr	r6, [r5]
 4223 0092 BE43     		bics	r6, r7
 4224 0094 2E60     		str	r6, [r5]
 4225              	.LVL345:
 4226              	.LBE3487:
 4227              	.LBE3488:
ARM GAS  /tmp/ccn6MZob.s 			page 153


 4228              	.LBB3489:
 4229              	.LBB3490:
 297:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4230              		.loc 15 297 0
 4231 0096 EE68     		ldr	r6, [r5, #12]
 4232 0098 BE43     		bics	r6, r7
 4233 009a EE60     		str	r6, [r5, #12]
 4234              	.LVL346:
 4235              	.LBE3490:
 4236              	.LBE3489:
 4237              	.LBE3493:
 4238              	.LBE3495:
 4239              	.LBE3499:
 4240              	.LBB3500:
 4241              	.LBB3501:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4242              		.loc 14 24 0
 4243 009c 0126     		movs	r6, #1
 4244 009e 314F     		ldr	r7, .L397+36
 4245 00a0 314D     		ldr	r5, .L397+40
 4246 00a2 3A68     		ldr	r2, [r7]
 4247 00a4 3242     		tst	r2, r6
 4248 00a6 03D1     		bne	.L394
 4249              	.LVL347:
 4250              	.LBB3502:
 4251              	.LBB3503:
 4252              	.LBB3504:
  19:../mculib3/src/pin.h **** 
 4253              		.loc 14 19 0
 4254 00a8 2D4A     		ldr	r2, .L397+32
 4255 00aa 6E60     		str	r6, [r5, #4]
 4256              	.LVL348:
 4257 00ac 2A60     		str	r2, [r5]
 4258              	.LBE3504:
 4259              	.LBE3503:
 4260              	.LBE3502:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4261              		.loc 14 24 0
 4262 00ae 3E60     		str	r6, [r7]
 4263              	.L394:
 4264              	.LBB3505:
 4265              	.LBB3506:
 4266              		.loc 18 68 0
 4267 00b0 6746     		mov	r7, ip
 4268              	.LBE3506:
 4269              	.LBE3505:
 4270              	.LBB3508:
 4271              	.LBB3509:
 4272              	.LBB3510:
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4273              		.loc 15 132 0
 4274 00b2 0C22     		movs	r2, #12
 4275              	.LBE3510:
 4276              	.LBE3509:
 4277              	.LBE3508:
 4278              	.LBB3515:
 4279              	.LBB3507:
ARM GAS  /tmp/ccn6MZob.s 			page 154


 4280              		.loc 18 68 0
 4281 00b4 5E69     		ldr	r6, [r3, #20]
 4282 00b6 3743     		orrs	r7, r6
 4283 00b8 5F61     		str	r7, [r3, #20]
 4284              	.LBE3507:
 4285              	.LBE3515:
  27:../mculib3/src/pin.h ****       return pin;
 4286              		.loc 14 27 0
 4287 00ba 2E68     		ldr	r6, [r5]
 4288              	.LVL349:
 4289              	.LBB3516:
 4290              	.LBB3512:
 4291              	.LBB3511:
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4292              		.loc 15 132 0
 4293 00bc 3768     		ldr	r7, [r6]
 4294 00be 9743     		bics	r7, r2
 4295 00c0 3760     		str	r7, [r6]
 4296              	.LVL350:
 4297              	.LBE3511:
 4298              	.LBE3512:
 4299              	.LBB3513:
 4300              	.LBB3514:
 302:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4301              		.loc 15 302 0
 4302 00c2 F768     		ldr	r7, [r6, #12]
 4303 00c4 9743     		bics	r7, r2
 4304 00c6 F760     		str	r7, [r6, #12]
 4305              	.LVL351:
 4306              	.LBE3514:
 4307              	.LBE3513:
 4308              	.LBE3516:
 4309              	.LBE3501:
 4310              	.LBE3500:
 4311              	.LBB3517:
 4312              	.LBB3518:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4313              		.loc 14 24 0
 4314 00c8 284F     		ldr	r7, .L397+44
 4315 00ca 0B3A     		subs	r2, r2, #11
 4316 00cc 3968     		ldr	r1, [r7]
 4317 00ce 284E     		ldr	r6, .L397+48
 4318 00d0 1142     		tst	r1, r2
 4319 00d2 04D1     		bne	.L395
 4320              	.LVL352:
 4321              	.LBB3519:
 4322              	.LBB3520:
 4323              	.LBB3521:
  19:../mculib3/src/pin.h **** 
 4324              		.loc 14 19 0
 4325 00d4 2249     		ldr	r1, .L397+32
 4326              	.LBE3521:
 4327              	.LBE3520:
 4328              	.LBE3519:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4329              		.loc 14 24 0
 4330 00d6 3A60     		str	r2, [r7]
ARM GAS  /tmp/ccn6MZob.s 			page 155


 4331              	.LBB3524:
 4332              	.LBB3523:
 4333              	.LBB3522:
  19:../mculib3/src/pin.h **** 
 4334              		.loc 14 19 0
 4335 00d8 3160     		str	r1, [r6]
 4336 00da 0221     		movs	r1, #2
 4337 00dc 7160     		str	r1, [r6, #4]
 4338              	.LVL353:
 4339              	.L395:
 4340              	.LBE3522:
 4341              	.LBE3523:
 4342              	.LBE3524:
 4343              	.LBB3525:
 4344              	.LBB3526:
 4345              		.loc 18 68 0
 4346 00de 8027     		movs	r7, #128
 4347 00e0 5A69     		ldr	r2, [r3, #20]
 4348 00e2 FF02     		lsls	r7, r7, #11
 4349 00e4 1743     		orrs	r7, r2
 4350              	.LBE3526:
 4351              	.LBE3525:
 4352              	.LBB3528:
 4353              	.LBB3529:
 4354              	.LBB3530:
 137:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4355              		.loc 15 137 0
 4356 00e6 3022     		movs	r2, #48
 4357              	.LBE3530:
 4358              	.LBE3529:
 4359              	.LBE3528:
 4360              	.LBB3535:
 4361              	.LBB3527:
 4362              		.loc 18 68 0
 4363 00e8 5F61     		str	r7, [r3, #20]
 4364              	.LBE3527:
 4365              	.LBE3535:
  27:../mculib3/src/pin.h ****       return pin;
 4366              		.loc 14 27 0
 4367 00ea 3668     		ldr	r6, [r6]
 4368              	.LVL354:
 4369              	.LBB3536:
 4370              	.LBB3532:
 4371              	.LBB3531:
 137:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4372              		.loc 15 137 0
 4373 00ec 3768     		ldr	r7, [r6]
 4374 00ee 9743     		bics	r7, r2
 4375 00f0 3760     		str	r7, [r6]
 4376              	.LVL355:
 4377              	.LBE3531:
 4378              	.LBE3532:
 4379              	.LBB3533:
 4380              	.LBB3534:
 307:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4381              		.loc 15 307 0
 4382 00f2 F768     		ldr	r7, [r6, #12]
ARM GAS  /tmp/ccn6MZob.s 			page 156


 4383 00f4 9743     		bics	r7, r2
 4384 00f6 F760     		str	r7, [r6, #12]
 4385              	.LVL356:
 4386              	.LBE3534:
 4387              	.LBE3533:
 4388              	.LBE3536:
 4389              	.LBE3518:
 4390              	.LBE3517:
 4391              	.LBB3537:
 4392              	.LBB3538:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4393              		.loc 14 24 0
 4394 00f8 1E4E     		ldr	r6, .L397+52
 4395 00fa 2F3A     		subs	r2, r2, #47
 4396 00fc 3168     		ldr	r1, [r6]
 4397 00fe 1142     		tst	r1, r2
 4398 0100 05D1     		bne	.L396
 4399              	.LVL357:
 4400              	.LBB3539:
 4401              	.LBB3540:
 4402              	.LBB3541:
  19:../mculib3/src/pin.h **** 
 4403              		.loc 14 19 0
 4404 0102 1D4F     		ldr	r7, .L397+56
 4405 0104 1649     		ldr	r1, .L397+32
 4406              	.LBE3541:
 4407              	.LBE3540:
 4408              	.LBE3539:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4409              		.loc 14 24 0
 4410 0106 3260     		str	r2, [r6]
 4411              	.LBB3544:
 4412              	.LBB3543:
 4413              	.LBB3542:
  19:../mculib3/src/pin.h **** 
 4414              		.loc 14 19 0
 4415 0108 3960     		str	r1, [r7]
 4416 010a 0A21     		movs	r1, #10
 4417 010c 7960     		str	r1, [r7, #4]
 4418              	.LVL358:
 4419              	.L396:
 4420              	.LBE3542:
 4421              	.LBE3543:
 4422              	.LBE3544:
 4423              	.LBB3545:
 4424              	.LBB3546:
 4425              		.loc 18 68 0
 4426 010e 8026     		movs	r6, #128
 4427 0110 5F69     		ldr	r7, [r3, #20]
 4428 0112 F602     		lsls	r6, r6, #11
 4429 0114 3E43     		orrs	r6, r7
 4430              	.LBE3546:
 4431              	.LBE3545:
  27:../mculib3/src/pin.h ****       return pin;
 4432              		.loc 14 27 0
 4433 0116 184F     		ldr	r7, .L397+56
 4434              	.LBB3548:
ARM GAS  /tmp/ccn6MZob.s 			page 157


 4435              	.LBB3547:
 4436              		.loc 18 68 0
 4437 0118 5E61     		str	r6, [r3, #20]
 4438              	.LBE3547:
 4439              	.LBE3548:
  27:../mculib3/src/pin.h ****       return pin;
 4440              		.loc 14 27 0
 4441 011a 3B68     		ldr	r3, [r7]
 4442              	.LVL359:
 4443              	.LBB3549:
 4444              	.LBB3550:
 4445              	.LBB3551:
 177:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4446              		.loc 15 177 0
 4447 011c 174A     		ldr	r2, .L397+60
 4448 011e 1E68     		ldr	r6, [r3]
 4449              	.LBE3551:
 4450              	.LBE3550:
 4451              	.LBE3549:
 4452              	.LBE3538:
 4453              	.LBE3537:
  53:../mculib3/src/pin.h **** {
  54:../mculib3/src/pin.h ****    return std::tie(Pin::make<Pins, mode>()...);
  55:../mculib3/src/pin.h **** }
 4454              		.loc 14 55 0
 4455              		@ sp needed
 4456              	.LBB3558:
 4457              	.LBB3557:
 4458              	.LBB3556:
 4459              	.LBB3553:
 4460              	.LBB3552:
 177:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4461              		.loc 15 177 0
 4462 0120 1640     		ands	r6, r2
 4463 0122 1E60     		str	r6, [r3]
 4464              	.LVL360:
 4465              	.LBE3552:
 4466              	.LBE3553:
 4467              	.LBB3554:
 4468              	.LBB3555:
 328:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 329:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 330:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)
 331:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 332:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR7 = p;
 333:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 334:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 335:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)
 336:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 337:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR8 = p;
 338:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 339:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 340:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)
 341:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 342:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR9 = p;
 343:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 344:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
ARM GAS  /tmp/ccn6MZob.s 			page 158


 345:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10)
 346:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 347:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR10 = p;
 4469              		.loc 15 347 0
 4470 0124 DE68     		ldr	r6, [r3, #12]
 4471 0126 1640     		ands	r6, r2
 4472 0128 DE60     		str	r6, [r3, #12]
 4473              	.LVL361:
 4474              	.LBE3555:
 4475              	.LBE3554:
 4476              	.LBE3556:
 4477              	.LBE3557:
 4478              	.LBE3558:
 4479              	.LBB3559:
 4480              	.LBB3560:
 4481              	.LBB3561:
 4482              	.LBB3562:
 4483              	.LBB3563:
 4484              	.LBB3564:
 4485              	.LBB3565:
 4486              	.LBB3566:
 4487              	.LBB3567:
 4488              		.file 25 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <tuple> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** /** @file include/tuple
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #ifndef _GLIBCXX_TUPLE
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define _GLIBCXX_TUPLE 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus < 201103L
ARM GAS  /tmp/ccn6MZob.s 			page 159


  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <array>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/uses_allocator.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/invoke.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @addtogroup utilities
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @{
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple;
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple : is_empty<_Tp> { };
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Using EBO for elements that are tuples causes ambiguous base errors.
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _El0, typename... _El>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple<tuple<_El0, _El...>> : false_type { };
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Use the Empty Base-class Optimization for empty, non-final types.
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     using __empty_not_final
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     = typename conditional<__is_final(_Tp), false_type,
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			   __is_empty_non_tuple<_Tp>>::type;
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head,
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	   bool = __empty_not_final<_Head>::value>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base;
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, true>
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Head
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head(__h) { }
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__h)) { }
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccn6MZob.s 			page 160


  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a) { }
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(*__a._M_a) { }
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead)) { }
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead)) { }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead), *__a._M_a) { }
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b; }
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b; }
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, false>
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 4489              		.loc 25 126 0
 4490 012a 114B     		ldr	r3, .L397+48
 4491              	.LBE3567:
 4492              	.LBE3566:
 4493              	.LBB3569:
 4494              	.LBB3570:
 4495              	.LBB3571:
 4496 012c 0760     		str	r7, [r0]
 4497              	.LVL362:
 4498              	.LBE3571:
 4499              	.LBE3570:
 4500              	.LBE3569:
 4501              	.LBB3572:
 4502              	.LBB3568:
 4503 012e 4360     		str	r3, [r0, #4]
 4504              	.LVL363:
 4505              	.LBE3568:
 4506              	.LBE3572:
 4507              	.LBE3565:
 4508              	.LBE3564:
 4509              	.LBE3563:
 4510              	.LBB3578:
ARM GAS  /tmp/ccn6MZob.s 			page 161


 4511              	.LBB3579:
 4512 0130 074B     		ldr	r3, .L397+16
 4513              	.LBE3579:
 4514              	.LBE3578:
 4515              	.LBB3581:
 4516              	.LBB3575:
 4517              	.LBB3573:
 4518              	.LBB3574:
 4519 0132 8560     		str	r5, [r0, #8]
 4520              	.LVL364:
 4521              	.LBE3574:
 4522              	.LBE3573:
 4523              	.LBE3575:
 4524              	.LBE3581:
 4525              	.LBB3582:
 4526              	.LBB3580:
 4527 0134 0361     		str	r3, [r0, #16]
 4528              	.LBE3580:
 4529              	.LBE3582:
 4530              	.LBE3562:
 4531              	.LBB3584:
 4532              	.LBB3585:
 4533 0136 034B     		ldr	r3, .L397+4
 4534              	.LBE3585:
 4535              	.LBE3584:
 4536              	.LBB3587:
 4537              	.LBB3583:
 4538              	.LBB3576:
 4539              	.LBB3577:
 4540 0138 C460     		str	r4, [r0, #12]
 4541              	.LVL365:
 4542              	.LBE3577:
 4543              	.LBE3576:
 4544              	.LBE3583:
 4545              	.LBE3587:
 4546              	.LBB3588:
 4547              	.LBB3586:
 4548 013a 4361     		str	r3, [r0, #20]
 4549              	.LVL366:
 4550              	.LBE3586:
 4551              	.LBE3588:
 4552              	.LBE3561:
 4553              	.LBE3560:
 4554              	.LBE3559:
 4555              		.loc 14 55 0
 4556 013c F0BD     		pop	{r4, r5, r6, r7, pc}
 4557              	.L398:
 4558 013e C046     		.align	2
 4559              	.L397:
 4560 0140 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4561 0144 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4562 0148 00100240 		.word	1073876992
 4563 014c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4564 0150 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4565 0154 FFCFFFFF 		.word	-12289
 4566 0158 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4567 015c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
ARM GAS  /tmp/ccn6MZob.s 			page 162


 4568 0160 00040048 		.word	1207960576
 4569 0164 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4570 0168 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4571 016c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4572 0170 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4573 0174 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pi
 4574 0178 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 4575 017c FFFFCFFF 		.word	-3145729
 4576              		.cfi_endproc
 4577              	.LFE4365:
 4579              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi
 4580              		.thumb_set _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3
 4581              		.section	.text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2
 4582              		.align	1
 4583              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3EL
 4584              		.syntax unified
 4585              		.code	16
 4586              		.thumb_func
 4587              		.fpu softvfp
 4589              	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEEN
 4590              	.LFB4372:
  52:../mculib3/src/pin.h **** {
 4591              		.loc 14 52 0
 4592              		.cfi_startproc
 4593              		@ args = 0, pretend = 0, frame = 8
 4594              		@ frame_needed = 0, uses_anonymous_args = 0
 4595              	.LVL367:
 4596              	.LBB3711:
 4597              	.LBB3712:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4598              		.loc 14 24 0
 4599 0000 0123     		movs	r3, #1
 4600              	.LBE3712:
 4601              	.LBE3711:
  52:../mculib3/src/pin.h **** {
 4602              		.loc 14 52 0
 4603 0002 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 4604              	.LCFI25:
 4605              		.cfi_def_cfa_offset 32
 4606              		.cfi_offset 0, -32
 4607              		.cfi_offset 1, -28
 4608              		.cfi_offset 2, -24
 4609              		.cfi_offset 4, -20
 4610              		.cfi_offset 5, -16
 4611              		.cfi_offset 6, -12
 4612              		.cfi_offset 7, -8
 4613              		.cfi_offset 14, -4
 4614 0004 7749     		ldr	r1, .L408
 4615              	.LBB3732:
 4616              	.LBB3731:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4617              		.loc 14 24 0
 4618 0006 784A     		ldr	r2, .L408+4
 4619 0008 8C46     		mov	ip, r1
 4620 000a 1168     		ldr	r1, [r2]
 4621 000c 1942     		tst	r1, r3
 4622 000e 05D1     		bne	.L400
ARM GAS  /tmp/ccn6MZob.s 			page 163


 4623              	.LVL368:
 4624              	.LBB3713:
 4625              	.LBB3714:
 4626              	.LBB3715:
  19:../mculib3/src/pin.h **** 
 4627              		.loc 14 19 0
 4628 0010 9021     		movs	r1, #144
 4629 0012 6446     		mov	r4, ip
 4630 0014 C905     		lsls	r1, r1, #23
 4631 0016 2160     		str	r1, [r4]
 4632 0018 6360     		str	r3, [r4, #4]
 4633              	.LVL369:
 4634              	.LBE3715:
 4635              	.LBE3714:
 4636              	.LBE3713:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4637              		.loc 14 24 0
 4638 001a 1360     		str	r3, [r2]
 4639              	.L400:
 4640              	.LBB3716:
 4641              	.LBB3717:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4642              		.loc 18 67 0
 4643 001c 8022     		movs	r2, #128
 4644 001e 734B     		ldr	r3, .L408+8
 4645 0020 9202     		lsls	r2, r2, #10
 4646 0022 5969     		ldr	r1, [r3, #20]
 4647              	.LBE3717:
 4648              	.LBE3716:
 4649              	.LBB3719:
 4650              	.LBB3720:
 4651              	.LBB3721:
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4652              		.loc 15 132 0
 4653 0024 0C24     		movs	r4, #12
 4654              	.LBE3721:
 4655              	.LBE3720:
 4656              	.LBE3719:
 4657              	.LBB3728:
 4658              	.LBB3718:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4659              		.loc 18 67 0
 4660 0026 1143     		orrs	r1, r2
 4661 0028 5961     		str	r1, [r3, #20]
 4662              	.LBE3718:
 4663              	.LBE3728:
  27:../mculib3/src/pin.h ****       return pin;
 4664              		.loc 14 27 0
 4665 002a 6146     		mov	r1, ip
 4666              	.LBB3729:
 4667              	.LBB3724:
 4668              	.LBB3722:
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4669              		.loc 15 132 0
 4670 002c 0425     		movs	r5, #4
 4671              	.LBE3722:
 4672              	.LBE3724:
ARM GAS  /tmp/ccn6MZob.s 			page 164


 4673              	.LBE3729:
  27:../mculib3/src/pin.h ****       return pin;
 4674              		.loc 14 27 0
 4675 002e 0968     		ldr	r1, [r1]
 4676              	.LVL370:
 4677              	.LBB3730:
 4678              	.LBB3725:
 4679              	.LBB3723:
 132:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4680              		.loc 15 132 0
 4681 0030 0E68     		ldr	r6, [r1]
 4682 0032 A643     		bics	r6, r4
 4683 0034 3543     		orrs	r5, r6
 4684 0036 0D60     		str	r5, [r1]
 4685              	.LVL371:
 4686              	.LBE3723:
 4687              	.LBE3725:
 4688              	.LBB3726:
 4689              	.LBB3727:
 302:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4690              		.loc 15 302 0
 4691 0038 CD68     		ldr	r5, [r1, #12]
 4692 003a A543     		bics	r5, r4
 4693 003c CD60     		str	r5, [r1, #12]
 4694              	.LVL372:
 4695              	.LBE3727:
 4696              	.LBE3726:
 4697              	.LBE3730:
 4698              	.LBE3731:
 4699              	.LBE3732:
 4700              	.LBB3733:
 4701              	.LBB3734:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4702              		.loc 14 24 0
 4703 003e 0125     		movs	r5, #1
 4704 0040 6B49     		ldr	r1, .L408+12
 4705 0042 0E68     		ldr	r6, [r1]
 4706 0044 2E42     		tst	r6, r5
 4707 0046 05D1     		bne	.L401
 4708              	.LVL373:
 4709              	.LBB3735:
 4710              	.LBB3736:
 4711              	.LBB3737:
  19:../mculib3/src/pin.h **** 
 4712              		.loc 14 19 0
 4713 0048 9026     		movs	r6, #144
 4714 004a 6A4F     		ldr	r7, .L408+16
 4715 004c F605     		lsls	r6, r6, #23
 4716 004e 3E60     		str	r6, [r7]
 4717 0050 7C60     		str	r4, [r7, #4]
 4718              	.LVL374:
 4719              	.LBE3737:
 4720              	.LBE3736:
 4721              	.LBE3735:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4722              		.loc 14 24 0
 4723 0052 0D60     		str	r5, [r1]
ARM GAS  /tmp/ccn6MZob.s 			page 165


 4724              	.L401:
 4725              	.LBB3738:
 4726              	.LBB3739:
 4727              	.LBB3740:
 187:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4728              		.loc 15 187 0
 4729 0054 8024     		movs	r4, #128
 4730              	.LBE3740:
 4731              	.LBE3739:
 4732              	.LBE3738:
 4733              	.LBB3749:
 4734              	.LBB3750:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4735              		.loc 18 67 0
 4736 0056 5969     		ldr	r1, [r3, #20]
 4737              	.LBE3750:
 4738              	.LBE3749:
 4739              	.LBB3752:
 4740              	.LBB3744:
 4741              	.LBB3741:
 187:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4742              		.loc 15 187 0
 4743 0058 674D     		ldr	r5, .L408+20
 4744              	.LBE3741:
 4745              	.LBE3744:
 4746              	.LBE3752:
 4747              	.LBB3753:
 4748              	.LBB3751:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4749              		.loc 18 67 0
 4750 005a 0A43     		orrs	r2, r1
 4751 005c 5A61     		str	r2, [r3, #20]
 4752              	.LBE3751:
 4753              	.LBE3753:
  27:../mculib3/src/pin.h ****       return pin;
 4754              		.loc 14 27 0
 4755 005e 654A     		ldr	r2, .L408+16
 4756              	.LBB3754:
 4757              	.LBB3745:
 4758              	.LBB3742:
 187:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4759              		.loc 15 187 0
 4760 0060 6404     		lsls	r4, r4, #17
 4761              	.LBE3742:
 4762              	.LBE3745:
 4763              	.LBE3754:
  27:../mculib3/src/pin.h ****       return pin;
 4764              		.loc 14 27 0
 4765 0062 1268     		ldr	r2, [r2]
 4766              	.LVL375:
 4767              	.LBB3755:
 4768              	.LBB3746:
 4769              	.LBB3743:
 187:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4770              		.loc 15 187 0
 4771 0064 1168     		ldr	r1, [r2]
 4772 0066 2940     		ands	r1, r5
ARM GAS  /tmp/ccn6MZob.s 			page 166


 4773 0068 0C43     		orrs	r4, r1
 4774 006a 1460     		str	r4, [r2]
 4775              	.LVL376:
 4776              	.LBE3743:
 4777              	.LBE3746:
 4778              	.LBE3755:
 4779              	.LBE3734:
 4780              	.LBE3733:
 4781              	.LBB3758:
 4782              	.LBB3759:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4783              		.loc 14 24 0
 4784 006c 0124     		movs	r4, #1
 4785              	.LBE3759:
 4786              	.LBE3758:
 4787              	.LBB3783:
 4788              	.LBB3757:
 4789              	.LBB3756:
 4790              	.LBB3747:
 4791              	.LBB3748:
 348:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 349:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 350:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11)
 351:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 352:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR11 = p;
 353:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 354:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 355:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12)
 356:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 357:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR12 = p;
 4792              		.loc 15 357 0
 4793 006e D168     		ldr	r1, [r2, #12]
 4794 0070 2940     		ands	r1, r5
 4795 0072 D160     		str	r1, [r2, #12]
 4796              	.LVL377:
 4797              	.LBE3748:
 4798              	.LBE3747:
 4799              	.LBE3756:
 4800              	.LBE3757:
 4801              	.LBE3783:
 4802              	.LBB3784:
 4803              	.LBB3781:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4804              		.loc 14 24 0
 4805 0074 6149     		ldr	r1, .L408+24
 4806 0076 0D68     		ldr	r5, [r1]
 4807 0078 2542     		tst	r5, r4
 4808 007a 06D1     		bne	.L402
 4809              	.LVL378:
 4810              	.LBB3760:
 4811              	.LBB3761:
 4812              	.LBB3762:
  19:../mculib3/src/pin.h **** 
 4813              		.loc 14 19 0
 4814 007c 9025     		movs	r5, #144
 4815 007e 604A     		ldr	r2, .L408+28
 4816 0080 ED05     		lsls	r5, r5, #23
ARM GAS  /tmp/ccn6MZob.s 			page 167


 4817 0082 1560     		str	r5, [r2]
 4818 0084 0B25     		movs	r5, #11
 4819              	.LBE3762:
 4820              	.LBE3761:
 4821              	.LBE3760:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4822              		.loc 14 24 0
 4823 0086 0C60     		str	r4, [r1]
 4824              	.LBB3765:
 4825              	.LBB3764:
 4826              	.LBB3763:
  19:../mculib3/src/pin.h **** 
 4827              		.loc 14 19 0
 4828 0088 5560     		str	r5, [r2, #4]
 4829              	.LVL379:
 4830              	.L402:
 4831              	.LBE3763:
 4832              	.LBE3764:
 4833              	.LBE3765:
 4834              	.LBB3766:
 4835              	.LBB3767:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4836              		.loc 18 67 0
 4837 008a 8021     		movs	r1, #128
 4838              	.LBE3767:
 4839              	.LBE3766:
 4840              	.LBB3770:
 4841              	.LBB3771:
 4842              	.LBB3772:
 182:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4843              		.loc 15 182 0
 4844 008c 8025     		movs	r5, #128
 4845              	.LBE3772:
 4846              	.LBE3771:
 4847              	.LBE3770:
 4848              	.LBB3777:
 4849              	.LBB3768:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4850              		.loc 18 67 0
 4851 008e 5C69     		ldr	r4, [r3, #20]
 4852 0090 8902     		lsls	r1, r1, #10
 4853 0092 2143     		orrs	r1, r4
 4854              	.LBE3768:
 4855              	.LBE3777:
  27:../mculib3/src/pin.h ****       return pin;
 4856              		.loc 14 27 0
 4857 0094 5A4A     		ldr	r2, .L408+28
 4858              	.LBB3778:
 4859              	.LBB3769:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4860              		.loc 18 67 0
 4861 0096 5961     		str	r1, [r3, #20]
 4862              	.LBE3769:
 4863              	.LBE3778:
  27:../mculib3/src/pin.h ****       return pin;
 4864              		.loc 14 27 0
 4865 0098 1168     		ldr	r1, [r2]
ARM GAS  /tmp/ccn6MZob.s 			page 168


 4866              	.LVL380:
 4867              	.LBB3779:
 4868              	.LBB3774:
 4869              	.LBB3773:
 182:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4870              		.loc 15 182 0
 4871 009a 5A4E     		ldr	r6, .L408+32
 4872 009c 0C68     		ldr	r4, [r1]
 4873 009e ED03     		lsls	r5, r5, #15
 4874 00a0 3440     		ands	r4, r6
 4875 00a2 2543     		orrs	r5, r4
 4876 00a4 0D60     		str	r5, [r1]
 4877              	.LVL381:
 4878              	.LBE3773:
 4879              	.LBE3774:
 4880              	.LBE3779:
 4881              	.LBE3781:
 4882              	.LBE3784:
 4883              	.LBB3785:
 4884              	.LBB3786:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4885              		.loc 14 24 0
 4886 00a6 0125     		movs	r5, #1
 4887              	.LBE3786:
 4888              	.LBE3785:
 4889              	.LBB3805:
 4890              	.LBB3782:
 4891              	.LBB3780:
 4892              	.LBB3775:
 4893              	.LBB3776:
 352:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4894              		.loc 15 352 0
 4895 00a8 CC68     		ldr	r4, [r1, #12]
 4896 00aa 3440     		ands	r4, r6
 4897 00ac CC60     		str	r4, [r1, #12]
 4898              	.LVL382:
 4899              	.LBE3776:
 4900              	.LBE3775:
 4901              	.LBE3780:
 4902              	.LBE3782:
 4903              	.LBE3805:
 4904              	.LBB3806:
 4905              	.LBB3803:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4906              		.loc 14 24 0
 4907 00ae 564C     		ldr	r4, .L408+36
 4908 00b0 5649     		ldr	r1, .L408+40
 4909 00b2 2668     		ldr	r6, [r4]
 4910 00b4 2E42     		tst	r6, r5
 4911 00b6 05D1     		bne	.L403
 4912              	.LVL383:
 4913              	.LBB3787:
 4914              	.LBB3788:
 4915              	.LBB3789:
  19:../mculib3/src/pin.h **** 
 4916              		.loc 14 19 0
 4917 00b8 9026     		movs	r6, #144
ARM GAS  /tmp/ccn6MZob.s 			page 169


 4918 00ba F605     		lsls	r6, r6, #23
 4919 00bc 0E60     		str	r6, [r1]
 4920 00be 0A26     		movs	r6, #10
 4921              	.LBE3789:
 4922              	.LBE3788:
 4923              	.LBE3787:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4924              		.loc 14 24 0
 4925 00c0 2560     		str	r5, [r4]
 4926              	.LBB3792:
 4927              	.LBB3791:
 4928              	.LBB3790:
  19:../mculib3/src/pin.h **** 
 4929              		.loc 14 19 0
 4930 00c2 4E60     		str	r6, [r1, #4]
 4931              	.LVL384:
 4932              	.L403:
 4933              	.LBE3790:
 4934              	.LBE3791:
 4935              	.LBE3792:
 4936              	.LBB3793:
 4937              	.LBB3794:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 4938              		.loc 18 67 0
 4939 00c4 8027     		movs	r7, #128
 4940 00c6 5C69     		ldr	r4, [r3, #20]
 4941 00c8 BF02     		lsls	r7, r7, #10
 4942 00ca 3C43     		orrs	r4, r7
 4943 00cc 5C61     		str	r4, [r3, #20]
 4944              	.LBE3794:
 4945              	.LBE3793:
  27:../mculib3/src/pin.h ****       return pin;
 4946              		.loc 14 27 0
 4947 00ce 0C68     		ldr	r4, [r1]
 4948              	.LVL385:
 4949              	.LBB3795:
 4950              	.LBB3796:
 4951              	.LBB3797:
 177:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4952              		.loc 15 177 0
 4953 00d0 4F4D     		ldr	r5, .L408+44
 4954 00d2 2668     		ldr	r6, [r4]
 4955 00d4 2A00     		movs	r2, r5
 4956 00d6 2E40     		ands	r6, r5
 4957 00d8 8025     		movs	r5, #128
 4958 00da 6D03     		lsls	r5, r5, #13
 4959 00dc 3543     		orrs	r5, r6
 4960              	.LBE3797:
 4961              	.LBE3796:
 4962              	.LBE3795:
 4963              	.LBE3803:
 4964              	.LBE3806:
 4965              	.LBB3807:
 4966              	.LBB3808:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4967              		.loc 14 24 0
 4968 00de 0126     		movs	r6, #1
ARM GAS  /tmp/ccn6MZob.s 			page 170


 4969              	.LBE3808:
 4970              	.LBE3807:
 4971              	.LBB3830:
 4972              	.LBB3804:
 4973              	.LBB3802:
 4974              	.LBB3799:
 4975              	.LBB3798:
 177:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4976              		.loc 15 177 0
 4977 00e0 2560     		str	r5, [r4]
 4978              	.LVL386:
 4979              	.LBE3798:
 4980              	.LBE3799:
 4981              	.LBB3800:
 4982              	.LBB3801:
 347:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 4983              		.loc 15 347 0
 4984 00e2 E568     		ldr	r5, [r4, #12]
 4985 00e4 1540     		ands	r5, r2
 4986 00e6 E560     		str	r5, [r4, #12]
 4987              	.LVL387:
 4988              	.LBE3801:
 4989              	.LBE3800:
 4990              	.LBE3802:
 4991              	.LBE3804:
 4992              	.LBE3830:
 4993              	.LBB3831:
 4994              	.LBB3829:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4995              		.loc 14 24 0
 4996 00e8 4A4D     		ldr	r5, .L408+48
 4997 00ea 0197     		str	r7, [sp, #4]
 4998 00ec 2C68     		ldr	r4, [r5]
 4999 00ee 3440     		ands	r4, r6
 5000 00f0 04D1     		bne	.L404
 5001              	.LVL388:
 5002              	.LBB3809:
 5003              	.LBB3810:
 5004              	.LBB3811:
  19:../mculib3/src/pin.h **** 
 5005              		.loc 14 19 0
 5006 00f2 9022     		movs	r2, #144
 5007 00f4 484F     		ldr	r7, .L408+52
 5008 00f6 D205     		lsls	r2, r2, #23
 5009 00f8 14C7     		stmia	r7!, {r2, r4}
 5010              	.LVL389:
 5011              	.LBE3811:
 5012              	.LBE3810:
 5013              	.LBE3809:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5014              		.loc 14 24 0
 5015 00fa 2E60     		str	r6, [r5]
 5016              	.L404:
 5017              	.LBB3812:
 5018              	.LBB3813:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5019              		.loc 18 67 0
ARM GAS  /tmp/ccn6MZob.s 			page 171


 5020 00fc 5F69     		ldr	r7, [r3, #20]
 5021 00fe 019C     		ldr	r4, [sp, #4]
 5022              	.LBE3813:
 5023              	.LBE3812:
 5024              	.LBB3816:
 5025              	.LBB3817:
 5026              	.LBB3818:
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5027              		.loc 15 127 0
 5028 0100 0126     		movs	r6, #1
 5029              	.LBE3818:
 5030              	.LBE3817:
 5031              	.LBE3816:
 5032              	.LBB3825:
 5033              	.LBB3814:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5034              		.loc 18 67 0
 5035 0102 3C43     		orrs	r4, r7
 5036              	.LBE3814:
 5037              	.LBE3825:
 5038              	.LBB3826:
 5039              	.LBB3821:
 5040              	.LBB3819:
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5041              		.loc 15 127 0
 5042 0104 0327     		movs	r7, #3
 5043              	.LBE3819:
 5044              	.LBE3821:
 5045              	.LBE3826:
 5046              	.LBB3827:
 5047              	.LBB3815:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5048              		.loc 18 67 0
 5049 0106 5C61     		str	r4, [r3, #20]
 5050              	.LBE3815:
 5051              	.LBE3827:
  27:../mculib3/src/pin.h ****       return pin;
 5052              		.loc 14 27 0
 5053 0108 434C     		ldr	r4, .L408+52
 5054 010a 2568     		ldr	r5, [r4]
 5055              	.LVL390:
 5056              	.LBB3828:
 5057              	.LBB3822:
 5058              	.LBB3820:
 127:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5059              		.loc 15 127 0
 5060 010c 2C68     		ldr	r4, [r5]
 5061 010e BC43     		bics	r4, r7
 5062 0110 3443     		orrs	r4, r6
 5063 0112 2C60     		str	r4, [r5]
 5064              	.LVL391:
 5065              	.LBE3820:
 5066              	.LBE3822:
 5067              	.LBB3823:
 5068              	.LBB3824:
 297:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5069              		.loc 15 297 0
ARM GAS  /tmp/ccn6MZob.s 			page 172


 5070 0114 EC68     		ldr	r4, [r5, #12]
 5071 0116 BC43     		bics	r4, r7
 5072 0118 EC60     		str	r4, [r5, #12]
 5073              	.LVL392:
 5074              	.LBE3824:
 5075              	.LBE3823:
 5076              	.LBE3828:
 5077              	.LBE3829:
 5078              	.LBE3831:
 5079              	.LBB3832:
 5080              	.LBB3833:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5081              		.loc 14 24 0
 5082 011a 404C     		ldr	r4, .L408+56
 5083 011c 2268     		ldr	r2, [r4]
 5084 011e 3242     		tst	r2, r6
 5085 0120 06D1     		bne	.L405
 5086              	.LVL393:
 5087              	.LBB3834:
 5088              	.LBB3835:
 5089              	.LBB3836:
  19:../mculib3/src/pin.h **** 
 5090              		.loc 14 19 0
 5091 0122 9027     		movs	r7, #144
 5092 0124 3E4D     		ldr	r5, .L408+60
 5093 0126 FF05     		lsls	r7, r7, #23
 5094 0128 2F60     		str	r7, [r5]
 5095 012a 0927     		movs	r7, #9
 5096              	.LBE3836:
 5097              	.LBE3835:
 5098              	.LBE3834:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5099              		.loc 14 24 0
 5100 012c 2660     		str	r6, [r4]
 5101              	.LBB3839:
 5102              	.LBB3838:
 5103              	.LBB3837:
  19:../mculib3/src/pin.h **** 
 5104              		.loc 14 19 0
 5105 012e 6F60     		str	r7, [r5, #4]
 5106              	.LVL394:
 5107              	.L405:
 5108              	.LBE3837:
 5109              	.LBE3838:
 5110              	.LBE3839:
 5111              	.LBB3840:
 5112              	.LBB3841:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5113              		.loc 18 67 0
 5114 0130 8024     		movs	r4, #128
 5115 0132 5D69     		ldr	r5, [r3, #20]
 5116 0134 A402     		lsls	r4, r4, #10
 5117 0136 2C43     		orrs	r4, r5
 5118              	.LBE3841:
 5119              	.LBE3840:
 5120              	.LBB3843:
 5121              	.LBB3844:
ARM GAS  /tmp/ccn6MZob.s 			page 173


 5122              	.LBB3845:
 172:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5123              		.loc 15 172 0
 5124 0138 8025     		movs	r5, #128
 5125              	.LBE3845:
 5126              	.LBE3844:
 5127              	.LBE3843:
 5128              	.LBB3854:
 5129              	.LBB3842:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5130              		.loc 18 67 0
 5131 013a 5C61     		str	r4, [r3, #20]
 5132              	.LBE3842:
 5133              	.LBE3854:
  27:../mculib3/src/pin.h ****       return pin;
 5134              		.loc 14 27 0
 5135 013c 384C     		ldr	r4, .L408+60
 5136              	.LBB3855:
 5137              	.LBB3848:
 5138              	.LBB3846:
 172:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5139              		.loc 15 172 0
 5140 013e 394F     		ldr	r7, .L408+64
 5141              	.LBE3846:
 5142              	.LBE3848:
 5143              	.LBE3855:
  27:../mculib3/src/pin.h ****       return pin;
 5144              		.loc 14 27 0
 5145 0140 2468     		ldr	r4, [r4]
 5146              	.LVL395:
 5147              	.LBB3856:
 5148              	.LBB3849:
 5149              	.LBB3847:
 172:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5150              		.loc 15 172 0
 5151 0142 ED02     		lsls	r5, r5, #11
 5152 0144 2668     		ldr	r6, [r4]
 5153 0146 3E40     		ands	r6, r7
 5154 0148 3543     		orrs	r5, r6
 5155 014a 2560     		str	r5, [r4]
 5156              	.LVL396:
 5157              	.LBE3847:
 5158              	.LBE3849:
 5159              	.LBB3850:
 5160              	.LBB3851:
 342:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5161              		.loc 15 342 0
 5162 014c E568     		ldr	r5, [r4, #12]
 5163 014e 2F40     		ands	r7, r5
 5164              	.LBE3851:
 5165              	.LBE3850:
 5166              	.LBE3856:
 5167              	.LBE3833:
 5168              	.LBE3832:
 5169              	.LBB3859:
 5170              	.LBB3860:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
ARM GAS  /tmp/ccn6MZob.s 			page 174


 5171              		.loc 14 24 0
 5172 0150 0125     		movs	r5, #1
 5173              	.LBE3860:
 5174              	.LBE3859:
 5175              	.LBB3887:
 5176              	.LBB3858:
 5177              	.LBB3857:
 5178              	.LBB3853:
 5179              	.LBB3852:
 342:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5180              		.loc 15 342 0
 5181 0152 E760     		str	r7, [r4, #12]
 5182              	.LVL397:
 5183              	.LBE3852:
 5184              	.LBE3853:
 5185              	.LBE3857:
 5186              	.LBE3858:
 5187              	.LBE3887:
 5188              	.LBB3888:
 5189              	.LBB3885:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5190              		.loc 14 24 0
 5191 0154 344C     		ldr	r4, .L408+68
 5192 0156 2268     		ldr	r2, [r4]
 5193 0158 2A42     		tst	r2, r5
 5194 015a 06D1     		bne	.L406
 5195              	.LVL398:
 5196              	.LBB3861:
 5197              	.LBB3862:
 5198              	.LBB3863:
  19:../mculib3/src/pin.h **** 
 5199              		.loc 14 19 0
 5200 015c 9027     		movs	r7, #144
 5201 015e 334E     		ldr	r6, .L408+72
 5202 0160 FF05     		lsls	r7, r7, #23
 5203 0162 3760     		str	r7, [r6]
 5204 0164 0827     		movs	r7, #8
 5205              	.LBE3863:
 5206              	.LBE3862:
 5207              	.LBE3861:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5208              		.loc 14 24 0
 5209 0166 2560     		str	r5, [r4]
 5210              	.LBB3866:
 5211              	.LBB3865:
 5212              	.LBB3864:
  19:../mculib3/src/pin.h **** 
 5213              		.loc 14 19 0
 5214 0168 7760     		str	r7, [r6, #4]
 5215              	.LVL399:
 5216              	.L406:
 5217              	.LBE3864:
 5218              	.LBE3865:
 5219              	.LBE3866:
 5220              	.LBB3867:
 5221              	.LBB3868:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
ARM GAS  /tmp/ccn6MZob.s 			page 175


 5222              		.loc 18 67 0
 5223 016a 8024     		movs	r4, #128
 5224 016c 5D69     		ldr	r5, [r3, #20]
 5225 016e A402     		lsls	r4, r4, #10
 5226 0170 2C43     		orrs	r4, r5
 5227              	.LBE3868:
 5228              	.LBE3867:
 5229              	.LBB3870:
 5230              	.LBB3871:
 5231              	.LBB3872:
 167:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5232              		.loc 15 167 0
 5233 0172 8025     		movs	r5, #128
 5234              	.LBE3872:
 5235              	.LBE3871:
 5236              	.LBE3870:
 5237              	.LBB3881:
 5238              	.LBB3869:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 5239              		.loc 18 67 0
 5240 0174 5C61     		str	r4, [r3, #20]
 5241              	.LBE3869:
 5242              	.LBE3881:
  27:../mculib3/src/pin.h ****       return pin;
 5243              		.loc 14 27 0
 5244 0176 2D4C     		ldr	r4, .L408+72
 5245              	.LBB3882:
 5246              	.LBB3875:
 5247              	.LBB3873:
 167:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5248              		.loc 15 167 0
 5249 0178 2D4F     		ldr	r7, .L408+76
 5250              	.LBE3873:
 5251              	.LBE3875:
 5252              	.LBE3882:
  27:../mculib3/src/pin.h ****       return pin;
 5253              		.loc 14 27 0
 5254 017a 2468     		ldr	r4, [r4]
 5255              	.LVL400:
 5256              	.LBB3883:
 5257              	.LBB3876:
 5258              	.LBB3874:
 167:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5259              		.loc 15 167 0
 5260 017c 6D02     		lsls	r5, r5, #9
 5261 017e 2668     		ldr	r6, [r4]
 5262 0180 3E40     		ands	r6, r7
 5263 0182 3543     		orrs	r5, r6
 5264 0184 2560     		str	r5, [r4]
 5265              	.LVL401:
 5266              	.LBE3874:
 5267              	.LBE3876:
 5268              	.LBB3877:
 5269              	.LBB3878:
 337:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5270              		.loc 15 337 0
 5271 0186 E568     		ldr	r5, [r4, #12]
ARM GAS  /tmp/ccn6MZob.s 			page 176


 5272 0188 2F40     		ands	r7, r5
 5273              	.LBE3878:
 5274              	.LBE3877:
 5275              	.LBE3883:
 5276              	.LBE3885:
 5277              	.LBE3888:
 5278              	.LBB3889:
 5279              	.LBB3890:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5280              		.loc 14 24 0
 5281 018a 0125     		movs	r5, #1
 5282              	.LBE3890:
 5283              	.LBE3889:
 5284              	.LBB3916:
 5285              	.LBB3886:
 5286              	.LBB3884:
 5287              	.LBB3880:
 5288              	.LBB3879:
 337:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5289              		.loc 15 337 0
 5290 018c E760     		str	r7, [r4, #12]
 5291              	.LVL402:
 5292              	.LBE3879:
 5293              	.LBE3880:
 5294              	.LBE3884:
 5295              	.LBE3886:
 5296              	.LBE3916:
 5297              	.LBB3917:
 5298              	.LBB3914:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5299              		.loc 14 24 0
 5300 018e 294C     		ldr	r4, .L408+80
 5301 0190 2268     		ldr	r2, [r4]
 5302 0192 2A42     		tst	r2, r5
 5303 0194 04D1     		bne	.L407
 5304              	.LVL403:
 5305              	.LBB3891:
 5306              	.LBB3892:
 5307              	.LBB3893:
  19:../mculib3/src/pin.h **** 
 5308              		.loc 14 19 0
 5309 0196 0F27     		movs	r7, #15
 5310 0198 274E     		ldr	r6, .L408+84
 5311 019a 284A     		ldr	r2, .L408+88
 5312              	.LBE3893:
 5313              	.LBE3892:
 5314              	.LBE3891:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 5315              		.loc 14 24 0
 5316 019c 2560     		str	r5, [r4]
 5317              	.LBB3896:
 5318              	.LBB3895:
 5319              	.LBB3894:
  19:../mculib3/src/pin.h **** 
 5320              		.loc 14 19 0
 5321 019e 84C6     		stmia	r6!, {r2, r7}
 5322              	.LVL404:
ARM GAS  /tmp/ccn6MZob.s 			page 177


 5323              	.L407:
 5324              	.LBE3894:
 5325              	.LBE3895:
 5326              	.LBE3896:
 5327              	.LBB3897:
 5328              	.LBB3898:
 5329              		.loc 18 68 0
 5330 01a0 8024     		movs	r4, #128
 5331              	.LBE3898:
 5332              	.LBE3897:
 5333              	.LBB3901:
 5334              	.LBB3902:
 5335              	.LBB3903:
 202:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5336              		.loc 15 202 0
 5337 01a2 8026     		movs	r6, #128
 5338              	.LBE3903:
 5339              	.LBE3902:
 5340              	.LBE3901:
 5341              	.LBB3910:
 5342              	.LBB3899:
 5343              		.loc 18 68 0
 5344 01a4 5D69     		ldr	r5, [r3, #20]
 5345 01a6 E402     		lsls	r4, r4, #11
 5346 01a8 2C43     		orrs	r4, r5
 5347              	.LBE3899:
 5348              	.LBE3910:
  27:../mculib3/src/pin.h ****       return pin;
 5349              		.loc 14 27 0
 5350 01aa 234D     		ldr	r5, .L408+84
 5351              	.LBB3911:
 5352              	.LBB3900:
 5353              		.loc 18 68 0
 5354 01ac 5C61     		str	r4, [r3, #20]
 5355              	.LBE3900:
 5356              	.LBE3911:
  27:../mculib3/src/pin.h ****       return pin;
 5357              		.loc 14 27 0
 5358 01ae 2C68     		ldr	r4, [r5]
 5359              	.LVL405:
 5360              	.LBB3912:
 5361              	.LBB3906:
 5362              	.LBB3904:
 202:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5363              		.loc 15 202 0
 5364 01b0 F605     		lsls	r6, r6, #23
 5365 01b2 2368     		ldr	r3, [r4]
 5366              	.LBE3904:
 5367              	.LBE3906:
 5368              	.LBE3912:
 5369              	.LBE3914:
 5370              	.LBE3917:
 5371              		.loc 14 55 0
 5372              		@ sp needed
 5373              	.LBB3918:
 5374              	.LBB3915:
 5375              	.LBB3913:
ARM GAS  /tmp/ccn6MZob.s 			page 178


 5376              	.LBB3907:
 5377              	.LBB3905:
 202:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 5378              		.loc 15 202 0
 5379 01b4 9B00     		lsls	r3, r3, #2
 5380 01b6 9B08     		lsrs	r3, r3, #2
 5381 01b8 3343     		orrs	r3, r6
 5382 01ba 2360     		str	r3, [r4]
 5383              	.LVL406:
 5384              	.LBE3905:
 5385              	.LBE3907:
 5386              	.LBB3908:
 5387              	.LBB3909:
 358:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 359:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 360:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13)
 361:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 362:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR13 = p;
 363:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 364:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 365:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14)
 366:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 367:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR14 = p;
 368:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 369:../mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 370:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15)
 371:../mculib3/src/periph/gpio_f0_f4_f7.h ****    {
 372:../mculib3/src/periph/gpio_f0_f4_f7.h ****       PUPDR.PUPDR15 = p;
 5388              		.loc 15 372 0
 5389 01bc E368     		ldr	r3, [r4, #12]
 5390 01be 9B00     		lsls	r3, r3, #2
 5391 01c0 9B08     		lsrs	r3, r3, #2
 5392 01c2 E360     		str	r3, [r4, #12]
 5393              	.LVL407:
 5394              	.LBE3909:
 5395              	.LBE3908:
 5396              	.LBE3913:
 5397              	.LBE3915:
 5398              	.LBE3918:
 5399              	.LBB3919:
 5400              	.LBB3920:
 5401              	.LBB3921:
 5402              	.LBB3922:
 5403              	.LBB3923:
 5404              	.LBB3924:
 5405              	.LBB3925:
 5406              	.LBB3926:
 5407              	.LBB3927:
 5408              	.LBB3928:
 5409              	.LBB3929:
 5410              		.loc 25 126 0
 5411 01c4 194B     		ldr	r3, .L408+72
 5412              	.LBE3929:
 5413              	.LBE3928:
 5414              	.LBB3931:
 5415              	.LBB3932:
 5416              	.LBB3933:
ARM GAS  /tmp/ccn6MZob.s 			page 179


 5417 01c6 0560     		str	r5, [r0]
 5418              	.LVL408:
 5419              	.LBE3933:
 5420              	.LBE3932:
 5421              	.LBE3931:
 5422              	.LBB3934:
 5423              	.LBB3930:
 5424 01c8 4360     		str	r3, [r0, #4]
 5425              	.LVL409:
 5426              	.LBE3930:
 5427              	.LBE3934:
 5428              	.LBE3927:
 5429              	.LBB3935:
 5430              	.LBB3936:
 5431 01ca 154B     		ldr	r3, .L408+60
 5432              	.LBE3936:
 5433              	.LBE3935:
 5434              	.LBE3926:
 5435              	.LBE3925:
 5436              	.LBB3942:
 5437              	.LBB3943:
 5438 01cc 0161     		str	r1, [r0, #16]
 5439              	.LBE3943:
 5440              	.LBE3942:
 5441              	.LBB3944:
 5442              	.LBB3939:
 5443              	.LBB3938:
 5444              	.LBB3937:
 5445 01ce 8360     		str	r3, [r0, #8]
 5446              	.LVL410:
 5447              	.LBE3937:
 5448              	.LBE3938:
 5449              	.LBE3939:
 5450              	.LBB3940:
 5451              	.LBB3941:
 5452 01d0 114B     		ldr	r3, .L408+52
 5453 01d2 C360     		str	r3, [r0, #12]
 5454              	.LVL411:
 5455              	.LBE3941:
 5456              	.LBE3940:
 5457              	.LBE3944:
 5458              	.LBE3924:
 5459              	.LBB3945:
 5460              	.LBB3946:
 5461 01d4 0A4B     		ldr	r3, .L408+28
 5462 01d6 4361     		str	r3, [r0, #20]
 5463              	.LVL412:
 5464              	.LBE3946:
 5465              	.LBE3945:
 5466              	.LBE3923:
 5467              	.LBB3947:
 5468              	.LBB3948:
 5469 01d8 064B     		ldr	r3, .L408+16
 5470 01da 8361     		str	r3, [r0, #24]
 5471              	.LVL413:
 5472              	.LBE3948:
 5473              	.LBE3947:
ARM GAS  /tmp/ccn6MZob.s 			page 180


 5474              	.LBE3922:
 5475              	.LBB3949:
 5476              	.LBB3950:
 5477 01dc 6346     		mov	r3, ip
 5478 01de C361     		str	r3, [r0, #28]
 5479              	.LVL414:
 5480              	.LBE3950:
 5481              	.LBE3949:
 5482              	.LBE3921:
 5483              	.LBE3920:
 5484              	.LBE3919:
 5485              		.loc 14 55 0
 5486 01e0 FEBD     		pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 5487              	.L409:
 5488 01e2 C046     		.align	2
 5489              	.L408:
 5490 01e4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5491 01e8 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5492 01ec 00100240 		.word	1073876992
 5493 01f0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 5494 01f4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5495 01f8 FFFFFFFC 		.word	-50331649
 5496 01fc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 5497 0200 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5498 0204 FFFF3FFF 		.word	-12582913
 5499 0208 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 5500 020c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5501 0210 FFFFCFFF 		.word	-3145729
 5502 0214 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5503 0218 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5504 021c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5505 0220 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5506 0224 FFFFF3FF 		.word	-786433
 5507 0228 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5508 022c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5509 0230 FFFFFCFF 		.word	-196609
 5510 0234 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 5511 0238 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 5512 023c 00040048 		.word	1207960576
 5513              		.cfi_endproc
 5514              	.LFE4372:
 5516              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3EL
 5517              		.thumb_set _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS
 5518              		.section	.text._ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j,"axG",%progbits,_ZN11ADC_avera
 5519              		.align	1
 5520              		.weak	_ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j
 5521              		.syntax unified
 5522              		.code	16
 5523              		.thumb_func
 5524              		.fpu softvfp
 5526              	_ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j:
 5527              	.LFB4381:
 128:../mculib3/src/adc.h **** ADC_average& ADC_average::make (size_t conversion_qty)
 5528              		.loc 2 128 0
 5529              		.cfi_startproc
 5530              		@ args = 0, pretend = 0, frame = 0
 5531              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccn6MZob.s 			page 181


 5532              	.LVL415:
 132:../mculib3/src/adc.h ****     static auto res = ADC_average {
 5533              		.loc 2 132 0
 5534 0000 0123     		movs	r3, #1
 5535 0002 3B49     		ldr	r1, .L416
 128:../mculib3/src/adc.h **** ADC_average& ADC_average::make (size_t conversion_qty)
 5536              		.loc 2 128 0
 5537 0004 70B5     		push	{r4, r5, r6, lr}
 5538              	.LCFI26:
 5539              		.cfi_def_cfa_offset 16
 5540              		.cfi_offset 4, -16
 5541              		.cfi_offset 5, -12
 5542              		.cfi_offset 6, -8
 5543              		.cfi_offset 14, -4
 132:../mculib3/src/adc.h ****     static auto res = ADC_average {
 5544              		.loc 2 132 0
 5545 0006 0A68     		ldr	r2, [r1]
 5546 0008 3A4C     		ldr	r4, .L416+4
 5547 000a 1340     		ands	r3, r2
 5548 000c 23D1     		bne	.L411
 5549              	.LVL416:
 5550              	.LBB4001:
 5551              	.LBB4002:
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
 5552              		.loc 2 88 0
 5553 000e A061     		str	r0, [r4, #24]
 5554 0010 0F20     		movs	r0, #15
 5555              	.LVL417:
 5556 0012 394A     		ldr	r2, .L416+8
 5557              	.LBB4003:
 5558              	.LBB4004:
  12:../mculib3/src/list.h **** {
 5559              		.loc 4 12 0
 5560 0014 A360     		str	r3, [r4, #8]
 5561              	.LBE4004:
 5562              	.LBE4003:
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
 5563              		.loc 2 88 0
 5564 0016 0832     		adds	r2, r2, #8
 5565 0018 2260     		str	r2, [r4]
 5566 001a 384A     		ldr	r2, .L416+12
 5567              	.LBB4006:
 5568              	.LBB4005:
  12:../mculib3/src/list.h **** {
 5569              		.loc 4 12 0
 5570 001c E360     		str	r3, [r4, #12]
 5571              	.LVL418:
 5572              	.LBE4005:
 5573              	.LBE4006:
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
 5574              		.loc 2 88 0
 5575 001e 2262     		str	r2, [r4, #32]
 5576 0020 374A     		ldr	r2, .L416+16
 5577              	.LBB4007:
 5578              	.LBB4008:
  12:../mculib3/src/interrupt.h **** {
 5579              		.loc 7 12 0
ARM GAS  /tmp/ccn6MZob.s 			page 182


 5580 0022 6360     		str	r3, [r4, #4]
 5581              	.LVL419:
 5582              	.LBE4008:
 5583              	.LBE4007:
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
 5584              		.loc 2 88 0
 5585 0024 6262     		str	r2, [r4, #36]
 5586 0026 374A     		ldr	r2, .L416+20
 5587 0028 2361     		str	r3, [r4, #16]
 5588 002a 6361     		str	r3, [r4, #20]
 5589 002c E361     		str	r3, [r4, #28]
 5590              	.LBB4009:
 5591              	.LBB4010:
 5592              	.LBB4011:
 5593              	.LBB4012:
 5594              	.LBB4013:
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 5595              		.loc 3 271 0
 5596 002e A363     		str	r3, [r4, #56]
 5597              	.LBE4013:
 5598              	.LBE4012:
 5599              	.LBE4011:
 5600              	.LBE4010:
 5601              	.LBE4009:
 5602              	.LBB4014:
 5603              	.LBB4015:
  32:../mculib3/src/interrupt.h ****         if (p) {
 5604              		.loc 7 32 0
 5605 0030 1368     		ldr	r3, [r2]
 5606              	.LBE4015:
 5607              	.LBE4014:
  88:../mculib3/src/adc.h ****       , adc_periph     {adc_periph}
 5608              		.loc 2 88 0
 5609 0032 A262     		str	r2, [r4, #40]
 5610 0034 E062     		str	r0, [r4, #44]
 5611              	.LVL420:
 5612              	.LBB4017:
 5613              	.LBB4016:
  33:../mculib3/src/interrupt.h ****             while (p->next)
 5614              		.loc 7 33 0
 5615 0036 002B     		cmp	r3, #0
 5616 0038 02D1     		bne	.L413
  38:../mculib3/src/interrupt.h ****         } 
 5617              		.loc 7 38 0
 5618 003a 1460     		str	r4, [r2]
 5619 003c 04E0     		b	.L414
 5620              	.L415:
  34:../mculib3/src/interrupt.h ****                 p = p->next;
 5621              		.loc 7 34 0
 5622 003e 1300     		movs	r3, r2
 5623              	.LVL421:
 5624              	.L413:
 5625 0040 5A68     		ldr	r2, [r3, #4]
 5626 0042 002A     		cmp	r2, #0
 5627 0044 FBD1     		bne	.L415
  36:../mculib3/src/interrupt.h ****         } else {  
 5628              		.loc 7 36 0
ARM GAS  /tmp/ccn6MZob.s 			page 183


 5629 0046 5C60     		str	r4, [r3, #4]
 5630              	.L414:
 5631              	.LVL422:
 5632              	.LBE4016:
 5633              	.LBE4017:
 5634              	.LBE4002:
 5635              	.LBE4001:
 132:../mculib3/src/adc.h ****     static auto res = ADC_average {
 5636              		.loc 2 132 0
 5637 0048 0123     		movs	r3, #1
 5638 004a 2F4A     		ldr	r2, .L416+24
 5639 004c 0B60     		str	r3, [r1]
 5640 004e 2000     		movs	r0, r4
 5641 0050 2E49     		ldr	r1, .L416+28
 5642 0052 FFF7FEFF 		bl	__aeabi_atexit
 5643              	.LVL423:
 5644              	.L411:
 5645              	.LBB4018:
 5646              	.LBB4019:
  69:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
  70:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOD)  AHBENR .IOPDEN  = true;
  71:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOF)  AHBENR .IOPFEN  = true;
  72:../mculib3/src/periph/rcc_f0.h **** 
  73:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::USART1) APB2ENR.USART1EN  = true;
  74:../mculib3/src/periph/rcc_f0.h **** 
  75:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM1)   APB2ENR.TIM1EN  = true;
  76:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM3)   APB1ENR.TIM3EN  = true;
  77:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM14)  APB1ENR.TIM14EN = true;
  78:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM16)  APB2ENR.TIM16EN = true;
  79:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM17)  APB2ENR.TIM17EN = true;
  80:../mculib3/src/periph/rcc_f0.h **** 
  81:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1)         AHBENR.DMAEN = true;
  82:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream1) AHBENR.DMAEN = true;
  83:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream2) AHBENR.DMAEN = true;
  84:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream3) AHBENR.DMAEN = true;
  85:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream4) AHBENR.DMAEN = true;
  86:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream5) AHBENR.DMAEN = true;
  87:../mculib3/src/periph/rcc_f0.h **** 
  88:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::ADC1)   APB2ENR.ADC1EN = true;
 5647              		.loc 18 88 0
 5648 0056 8023     		movs	r3, #128
 5649              	.LBE4019:
 5650              	.LBE4018:
 5651              	.LBB4022:
 5652              	.LBB4023:
  37:../mculib3/src/periph/adc_f0.h ****     ADC& set (Sample_time v) { SMPR.SMP    = v;    return *this; }
 5653              		.loc 23 37 0
 5654 0058 1821     		movs	r1, #24
 5655              	.LBE4023:
 5656              	.LBE4022:
 5657              	.LBB4026:
 5658              	.LBB4020:
 5659              		.loc 18 88 0
 5660 005a 2D48     		ldr	r0, .L416+32
 5661 005c 9B00     		lsls	r3, r3, #2
 5662 005e 8269     		ldr	r2, [r0, #24]
 5663              	.LBE4020:
ARM GAS  /tmp/ccn6MZob.s 			page 184


 5664              	.LBE4026:
 5665              	.LBB4027:
 5666              	.LBB4028:
  33:../mculib3/src/periph/adc_f0.h ****     ADC& set (DMA_mode v)    { CFGR.DMACFG = v;    return *this; }
 5667              		.loc 23 33 0
 5668 0060 0125     		movs	r5, #1
 5669              	.LBE4028:
 5670              	.LBE4027:
 5671              	.LBB4031:
 5672              	.LBB4021:
 5673              		.loc 18 88 0
 5674 0062 1343     		orrs	r3, r2
 5675 0064 8361     		str	r3, [r0, #24]
 5676              	.LBE4021:
 5677              	.LBE4031:
 143:../mculib3/src/adc.h ****     res.adc.set (mcu::ADC::Resolution::_12_bit)
 5678              		.loc 2 143 0
 5679 0066 236A     		ldr	r3, [r4, #32]
 5680              	.LVL424:
 5681              	.LBB4032:
 5682              	.LBB4033:
  36:../mculib3/src/periph/adc_f0.h ****     ADC& set (Resolution v)  { CFGR.RES    = v;    return *this; }
 5683              		.loc 23 36 0
 5684 0068 8026     		movs	r6, #128
 5685              	.LBE4033:
 5686              	.LBE4032:
 5687              	.LBB4036:
 5688              	.LBB4024:
  37:../mculib3/src/periph/adc_f0.h ****     ADC& set (Sample_time v) { SMPR.SMP    = v;    return *this; }
 5689              		.loc 23 37 0
 5690 006a DA68     		ldr	r2, [r3, #12]
 5691              	.LBE4024:
 5692              	.LBE4036:
 5693              	.LBB4037:
 5694              	.LBB4034:
  36:../mculib3/src/periph/adc_f0.h ****     ADC& set (Resolution v)  { CFGR.RES    = v;    return *this; }
 5695              		.loc 23 36 0
 5696 006c 3606     		lsls	r6, r6, #24
 5697              	.LBE4034:
 5698              	.LBE4037:
 5699              	.LBB4038:
 5700              	.LBB4025:
  37:../mculib3/src/periph/adc_f0.h ****     ADC& set (Sample_time v) { SMPR.SMP    = v;    return *this; }
 5701              		.loc 23 37 0
 5702 006e 8A43     		bics	r2, r1
 5703 0070 DA60     		str	r2, [r3, #12]
 5704              	.LVL425:
 5705              	.LBE4025:
 5706              	.LBE4038:
 5707              	.LBB4039:
 5708              	.LBB4040:
  35:../mculib3/src/periph/adc_f0.h ****     ADC& set (Clock v)       { CFGR.CKMODE = v;    return *this; }
 5709              		.loc 23 35 0
 5710 0072 8022     		movs	r2, #128
 5711 0074 D968     		ldr	r1, [r3, #12]
 5712 0076 9201     		lsls	r2, r2, #6
 5713 0078 0A43     		orrs	r2, r1
ARM GAS  /tmp/ccn6MZob.s 			page 185


 5714              	.LBE4040:
 5715              	.LBE4039:
 5716              	.LBB4042:
 5717              	.LBB4043:
  34:../mculib3/src/periph/adc_f0.h ****     ADC& set_continuous()    { CFGR.CONT   = true; return *this; }
 5718              		.loc 23 34 0
 5719 007a 0221     		movs	r1, #2
 5720              	.LBE4043:
 5721              	.LBE4042:
 5722              	.LBB4045:
 5723              	.LBB4041:
  35:../mculib3/src/periph/adc_f0.h ****     ADC& set (Clock v)       { CFGR.CKMODE = v;    return *this; }
 5724              		.loc 23 35 0
 5725 007c DA60     		str	r2, [r3, #12]
 5726              	.LBE4041:
 5727              	.LBE4045:
 5728              	.LBB4046:
 5729              	.LBB4029:
  33:../mculib3/src/periph/adc_f0.h ****     ADC& set (DMA_mode v)    { CFGR.DMACFG = v;    return *this; }
 5730              		.loc 23 33 0
 5731 007e DA68     		ldr	r2, [r3, #12]
 5732              	.LBE4029:
 5733              	.LBE4046:
 170:../mculib3/src/adc.h **** }
 5734              		.loc 2 170 0
 5735              		@ sp needed
 5736              	.LBB4047:
 5737              	.LBB4030:
  33:../mculib3/src/periph/adc_f0.h ****     ADC& set (DMA_mode v)    { CFGR.DMACFG = v;    return *this; }
 5738              		.loc 23 33 0
 5739 0080 2A43     		orrs	r2, r5
 5740 0082 DA60     		str	r2, [r3, #12]
 5741              	.LVL426:
 5742              	.LBE4030:
 5743              	.LBE4047:
 5744              	.LBB4048:
 5745              	.LBB4044:
  34:../mculib3/src/periph/adc_f0.h ****     ADC& set_continuous()    { CFGR.CONT   = true; return *this; }
 5746              		.loc 23 34 0
 5747 0084 DA68     		ldr	r2, [r3, #12]
 5748 0086 0A43     		orrs	r2, r1
 5749 0088 DA60     		str	r2, [r3, #12]
 5750              	.LVL427:
 5751              	.LBE4044:
 5752              	.LBE4048:
 5753              	.LBB4049:
 5754              	.LBB4035:
  36:../mculib3/src/periph/adc_f0.h ****     ADC& set (Resolution v)  { CFGR.RES    = v;    return *this; }
 5755              		.loc 23 36 0
 5756 008a 1A69     		ldr	r2, [r3, #16]
 5757 008c 8A40     		lsls	r2, r2, r1
 5758 008e CA40     		lsrs	r2, r2, r1
 5759 0090 3243     		orrs	r2, r6
 5760 0092 1A61     		str	r2, [r3, #16]
 5761              	.LVL428:
 5762              	.LBE4035:
 5763              	.LBE4049:
ARM GAS  /tmp/ccn6MZob.s 			page 186


 5764              	.LBB4050:
 5765              	.LBB4051:
  38:../mculib3/src/periph/adc_f0.h ****     bool is_ready()          { return ISR.ADRDY; }
 5766              		.loc 23 38 0
 5767 0094 0722     		movs	r2, #7
 5768 0096 5E69     		ldr	r6, [r3, #20]
 5769 0098 3243     		orrs	r2, r6
 5770 009a 5A61     		str	r2, [r3, #20]
 5771              	.LVL429:
 5772              	.LBE4051:
 5773              	.LBE4050:
 5774              	.LBB4052:
 5775              	.LBB4053:
  82:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream2) AHBENR.DMAEN = true;
 5776              		.loc 18 82 0
 5777 009c 4269     		ldr	r2, [r0, #20]
 5778              	.LBE4053:
 5779              	.LBE4052:
 5780              	.LBB4055:
 5781              	.LBB4056:
  41:../mculib3/src/periph/adc_f0.h ****     ADC& stop()              { CR.ADSTP  = true;   return *this; }
  42:../mculib3/src/periph/adc_f0.h ****     bool is_stoping()        { return CR.ADSTP; }
  43:../mculib3/src/periph/adc_f0.h ****     volatile const uint32_t& data() { return DR; }
 5782              		.loc 23 43 0
 5783 009e 4033     		adds	r3, r3, #64
 5784              	.LBE4056:
 5785              	.LBE4055:
 5786              	.LBB4057:
 5787              	.LBB4054:
  82:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream2) AHBENR.DMAEN = true;
 5788              		.loc 18 82 0
 5789 00a0 1543     		orrs	r5, r2
 5790 00a2 4561     		str	r5, [r0, #20]
 5791              	.LVL430:
 5792              	.LBE4054:
 5793              	.LBE4057:
 5794              	.LBB4058:
 5795              	.LBB4059:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
  26:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_memory   (){CCR.MINC = true; return *this;}
  28:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
  29:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& circular_mode(){CCR.CIRC = true; return *this;}
  30:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_memory_adr      (uint32_t v){CMAR  = v; return *this;}
  32:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
  33:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
  34:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  35:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set       (Direction v) {CCR.DIR   = v; return *this;}
 5796              		.loc 22 35 0
 5797 00a4 1020     		movs	r0, #16
 5798              	.LBE4059:
 5799              	.LBE4058:
 156:../mculib3/src/adc.h ****     res.dma.set_periph_adr (periph_adr)
 5800              		.loc 2 156 0
 5801 00a6 626A     		ldr	r2, [r4, #36]
 5802              	.LVL431:
ARM GAS  /tmp/ccn6MZob.s 			page 187


 5803              	.LBB4061:
 5804              	.LBB4062:
  32:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 5805              		.loc 22 32 0
 5806 00a8 9360     		str	r3, [r2, #8]
 5807              	.LVL432:
 5808              	.LBE4062:
 5809              	.LBE4061:
 5810              	.LBB4063:
 5811              	.LBB4060:
 5812              		.loc 22 35 0
 5813 00aa 1368     		ldr	r3, [r2]
 5814              	.LVL433:
 5815 00ac 8343     		bics	r3, r0
 5816 00ae 1360     		str	r3, [r2]
 5817              	.LVL434:
 5818              	.LBE4060:
 5819              	.LBE4063:
 5820              	.LBB4064:
 5821              	.LBB4065:
  36:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 5822              		.loc 22 36 0
 5823 00b0 1368     		ldr	r3, [r2]
 5824 00b2 1848     		ldr	r0, .L416+36
 5825 00b4 1840     		ands	r0, r3
 5826 00b6 8023     		movs	r3, #128
 5827 00b8 DB00     		lsls	r3, r3, #3
 5828 00ba 0343     		orrs	r3, r0
 5829 00bc 1360     		str	r3, [r2]
 5830              	.LVL435:
 5831              	.LBE4065:
 5832              	.LBE4064:
 5833              	.LBB4066:
 5834              	.LBB4067:
  37:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 5835              		.loc 22 37 0
 5836 00be 1368     		ldr	r3, [r2]
 5837 00c0 1548     		ldr	r0, .L416+40
 5838 00c2 1840     		ands	r0, r3
 5839 00c4 8023     		movs	r3, #128
 5840 00c6 5B00     		lsls	r3, r3, #1
 5841 00c8 0343     		orrs	r3, r0
 5842 00ca 1360     		str	r3, [r2]
 5843              	.LVL436:
 5844              	.LBE4067:
 5845              	.LBE4066:
 5846              	.LBB4068:
 5847              	.LBB4069:
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 5848              		.loc 22 27 0
 5849 00cc 8023     		movs	r3, #128
 5850 00ce 1068     		ldr	r0, [r2]
 5851 00d0 0343     		orrs	r3, r0
 5852 00d2 1360     		str	r3, [r2]
 5853              	.LBE4069:
 5854              	.LBE4068:
 5855              	.LBB4070:
ARM GAS  /tmp/ccn6MZob.s 			page 188


 5856              	.LBB4071:
  38:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  39:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable_transfer_complete_interrupt(){CCR.TCIE = true; return *this;}
 5857              		.loc 22 39 0
 5858 00d4 1368     		ldr	r3, [r2]
 5859              	.LBE4071:
 5860              	.LBE4070:
 5861              	.LBB4074:
 5862              	.LBB4075:
  28:../mculib3/src/interrupt.h **** 
 5863              		.loc 7 28 0
 5864 00d6 0420     		movs	r0, #4
 5865              	.LBE4075:
 5866              	.LBE4074:
 5867              	.LBB4077:
 5868              	.LBB4072:
 5869              		.loc 22 39 0
 5870 00d8 1943     		orrs	r1, r3
 5871              	.LBE4072:
 5872              	.LBE4077:
 5873              	.LBB4078:
 5874              	.LBB4079:
  29:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 5875              		.loc 22 29 0
 5876 00da 2023     		movs	r3, #32
 5877              	.LBE4079:
 5878              	.LBE4078:
 5879              	.LBB4081:
 5880              	.LBB4073:
 5881              		.loc 22 39 0
 5882 00dc 1160     		str	r1, [r2]
 5883              	.LBE4073:
 5884              	.LBE4081:
 5885              	.LBB4082:
 5886              	.LBB4080:
  29:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 5887              		.loc 22 29 0
 5888 00de 1168     		ldr	r1, [r2]
 5889 00e0 0B43     		orrs	r3, r1
 5890 00e2 1360     		str	r3, [r2]
 5891              	.LVL437:
 5892              	.LBE4080:
 5893              	.LBE4082:
 5894              	.LBB4083:
 5895              	.LBB4076:
  28:../mculib3/src/interrupt.h **** 
 5896              		.loc 7 28 0
 5897 00e4 A36A     		ldr	r3, [r4, #40]
 5898 00e6 1856     		ldrsb	r0, [r3, r0]
 5899 00e8 FFF7FEFF 		bl	NVIC_EnableIRQ
 5900              	.LVL438:
 5901              	.LBE4076:
 5902              	.LBE4083:
 170:../mculib3/src/adc.h **** }
 5903              		.loc 2 170 0
 5904 00ec 2000     		movs	r0, r4
 5905 00ee 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccn6MZob.s 			page 189


 5906              	.L417:
 5907              		.align	2
 5908              	.L416:
 5909 00f0 00000000 		.word	_ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
 5910 00f4 00000000 		.word	_ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
 5911 00f8 00000000 		.word	.LANCHOR0
 5912 00fc 00240140 		.word	1073816576
 5913 0100 08000240 		.word	1073872904
 5914 0104 00000000 		.word	.LANCHOR3
 5915 0108 00000000 		.word	__dso_handle
 5916 010c 00000000 		.word	_ZN11ADC_averageD1Ev
 5917 0110 00100240 		.word	1073876992
 5918 0114 FFF3FFFF 		.word	-3073
 5919 0118 FFFCFFFF 		.word	-769
 5920              		.cfi_endproc
 5921              	.LFE4381:
 5923              		.section	.text._ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_,"axG",%progbits,_ZN4ListI11ADC_ch
 5924              		.align	1
 5925              		.weak	_ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_
 5926              		.syntax unified
 5927              		.code	16
 5928              		.thumb_func
 5929              		.fpu softvfp
 5931              	_ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_:
 5932              	.LFB4531:
 100:../mculib3/src/list.h **** {
 5933              		.loc 4 100 0
 5934              		.cfi_startproc
 5935              		@ args = 0, pretend = 0, frame = 0
 5936              		@ frame_needed = 0, uses_anonymous_args = 0
 5937              	.LVL439:
 5938 0000 10B5     		push	{r4, lr}
 5939              	.LCFI27:
 5940              		.cfi_def_cfa_offset 8
 5941              		.cfi_offset 4, -8
 5942              		.cfi_offset 14, -4
 102:../mculib3/src/list.h ****       push_front (v);
 5943              		.loc 4 102 0
 5944 0002 0468     		ldr	r4, [r0]
 5945              	.LVL440:
 5946 0004 A142     		cmp	r1, r4
 5947 0006 09D1     		bne	.L419
 5948              	.LVL441:
 5949              	.LBB4092:
 5950              	.LBB4093:
  65:../mculib3/src/list.h ****    if (first)
 5951              		.loc 4 65 0
 5952 0008 5160     		str	r1, [r2, #4]
  66:../mculib3/src/list.h ****       first->prev = &v;
 5953              		.loc 4 66 0
 5954 000a 0029     		cmp	r1, #0
 5955 000c 00D0     		beq	.L420
  67:../mculib3/src/list.h ****    first = &v;
 5956              		.loc 4 67 0
 5957 000e 0A60     		str	r2, [r1]
 5958              	.L420:
  69:../mculib3/src/list.h ****       last = &v;
ARM GAS  /tmp/ccn6MZob.s 			page 190


 5959              		.loc 4 69 0
 5960 0010 4368     		ldr	r3, [r0, #4]
  68:../mculib3/src/list.h ****    if (not last)
 5961              		.loc 4 68 0
 5962 0012 0260     		str	r2, [r0]
  69:../mculib3/src/list.h ****       last = &v;
 5963              		.loc 4 69 0
 5964 0014 002B     		cmp	r3, #0
 5965 0016 00D1     		bne	.L418
  70:../mculib3/src/list.h **** }
 5966              		.loc 4 70 0
 5967 0018 4260     		str	r2, [r0, #4]
 5968              	.LVL442:
 5969              	.L418:
 5970              	.LBE4093:
 5971              	.LBE4092:
 112:../mculib3/src/list.h **** 
 5972              		.loc 4 112 0
 5973              		@ sp needed
 5974 001a 10BD     		pop	{r4, pc}
 5975              	.L419:
 5976              	.LVL443:
 104:../mculib3/src/list.h ****       push_back (v);
 5977              		.loc 4 104 0
 5978 001c 0029     		cmp	r1, #0
 5979 001e 09D1     		bne	.L423
 5980              	.LVL444:
 5981              	.LBB4094:
 5982              	.LBB4095:
  53:../mculib3/src/list.h ****    if (last)
 5983              		.loc 4 53 0
 5984 0020 4368     		ldr	r3, [r0, #4]
 5985 0022 1360     		str	r3, [r2]
  54:../mculib3/src/list.h ****       last->next = &v;
 5986              		.loc 4 54 0
 5987 0024 002B     		cmp	r3, #0
 5988 0026 00D0     		beq	.L424
  55:../mculib3/src/list.h ****    last = &v;
 5989              		.loc 4 55 0
 5990 0028 5A60     		str	r2, [r3, #4]
 5991              	.L424:
  56:../mculib3/src/list.h ****    if (not first)
 5992              		.loc 4 56 0
 5993 002a 4260     		str	r2, [r0, #4]
  57:../mculib3/src/list.h ****       first = &v;
 5994              		.loc 4 57 0
 5995 002c 002C     		cmp	r4, #0
 5996 002e F4D1     		bne	.L418
  58:../mculib3/src/list.h **** }
 5997              		.loc 4 58 0
 5998 0030 0260     		str	r2, [r0]
 5999 0032 F2E7     		b	.L418
 6000              	.LVL445:
 6001              	.L423:
 6002              	.LBE4095:
 6003              	.LBE4094:
 107:../mculib3/src/list.h ****       v.next = it;
ARM GAS  /tmp/ccn6MZob.s 			page 191


 6004              		.loc 4 107 0
 6005 0034 0B68     		ldr	r3, [r1]
 108:../mculib3/src/list.h ****       it->prev = &v;
 6006              		.loc 4 108 0
 6007 0036 5160     		str	r1, [r2, #4]
 107:../mculib3/src/list.h ****       v.next = it;
 6008              		.loc 4 107 0
 6009 0038 1360     		str	r3, [r2]
 109:../mculib3/src/list.h ****       v.prev->next = &v;
 6010              		.loc 4 109 0
 6011 003a 0A60     		str	r2, [r1]
 110:../mculib3/src/list.h ****    }
 6012              		.loc 4 110 0
 6013 003c 1368     		ldr	r3, [r2]
 6014 003e 5A60     		str	r2, [r3, #4]
 112:../mculib3/src/list.h **** 
 6015              		.loc 4 112 0
 6016 0040 EBE7     		b	.L418
 6017              		.cfi_endproc
 6018              	.LFE4531:
 6020              		.section	.text._ZN9Dyn_arrayItE8add_sizeEj,"axG",%progbits,_ZN9Dyn_arrayItE8add_sizeEj,comdat
 6021              		.align	1
 6022              		.weak	_ZN9Dyn_arrayItE8add_sizeEj
 6023              		.syntax unified
 6024              		.code	16
 6025              		.thumb_func
 6026              		.fpu softvfp
 6028              	_ZN9Dyn_arrayItE8add_sizeEj:
 6029              	.LFB4533:
  11:../mculib3/src/dynarray.h ****         if (pointer)
 6030              		.loc 5 11 0
 6031              		.cfi_startproc
 6032              		@ args = 0, pretend = 0, frame = 0
 6033              		@ frame_needed = 0, uses_anonymous_args = 0
 6034              	.LVL446:
 6035 0000 70B5     		push	{r4, r5, r6, lr}
 6036              	.LCFI28:
 6037              		.cfi_def_cfa_offset 16
 6038              		.cfi_offset 4, -16
 6039              		.cfi_offset 5, -12
 6040              		.cfi_offset 6, -8
 6041              		.cfi_offset 14, -4
  12:../mculib3/src/dynarray.h ****             delete[] (pointer);
 6042              		.loc 5 12 0
 6043 0002 0468     		ldr	r4, [r0]
 6044 0004 194B     		ldr	r3, .L446
 6045 0006 002C     		cmp	r4, #0
 6046 0008 0DD0     		beq	.L433
 6047              	.LVL447:
 6048              	.LBB4116:
 6049              	.LBB4117:
 6050              	.LBB4118:
 6051              	.LBB4119:
 6052              	.LBB4120:
 6053              	.LBB4121:
 6054              		.file 26 "../mculib3/src/heap.h"
   1:../mculib3/src/heap.h **** /**
ARM GAS  /tmp/ccn6MZob.s 			page 192


   2:../mculib3/src/heap.h ****  * ,    ,
   3:../mculib3/src/heap.h ****  *    HEAP_SIZE
   4:../mculib3/src/heap.h ****  *    new delete
   5:../mculib3/src/heap.h ****  *      
   6:../mculib3/src/heap.h ****  *       
   7:../mculib3/src/heap.h ****  * new   nullptr
   8:../mculib3/src/heap.h ****  */
   9:../mculib3/src/heap.h **** #pragma once
  10:../mculib3/src/heap.h **** 
  11:../mculib3/src/heap.h **** #include <array>
  12:../mculib3/src/heap.h **** 
  13:../mculib3/src/heap.h **** template<size_t heap_size>
  14:../mculib3/src/heap.h **** class Heap
  15:../mculib3/src/heap.h **** {
  16:../mculib3/src/heap.h ****     std::array<uint8_t, heap_size> memory;
  17:../mculib3/src/heap.h ****     size_t free_index {0};
  18:../mculib3/src/heap.h ****     bool defragmented {false};
  19:../mculib3/src/heap.h **** public:
  20:../mculib3/src/heap.h ****     void* allocate (size_t size)
  21:../mculib3/src/heap.h ****     {
  22:../mculib3/src/heap.h ****         auto p = reinterpret_cast<void*>(memory.begin() + free_index);
  23:../mculib3/src/heap.h ****         free_index += size;
  24:../mculib3/src/heap.h ****         //    ,  ,  
  25:../mculib3/src/heap.h ****         //      
  26:../mculib3/src/heap.h ****         return (free_index > heap_size or defragmented) ? nullptr : p;
  27:../mculib3/src/heap.h ****     }
  28:../mculib3/src/heap.h ****     void deallocate (void* p, size_t size)
  29:../mculib3/src/heap.h ****     {
  30:../mculib3/src/heap.h ****         if (p != memory.begin() + free_index - size) {
 6055              		.loc 26 30 0
 6056 000a 1D00     		movs	r5, r3
 6057 000c FC35     		adds	r5, r5, #252
 6058 000e 6A68     		ldr	r2, [r5, #4]
 6059              	.LBE4121:
 6060              	.LBE4120:
  31:../mculib3/src/heap.h ****             defragmented = true;
  32:../mculib3/src/heap.h ****             return;
  33:../mculib3/src/heap.h ****         }
  34:../mculib3/src/heap.h ****         free_index -= size;
  35:../mculib3/src/heap.h ****     }
  36:../mculib3/src/heap.h **** 
  37:../mculib3/src/heap.h ****     inline void* operator_multinew (size_t size)
  38:../mculib3/src/heap.h ****     {
  39:../mculib3/src/heap.h ****         auto p = allocate(size + sizeof(size_t));
  40:../mculib3/src/heap.h ****         if (p) {
  41:../mculib3/src/heap.h ****             auto psize = reinterpret_cast<size_t*>(p); 
  42:../mculib3/src/heap.h ****             *psize = size;
  43:../mculib3/src/heap.h ****             return ++psize;
  44:../mculib3/src/heap.h ****         } else {
  45:../mculib3/src/heap.h ****             return nullptr;
  46:../mculib3/src/heap.h ****         }
  47:../mculib3/src/heap.h ****     }
  48:../mculib3/src/heap.h **** 
  49:../mculib3/src/heap.h ****     inline void operator_multidelete (void* p)
  50:../mculib3/src/heap.h ****     {
  51:../mculib3/src/heap.h ****         auto psize = reinterpret_cast<size_t*>(p);
  52:../mculib3/src/heap.h ****         psize--;
ARM GAS  /tmp/ccn6MZob.s 			page 193


  53:../mculib3/src/heap.h ****         deallocate (psize, *psize + sizeof(size_t)); 
 6061              		.loc 26 53 0
 6062 0010 043C     		subs	r4, r4, #4
 6063              	.LVL448:
 6064              	.LBB4124:
 6065              	.LBB4122:
  30:../mculib3/src/heap.h ****             defragmented = true;
 6066              		.loc 26 30 0
 6067 0012 2668     		ldr	r6, [r4]
 6068 0014 043A     		subs	r2, r2, #4
 6069 0016 921B     		subs	r2, r2, r6
 6070 0018 9E18     		adds	r6, r3, r2
 6071 001a B442     		cmp	r4, r6
 6072 001c 1ED0     		beq	.L434
  31:../mculib3/src/heap.h ****             defragmented = true;
 6073              		.loc 26 31 0
 6074 001e 1A00     		movs	r2, r3
 6075 0020 0124     		movs	r4, #1
 6076              	.LVL449:
 6077 0022 FF32     		adds	r2, r2, #255
 6078 0024 5471     		strb	r4, [r2, #5]
 6079              	.LVL450:
 6080              	.L433:
 6081              	.LBE4122:
 6082              	.LBE4124:
 6083              	.LBE4119:
 6084              	.LBE4118:
 6085              	.LBE4117:
 6086              	.LBE4116:
  14:../mculib3/src/dynarray.h ****     }
 6087              		.loc 5 14 0
 6088 0026 4268     		ldr	r2, [r0, #4]
 6089 0028 8918     		adds	r1, r1, r2
 6090              	.LVL451:
 6091 002a 114A     		ldr	r2, .L446+4
 6092 002c 4160     		str	r1, [r0, #4]
 6093 002e 9142     		cmp	r1, r2
 6094 0030 16D8     		bhi	.L437
  14:../mculib3/src/dynarray.h ****     }
 6095              		.loc 5 14 0 is_stmt 0 discriminator 1
 6096 0032 4900     		lsls	r1, r1, #1
 6097              	.L435:
 6098              	.LVL452:
 6099              	.LBB4129:
 6100              	.LBB4130:
 6101              	.LBB4131:
 6102              	.LBB4132:
 6103              	.LBB4133:
 6104              	.LBB4134:
  22:../mculib3/src/heap.h ****         free_index += size;
 6105              		.loc 26 22 0 is_stmt 1 discriminator 4
 6106 0034 1D00     		movs	r5, r3
 6107 0036 FC35     		adds	r5, r5, #252
 6108 0038 6A68     		ldr	r2, [r5, #4]
 6109 003a 9C18     		adds	r4, r3, r2
 6110              	.LVL453:
  23:../mculib3/src/heap.h ****         //    ,  ,  
ARM GAS  /tmp/ccn6MZob.s 			page 194


 6111              		.loc 26 23 0 discriminator 4
 6112 003c 0432     		adds	r2, r2, #4
 6113 003e 5218     		adds	r2, r2, r1
 6114 0040 6A60     		str	r2, [r5, #4]
  26:../mculib3/src/heap.h ****     }
 6115              		.loc 26 26 0 discriminator 4
 6116 0042 8025     		movs	r5, #128
 6117 0044 6D00     		lsls	r5, r5, #1
 6118 0046 AA42     		cmp	r2, r5
 6119 0048 0DD8     		bhi	.L439
  26:../mculib3/src/heap.h ****     }
 6120              		.loc 26 26 0 is_stmt 0
 6121 004a FF33     		adds	r3, r3, #255
 6122 004c 5B79     		ldrb	r3, [r3, #5]
 6123 004e 002B     		cmp	r3, #0
 6124 0050 09D1     		bne	.L439
 6125              	.LVL454:
 6126              	.LBE4134:
 6127              	.LBE4133:
 6128              	.LBB4135:
  40:../mculib3/src/heap.h ****             auto psize = reinterpret_cast<size_t*>(p); 
 6129              		.loc 26 40 0 is_stmt 1
 6130 0052 002C     		cmp	r4, #0
 6131 0054 00D0     		beq	.L436
 6132              	.LBB4136:
  42:../mculib3/src/heap.h ****             return ++psize;
 6133              		.loc 26 42 0
 6134 0056 02C4     		stmia	r4!, {r1}
 6135              	.LVL455:
 6136              	.L436:
 6137              	.LBE4136:
 6138              	.LBE4135:
 6139              	.LBE4132:
 6140              	.LBE4131:
 6141              	.LBE4130:
 6142              	.LBE4129:
  14:../mculib3/src/dynarray.h ****     }
 6143              		.loc 5 14 0
 6144 0058 0460     		str	r4, [r0]
  15:../mculib3/src/dynarray.h ****     auto size() const { return size_; }
 6145              		.loc 5 15 0
 6146              		@ sp needed
 6147 005a 70BD     		pop	{r4, r5, r6, pc}
 6148              	.LVL456:
 6149              	.L434:
 6150              	.LBB4141:
 6151              	.LBB4128:
 6152              	.LBB4127:
 6153              	.LBB4126:
 6154              	.LBB4125:
 6155              	.LBB4123:
  34:../mculib3/src/heap.h ****     }
 6156              		.loc 26 34 0
 6157 005c 6A60     		str	r2, [r5, #4]
 6158              	.LVL457:
 6159 005e E2E7     		b	.L433
 6160              	.LVL458:
ARM GAS  /tmp/ccn6MZob.s 			page 195


 6161              	.L437:
 6162              	.LBE4123:
 6163              	.LBE4125:
 6164              	.LBE4126:
 6165              	.LBE4127:
 6166              	.LBE4128:
 6167              	.LBE4141:
  14:../mculib3/src/dynarray.h ****     }
 6168              		.loc 5 14 0
 6169 0060 0121     		movs	r1, #1
 6170 0062 4942     		rsbs	r1, r1, #0
 6171 0064 E6E7     		b	.L435
 6172              	.LVL459:
 6173              	.L439:
 6174              	.LBB4142:
 6175              	.LBB4140:
 6176              	.LBB4139:
 6177              	.LBB4138:
 6178              	.LBB4137:
  45:../mculib3/src/heap.h ****         }
 6179              		.loc 26 45 0
 6180 0066 0024     		movs	r4, #0
 6181              	.LVL460:
 6182 0068 F6E7     		b	.L436
 6183              	.L447:
 6184 006a C046     		.align	2
 6185              	.L446:
 6186 006c 00000000 		.word	heap
 6187 0070 FCFFFF3F 		.word	1073741820
 6188              	.LBE4137:
 6189              	.LBE4138:
 6190              	.LBE4139:
 6191              	.LBE4140:
 6192              	.LBE4142:
 6193              		.cfi_endproc
 6194              	.LFE4533:
 6196              		.section	.text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv,"ax
 6197              		.align	1
 6198              		.weak	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv
 6199              		.syntax unified
 6200              		.code	16
 6201              		.thumb_func
 6202              		.fpu softvfp
 6204              	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv:
 6205              	.LFB4387:
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6206              		.loc 2 173 0
 6207              		.cfi_startproc
 6208              		@ args = 0, pretend = 0, frame = 0
 6209              		@ frame_needed = 0, uses_anonymous_args = 0
 6210              	.LVL461:
 6211              	.LBB4195:
 6212              	.LBB4196:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6213              		.loc 2 122 0
 6214 0000 0122     		movs	r2, #1
 6215              	.LBE4196:
ARM GAS  /tmp/ccn6MZob.s 			page 196


 6216              	.LBE4195:
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6217              		.loc 2 173 0
 6218 0002 70B5     		push	{r4, r5, r6, lr}
 6219              	.LCFI29:
 6220              		.cfi_def_cfa_offset 16
 6221              		.cfi_offset 4, -16
 6222              		.cfi_offset 5, -12
 6223              		.cfi_offset 6, -8
 6224              		.cfi_offset 14, -4
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6225              		.loc 2 173 0
 6226 0004 0400     		movs	r4, r0
 6227              	.LBB4226:
 6228              	.LBB4225:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6229              		.loc 2 122 0
 6230 0006 2C48     		ldr	r0, .L461
 6231              	.LVL462:
 6232 0008 2C4D     		ldr	r5, .L461+4
 6233 000a 0368     		ldr	r3, [r0]
 6234 000c 1342     		tst	r3, r2
 6235 000e 23D1     		bne	.L449
 6236              	.LBB4197:
 6237              	.LBB4198:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6238              		.loc 14 24 0
 6239 0010 2B49     		ldr	r1, .L461+8
 6240 0012 2C4B     		ldr	r3, .L461+12
 6241 0014 0E68     		ldr	r6, [r1]
 6242 0016 1642     		tst	r6, r2
 6243 0018 05D1     		bne	.L450
 6244              	.LVL463:
 6245              	.LBB4199:
 6246              	.LBB4200:
 6247              	.LBB4201:
  19:../mculib3/src/pin.h **** 
 6248              		.loc 14 19 0
 6249 001a 9026     		movs	r6, #144
 6250 001c F605     		lsls	r6, r6, #23
 6251 001e 1E60     		str	r6, [r3]
 6252 0020 0426     		movs	r6, #4
 6253              	.LBE4201:
 6254              	.LBE4200:
 6255              	.LBE4199:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6256              		.loc 14 24 0
 6257 0022 0A60     		str	r2, [r1]
 6258              	.LBB4204:
 6259              	.LBB4203:
 6260              	.LBB4202:
  19:../mculib3/src/pin.h **** 
 6261              		.loc 14 19 0
 6262 0024 5E60     		str	r6, [r3, #4]
 6263              	.LVL464:
 6264              	.L450:
 6265              	.LBE4202:
ARM GAS  /tmp/ccn6MZob.s 			page 197


 6266              	.LBE4203:
 6267              	.LBE4204:
 6268              	.LBB4205:
 6269              	.LBB4206:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 6270              		.loc 18 67 0
 6271 0026 8022     		movs	r2, #128
 6272 0028 2749     		ldr	r1, .L461+16
 6273 002a 9202     		lsls	r2, r2, #10
 6274 002c 4E69     		ldr	r6, [r1, #20]
 6275 002e 3243     		orrs	r2, r6
 6276 0030 4A61     		str	r2, [r1, #20]
 6277              	.LBE4206:
 6278              	.LBE4205:
 6279              	.LBB4207:
 6280              	.LBB4208:
 6281              	.LBB4209:
 147:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6282              		.loc 15 147 0
 6283 0032 C021     		movs	r1, #192
 6284              	.LBE4209:
 6285              	.LBE4208:
 6286              	.LBE4207:
  27:../mculib3/src/pin.h ****       return pin;
 6287              		.loc 14 27 0
 6288 0034 1A68     		ldr	r2, [r3]
 6289              	.LVL465:
 6290              	.LBB4214:
 6291              	.LBB4211:
 6292              	.LBB4210:
 147:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6293              		.loc 15 147 0
 6294 0036 8900     		lsls	r1, r1, #2
 6295 0038 1668     		ldr	r6, [r2]
 6296 003a 3143     		orrs	r1, r6
 6297 003c 1160     		str	r1, [r2]
 6298              	.LVL466:
 6299              	.LBE4210:
 6300              	.LBE4211:
 6301              	.LBB4212:
 6302              	.LBB4213:
 317:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6303              		.loc 15 317 0
 6304 003e D168     		ldr	r1, [r2, #12]
 6305 0040 224E     		ldr	r6, .L461+20
 6306 0042 3140     		ands	r1, r6
 6307 0044 D160     		str	r1, [r2, #12]
 6308              	.LVL467:
 6309              	.LBE4213:
 6310              	.LBE4212:
 6311              	.LBE4214:
 6312              	.LBE4198:
 6313              	.LBE4197:
 6314              	.LBB4215:
 6315              	.LBB4216:
 6316              	.LBB4217:
  45:../mculib3/src/adc.h ****     ADC_channel (Pin& pin) : pin{pin} {}
ARM GAS  /tmp/ccn6MZob.s 			page 198


 6317              		.loc 2 45 0
 6318 0046 EB60     		str	r3, [r5, #12]
 6319 0048 0123     		movs	r3, #1
 6320              	.LBB4218:
 6321              	.LBB4219:
   6:../mculib3/src/list.h **** {
 6322              		.loc 4 6 0
 6323 004a 0022     		movs	r2, #0
 6324              	.LBE4219:
 6325              	.LBE4218:
  45:../mculib3/src/adc.h ****     ADC_channel (Pin& pin) : pin{pin} {}
 6326              		.loc 2 45 0
 6327 004c 5B42     		rsbs	r3, r3, #0
 6328 004e 2B61     		str	r3, [r5, #16]
 6329              	.LBE4217:
 6330              	.LBE4216:
 6331              	.LBE4215:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6332              		.loc 2 122 0
 6333 0050 0233     		adds	r3, r3, #2
 6334              	.LBB4224:
 6335              	.LBB4223:
 6336              	.LBB4222:
 6337              	.LBB4221:
 6338              	.LBB4220:
   6:../mculib3/src/list.h **** {
 6339              		.loc 4 6 0
 6340 0052 2A60     		str	r2, [r5]
 6341 0054 6A60     		str	r2, [r5, #4]
 6342              	.LVL468:
 6343              	.LBE4220:
 6344              	.LBE4221:
 6345              	.LBE4222:
 6346              	.LBE4223:
 6347              	.LBE4224:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6348              		.loc 2 122 0
 6349 0056 0360     		str	r3, [r0]
 6350              	.L449:
 6351              	.LVL469:
 6352              	.LBE4225:
 6353              	.LBE4226:
 6354              	.LBB4227:
 6355              	.LBB4228:
  44:../mculib3/src/periph/adc_f0.h **** 
  45:../mculib3/src/periph/adc_f0.h ****     // template<uint8_t> static void setChannel();
  46:../mculib3/src/periph/adc_f0.h ****     // template <class PIN> static constexpr bool PINenabled();
  47:../mculib3/src/periph/adc_f0.h ****     // template <class DMA> static constexpr bool DMAenabled();
  48:../mculib3/src/periph/adc_f0.h ****     template<Periph> static constexpr auto default_dma() { return Periph::DMA1_stream1; }
  49:../mculib3/src/periph/adc_f0.h ****     template <class Pin> constexpr int set_channel(Periph);
  50:../mculib3/src/periph/adc_f0.h **** };
  51:../mculib3/src/periph/adc_f0.h **** 
  52:../mculib3/src/periph/adc_f0.h **** #if not defined(USE_MOCK_ADC)
  53:../mculib3/src/periph/adc_f0.h **** SFINAE(ADC1,ADC) make_reference() {return *reinterpret_cast<ADC*>(ADC1_BASE);}
  54:../mculib3/src/periph/adc_f0.h **** #endif
  55:../mculib3/src/periph/adc_f0.h **** 
  56:../mculib3/src/periph/adc_f0.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 199


  57:../mculib3/src/periph/adc_f0.h **** 
  58:../mculib3/src/periph/adc_f0.h **** 
  59:../mculib3/src/periph/adc_f0.h **** 
  60:../mculib3/src/periph/adc_f0.h **** 
  61:../mculib3/src/periph/adc_f0.h **** 
  62:../mculib3/src/periph/adc_f0.h **** 
  63:../mculib3/src/periph/adc_f0.h **** template <class Pin> constexpr int ADC::set_channel(Periph p)
  64:../mculib3/src/periph/adc_f0.h **** {
  65:../mculib3/src/periph/adc_f0.h ****      if (p == Periph::ADC1) {
 6356              		.loc 23 65 0
 6357 0058 E26A     		ldr	r2, [r4, #44]
  66:../mculib3/src/periph/adc_f0.h ****           if      constexpr (std::is_same_v<Pin,PA0>) { CHSELR.CHSEL0  = true; return 0;  }
  67:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA1>) { CHSELR.CHSEL1  = true; return 1;  }
  68:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA2>) { CHSELR.CHSEL2  = true; return 2;  }
  69:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA3>) { CHSELR.CHSEL3  = true; return 3;  }
  70:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA4>) { CHSELR.CHSEL4  = true; return 4;  }
  71:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA5>) { CHSELR.CHSEL5  = true; return 5;  }
  72:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA6>) { CHSELR.CHSEL6  = true; return 6;  }
  73:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA7>) { CHSELR.CHSEL7  = true; return 7;  }
  74:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PB0>) { CHSELR.CHSEL8  = true; return 8;  }
  75:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PB1>) { CHSELR.CHSEL9  = true; return 9;  }
  76:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC0>) { CHSELR.CHSEL10 = true;  return 10; }
  77:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC1>) { CHSELR.CHSEL11 = true;  return 11; }
  78:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC2>) { CHSELR.CHSEL12 = true;  return 12; }
  79:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC3>) { CHSELR.CHSEL13 = true;  return 13; }
  80:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC4>) { CHSELR.CHSEL14 = true;  return 14; }
  81:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PC5>) { CHSELR.CHSEL15 = true;  return 15; }
  82:../mculib3/src/periph/adc_f0.h ****           else static_assert(always_false_v<Pin>, "   
  83:../mculib3/src/periph/adc_f0.h ****      }
  84:../mculib3/src/periph/adc_f0.h **** 
  85:../mculib3/src/periph/adc_f0.h ****      return 0;
 6358              		.loc 23 85 0
 6359 005a 0023     		movs	r3, #0
  65:../mculib3/src/periph/adc_f0.h ****           if      constexpr (std::is_same_v<Pin,PA0>) { CHSELR.CHSEL0  = true; return 0;  }
 6360              		.loc 23 65 0
 6361 005c 0F2A     		cmp	r2, #15
 6362 005e 05D1     		bne	.L451
 6363              	.LBE4228:
 6364              	.LBE4227:
 176:../mculib3/src/adc.h ****     auto channel = adc.set_channel<Pin>(adc_periph);
 6365              		.loc 2 176 0
 6366 0060 226A     		ldr	r2, [r4, #32]
 6367              	.LBB4230:
 6368              	.LBB4229:
  70:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA5>) { CHSELR.CHSEL5  = true; return 5;  }
 6369              		.loc 23 70 0
 6370 0062 1033     		adds	r3, r3, #16
 6371 0064 916A     		ldr	r1, [r2, #40]
 6372 0066 0B43     		orrs	r3, r1
 6373 0068 9362     		str	r3, [r2, #40]
 6374              	.LVL470:
 6375 006a 0423     		movs	r3, #4
 6376              	.LVL471:
 6377              	.L451:
 6378              	.LBE4229:
 6379              	.LBE4230:
 184:../mculib3/src/adc.h ****     this->insert (
ARM GAS  /tmp/ccn6MZob.s 			page 200


 6380              		.loc 2 184 0
 6381 006c 2000     		movs	r0, r4
 6382 006e A168     		ldr	r1, [r4, #8]
 177:../mculib3/src/adc.h ****     value.channel = channel;
 6383              		.loc 2 177 0
 6384 0070 2B61     		str	r3, [r5, #16]
 184:../mculib3/src/adc.h ****     this->insert (
 6385              		.loc 2 184 0
 6386 0072 0830     		adds	r0, r0, #8
 6387              	.LVL472:
 6388              	.L453:
 6389              	.LBB4231:
 6390              	.LBB4232:
 6391              	.LBB4233:
 6392              	.LBB4234:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 6393              		.loc 6 104 0
 6394 0074 0029     		cmp	r1, #0
 6395 0076 04D0     		beq	.L452
 6396              	.LVL473:
 6397 0078 0A69     		ldr	r2, [r1, #16]
 6398 007a 9342     		cmp	r3, r2
 6399 007c 01DB     		blt	.L452
 6400              	.LVL474:
 6401              	.LBB4235:
 6402              	.LBB4236:
 6403              		.loc 4 160 0
 6404 007e 4968     		ldr	r1, [r1, #4]
 6405              	.LVL475:
 6406 0080 F8E7     		b	.L453
 6407              	.LVL476:
 6408              	.L452:
 6409              	.LBE4236:
 6410              	.LBE4235:
 6411              	.LBE4234:
 6412              	.LBE4233:
 6413              	.LBE4232:
 6414              	.LBE4231:
 184:../mculib3/src/adc.h ****     this->insert (
 6415              		.loc 2 184 0
 6416 0082 2A00     		movs	r2, r5
 6417 0084 FFF7FEFF 		bl	_ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_
 6418              	.LVL477:
 192:../mculib3/src/adc.h ****     buffer.add_size(conversion_qty);
 6419              		.loc 2 192 0
 6420 0088 2000     		movs	r0, r4
 6421 008a A169     		ldr	r1, [r4, #24]
 6422 008c 1030     		adds	r0, r0, #16
 6423 008e FFF7FEFF 		bl	_ZN9Dyn_arrayItE8add_sizeEj
 6424              	.LVL478:
 6425              	.LBB4237:
 6426              	.LBB4238:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 6427              		.loc 22 25 0
 6428 0092 0122     		movs	r2, #1
 6429              	.LBE4238:
 6430              	.LBE4237:
ARM GAS  /tmp/ccn6MZob.s 			page 201


 193:../mculib3/src/adc.h ****     this->dma.disable()
 6431              		.loc 2 193 0
 6432 0094 636A     		ldr	r3, [r4, #36]
 6433              	.LVL479:
 6434              	.LBB4240:
 6435              	.LBB4239:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 6436              		.loc 22 25 0
 6437 0096 1968     		ldr	r1, [r3]
 6438 0098 9143     		bics	r1, r2
 6439 009a 1960     		str	r1, [r3]
 6440              	.LVL480:
 6441              	.LBE4239:
 6442              	.LBE4240:
 6443              	.LBB4241:
 6444              	.LBB4242:
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 6445              		.loc 22 31 0
 6446 009c 2169     		ldr	r1, [r4, #16]
 6447 009e D960     		str	r1, [r3, #12]
 6448              	.LVL481:
 6449 00a0 6169     		ldr	r1, [r4, #20]
 6450 00a2 89B2     		uxth	r1, r1
 6451              	.LBE4242:
 6452              	.LBE4241:
 6453              	.LBB4243:
 6454              	.LBB4244:
  33:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 6455              		.loc 22 33 0
 6456 00a4 5960     		str	r1, [r3, #4]
 6457              	.LVL482:
 6458              	.LBE4244:
 6459              	.LBE4243:
 6460              	.LBB4245:
 6461              	.LBB4246:
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 6462              		.loc 22 24 0
 6463 00a6 1968     		ldr	r1, [r3]
 6464 00a8 0A43     		orrs	r2, r1
 6465 00aa 1A60     		str	r2, [r3]
 6466              	.L454:
 6467 00ac 1A68     		ldr	r2, [r3]
 6468 00ae D207     		lsls	r2, r2, #31
 6469 00b0 FCD5     		bpl	.L454
 6470              	.LVL483:
 6471              	.LBE4246:
 6472              	.LBE4245:
 200:../mculib3/src/adc.h **** }
 6473              		.loc 2 200 0
 6474 00b2 2800     		movs	r0, r5
 6475              		@ sp needed
 6476              	.LVL484:
 6477 00b4 70BD     		pop	{r4, r5, r6, pc}
 6478              	.L462:
 6479 00b6 C046     		.align	2
 6480              	.L461:
 6481 00b8 00000000 		.word	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
ARM GAS  /tmp/ccn6MZob.s 			page 202


 6482 00bc 00000000 		.word	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
 6483 00c0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 6484 00c4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 6485 00c8 00100240 		.word	1073876992
 6486 00cc FFFCFFFF 		.word	-769
 6487              		.cfi_endproc
 6488              	.LFE4387:
 6490              		.section	.text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv,"ax
 6491              		.align	1
 6492              		.weak	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv
 6493              		.syntax unified
 6494              		.code	16
 6495              		.thumb_func
 6496              		.fpu softvfp
 6498              	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv:
 6499              	.LFB4389:
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6500              		.loc 2 173 0
 6501              		.cfi_startproc
 6502              		@ args = 0, pretend = 0, frame = 0
 6503              		@ frame_needed = 0, uses_anonymous_args = 0
 6504              	.LVL485:
 6505              	.LBB4299:
 6506              	.LBB4300:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6507              		.loc 2 122 0
 6508 0000 0122     		movs	r2, #1
 6509              	.LBE4300:
 6510              	.LBE4299:
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6511              		.loc 2 173 0
 6512 0002 70B5     		push	{r4, r5, r6, lr}
 6513              	.LCFI30:
 6514              		.cfi_def_cfa_offset 16
 6515              		.cfi_offset 4, -16
 6516              		.cfi_offset 5, -12
 6517              		.cfi_offset 6, -8
 6518              		.cfi_offset 14, -4
 173:../mculib3/src/adc.h **** ADC_channel& ADC_average::add_channel()
 6519              		.loc 2 173 0
 6520 0004 0400     		movs	r4, r0
 6521              	.LBB4330:
 6522              	.LBB4329:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6523              		.loc 2 122 0
 6524 0006 2C48     		ldr	r0, .L476
 6525              	.LVL486:
 6526 0008 2C4D     		ldr	r5, .L476+4
 6527 000a 0368     		ldr	r3, [r0]
 6528 000c 1342     		tst	r3, r2
 6529 000e 23D1     		bne	.L464
 6530              	.LBB4301:
 6531              	.LBB4302:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6532              		.loc 14 24 0
 6533 0010 2B49     		ldr	r1, .L476+8
 6534 0012 2C4B     		ldr	r3, .L476+12
ARM GAS  /tmp/ccn6MZob.s 			page 203


 6535 0014 0E68     		ldr	r6, [r1]
 6536 0016 1642     		tst	r6, r2
 6537 0018 05D1     		bne	.L465
 6538              	.LVL487:
 6539              	.LBB4303:
 6540              	.LBB4304:
 6541              	.LBB4305:
  19:../mculib3/src/pin.h **** 
 6542              		.loc 14 19 0
 6543 001a 9026     		movs	r6, #144
 6544 001c F605     		lsls	r6, r6, #23
 6545 001e 1E60     		str	r6, [r3]
 6546 0020 0526     		movs	r6, #5
 6547              	.LBE4305:
 6548              	.LBE4304:
 6549              	.LBE4303:
  24:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6550              		.loc 14 24 0
 6551 0022 0A60     		str	r2, [r1]
 6552              	.LBB4308:
 6553              	.LBB4307:
 6554              	.LBB4306:
  19:../mculib3/src/pin.h **** 
 6555              		.loc 14 19 0
 6556 0024 5E60     		str	r6, [r3, #4]
 6557              	.LVL488:
 6558              	.L465:
 6559              	.LBE4306:
 6560              	.LBE4307:
 6561              	.LBE4308:
 6562              	.LBB4309:
 6563              	.LBB4310:
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 6564              		.loc 18 67 0
 6565 0026 8022     		movs	r2, #128
 6566 0028 2749     		ldr	r1, .L476+16
 6567 002a 9202     		lsls	r2, r2, #10
 6568 002c 4E69     		ldr	r6, [r1, #20]
 6569 002e 3243     		orrs	r2, r6
 6570 0030 4A61     		str	r2, [r1, #20]
 6571              	.LBE4310:
 6572              	.LBE4309:
 6573              	.LBB4311:
 6574              	.LBB4312:
 6575              	.LBB4313:
 152:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6576              		.loc 15 152 0
 6577 0032 C021     		movs	r1, #192
 6578              	.LBE4313:
 6579              	.LBE4312:
 6580              	.LBE4311:
  27:../mculib3/src/pin.h ****       return pin;
 6581              		.loc 14 27 0
 6582 0034 1A68     		ldr	r2, [r3]
 6583              	.LVL489:
 6584              	.LBB4318:
 6585              	.LBB4315:
ARM GAS  /tmp/ccn6MZob.s 			page 204


 6586              	.LBB4314:
 152:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6587              		.loc 15 152 0
 6588 0036 0901     		lsls	r1, r1, #4
 6589 0038 1668     		ldr	r6, [r2]
 6590 003a 3143     		orrs	r1, r6
 6591 003c 1160     		str	r1, [r2]
 6592              	.LVL490:
 6593              	.LBE4314:
 6594              	.LBE4315:
 6595              	.LBB4316:
 6596              	.LBB4317:
 322:../mculib3/src/periph/gpio_f0_f4_f7.h ****       return *this;
 6597              		.loc 15 322 0
 6598 003e D168     		ldr	r1, [r2, #12]
 6599 0040 224E     		ldr	r6, .L476+20
 6600 0042 3140     		ands	r1, r6
 6601 0044 D160     		str	r1, [r2, #12]
 6602              	.LVL491:
 6603              	.LBE4317:
 6604              	.LBE4316:
 6605              	.LBE4318:
 6606              	.LBE4302:
 6607              	.LBE4301:
 6608              	.LBB4319:
 6609              	.LBB4320:
 6610              	.LBB4321:
  45:../mculib3/src/adc.h ****     ADC_channel (Pin& pin) : pin{pin} {}
 6611              		.loc 2 45 0
 6612 0046 EB60     		str	r3, [r5, #12]
 6613 0048 0123     		movs	r3, #1
 6614              	.LBB4322:
 6615              	.LBB4323:
   6:../mculib3/src/list.h **** {
 6616              		.loc 4 6 0
 6617 004a 0022     		movs	r2, #0
 6618              	.LBE4323:
 6619              	.LBE4322:
  45:../mculib3/src/adc.h ****     ADC_channel (Pin& pin) : pin{pin} {}
 6620              		.loc 2 45 0
 6621 004c 5B42     		rsbs	r3, r3, #0
 6622 004e 2B61     		str	r3, [r5, #16]
 6623              	.LBE4321:
 6624              	.LBE4320:
 6625              	.LBE4319:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6626              		.loc 2 122 0
 6627 0050 0233     		adds	r3, r3, #2
 6628              	.LBB4328:
 6629              	.LBB4327:
 6630              	.LBB4326:
 6631              	.LBB4325:
 6632              	.LBB4324:
   6:../mculib3/src/list.h **** {
 6633              		.loc 4 6 0
 6634 0052 2A60     		str	r2, [r5]
 6635 0054 6A60     		str	r2, [r5, #4]
ARM GAS  /tmp/ccn6MZob.s 			page 205


 6636              	.LVL492:
 6637              	.LBE4324:
 6638              	.LBE4325:
 6639              	.LBE4326:
 6640              	.LBE4327:
 6641              	.LBE4328:
 122:../mculib3/src/adc.h ****     static auto res = ADC_channel {Pin::make<Pin_,mcu::PinMode::Analog>()};
 6642              		.loc 2 122 0
 6643 0056 0360     		str	r3, [r0]
 6644              	.L464:
 6645              	.LVL493:
 6646              	.LBE4329:
 6647              	.LBE4330:
 6648              	.LBB4331:
 6649              	.LBB4332:
  65:../mculib3/src/periph/adc_f0.h ****           if      constexpr (std::is_same_v<Pin,PA0>) { CHSELR.CHSEL0  = true; return 0;  }
 6650              		.loc 23 65 0
 6651 0058 E26A     		ldr	r2, [r4, #44]
 6652              		.loc 23 85 0
 6653 005a 0023     		movs	r3, #0
  65:../mculib3/src/periph/adc_f0.h ****           if      constexpr (std::is_same_v<Pin,PA0>) { CHSELR.CHSEL0  = true; return 0;  }
 6654              		.loc 23 65 0
 6655 005c 0F2A     		cmp	r2, #15
 6656 005e 05D1     		bne	.L466
 6657              	.LBE4332:
 6658              	.LBE4331:
 176:../mculib3/src/adc.h ****     auto channel = adc.set_channel<Pin>(adc_periph);
 6659              		.loc 2 176 0
 6660 0060 226A     		ldr	r2, [r4, #32]
 6661              	.LBB4334:
 6662              	.LBB4333:
  71:../mculib3/src/periph/adc_f0.h ****           else if constexpr (std::is_same_v<Pin,PA6>) { CHSELR.CHSEL6  = true; return 6;  }
 6663              		.loc 23 71 0
 6664 0062 2033     		adds	r3, r3, #32
 6665 0064 916A     		ldr	r1, [r2, #40]
 6666 0066 0B43     		orrs	r3, r1
 6667 0068 9362     		str	r3, [r2, #40]
 6668              	.LVL494:
 6669 006a 0523     		movs	r3, #5
 6670              	.LVL495:
 6671              	.L466:
 6672              	.LBE4333:
 6673              	.LBE4334:
 184:../mculib3/src/adc.h ****     this->insert (
 6674              		.loc 2 184 0
 6675 006c 2000     		movs	r0, r4
 6676 006e A168     		ldr	r1, [r4, #8]
 177:../mculib3/src/adc.h ****     value.channel = channel;
 6677              		.loc 2 177 0
 6678 0070 2B61     		str	r3, [r5, #16]
 184:../mculib3/src/adc.h ****     this->insert (
 6679              		.loc 2 184 0
 6680 0072 0830     		adds	r0, r0, #8
 6681              	.LVL496:
 6682              	.L468:
 6683              	.LBB4335:
 6684              	.LBB4336:
ARM GAS  /tmp/ccn6MZob.s 			page 206


 6685              	.LBB4337:
 6686              	.LBB4338:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 6687              		.loc 6 104 0
 6688 0074 0029     		cmp	r1, #0
 6689 0076 04D0     		beq	.L467
 6690              	.LVL497:
 6691 0078 0A69     		ldr	r2, [r1, #16]
 6692 007a 9342     		cmp	r3, r2
 6693 007c 01DB     		blt	.L467
 6694              	.LVL498:
 6695              	.LBB4339:
 6696              	.LBB4340:
 6697              		.loc 4 160 0
 6698 007e 4968     		ldr	r1, [r1, #4]
 6699              	.LVL499:
 6700 0080 F8E7     		b	.L468
 6701              	.LVL500:
 6702              	.L467:
 6703              	.LBE4340:
 6704              	.LBE4339:
 6705              	.LBE4338:
 6706              	.LBE4337:
 6707              	.LBE4336:
 6708              	.LBE4335:
 184:../mculib3/src/adc.h ****     this->insert (
 6709              		.loc 2 184 0
 6710 0082 2A00     		movs	r2, r5
 6711 0084 FFF7FEFF 		bl	_ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_
 6712              	.LVL501:
 192:../mculib3/src/adc.h ****     buffer.add_size(conversion_qty);
 6713              		.loc 2 192 0
 6714 0088 2000     		movs	r0, r4
 6715 008a A169     		ldr	r1, [r4, #24]
 6716 008c 1030     		adds	r0, r0, #16
 6717 008e FFF7FEFF 		bl	_ZN9Dyn_arrayItE8add_sizeEj
 6718              	.LVL502:
 6719              	.LBB4341:
 6720              	.LBB4342:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 6721              		.loc 22 25 0
 6722 0092 0122     		movs	r2, #1
 6723              	.LBE4342:
 6724              	.LBE4341:
 193:../mculib3/src/adc.h ****     this->dma.disable()
 6725              		.loc 2 193 0
 6726 0094 636A     		ldr	r3, [r4, #36]
 6727              	.LVL503:
 6728              	.LBB4344:
 6729              	.LBB4343:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 6730              		.loc 22 25 0
 6731 0096 1968     		ldr	r1, [r3]
 6732 0098 9143     		bics	r1, r2
 6733 009a 1960     		str	r1, [r3]
 6734              	.LVL504:
 6735              	.LBE4343:
ARM GAS  /tmp/ccn6MZob.s 			page 207


 6736              	.LBE4344:
 6737              	.LBB4345:
 6738              	.LBB4346:
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 6739              		.loc 22 31 0
 6740 009c 2169     		ldr	r1, [r4, #16]
 6741 009e D960     		str	r1, [r3, #12]
 6742              	.LVL505:
 6743 00a0 6169     		ldr	r1, [r4, #20]
 6744 00a2 89B2     		uxth	r1, r1
 6745              	.LBE4346:
 6746              	.LBE4345:
 6747              	.LBB4347:
 6748              	.LBB4348:
  33:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 6749              		.loc 22 33 0
 6750 00a4 5960     		str	r1, [r3, #4]
 6751              	.LVL506:
 6752              	.LBE4348:
 6753              	.LBE4347:
 6754              	.LBB4349:
 6755              	.LBB4350:
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 6756              		.loc 22 24 0
 6757 00a6 1968     		ldr	r1, [r3]
 6758 00a8 0A43     		orrs	r2, r1
 6759 00aa 1A60     		str	r2, [r3]
 6760              	.L469:
 6761 00ac 1A68     		ldr	r2, [r3]
 6762 00ae D207     		lsls	r2, r2, #31
 6763 00b0 FCD5     		bpl	.L469
 6764              	.LVL507:
 6765              	.LBE4350:
 6766              	.LBE4349:
 200:../mculib3/src/adc.h **** }
 6767              		.loc 2 200 0
 6768 00b2 2800     		movs	r0, r5
 6769              		@ sp needed
 6770              	.LVL508:
 6771 00b4 70BD     		pop	{r4, r5, r6, pc}
 6772              	.L477:
 6773 00b6 C046     		.align	2
 6774              	.L476:
 6775 00b8 00000000 		.word	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
 6776 00bc 00000000 		.word	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
 6777 00c0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 6778 00c4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 6779 00c8 00100240 		.word	1073876992
 6780 00cc FFF3FFFF 		.word	-3073
 6781              		.cfi_endproc
 6782              	.LFE4389:
 6784              		.global	__aeabi_ui2d
 6785              		.global	__aeabi_i2d
 6786              		.global	__aeabi_dmul
 6787              		.global	__aeabi_dcmplt
 6788              		.section	.text.startup.main,"ax",%progbits
 6789              		.align	1
ARM GAS  /tmp/ccn6MZob.s 			page 208


 6790              		.global	main
 6791              		.syntax unified
 6792              		.code	16
 6793              		.thumb_func
 6794              		.fpu softvfp
 6796              	main:
 6797              	.LFB3991:
  15:src/main.cpp  **** 
  16:src/main.cpp  **** using EPRA     = mcu::PA3;
  17:src/main.cpp  **** using UV_ON    = mcu::PA1;
  18:src/main.cpp  **** using EN_UV    = mcu::PB0;
  19:src/main.cpp  **** using UV_WORK  = mcu::PA12; 
  20:src/main.cpp  **** using UV_ALARM = mcu::PA11;
  21:src/main.cpp  **** using LEVEL    = mcu::PA10;
  22:src/main.cpp  **** 
  23:src/main.cpp  **** using UZ       = mcu::PA6;
  24:src/main.cpp  **** using UZ_ON    = mcu::PA0;
  25:src/main.cpp  **** using EN_UZ    = mcu::PB1;
  26:src/main.cpp  **** using UZ_WORK  = mcu::PA9;
  27:src/main.cpp  **** using UZ_ALARM = mcu::PA8;
  28:src/main.cpp  **** 
  29:src/main.cpp  **** using OVERHEAT = mcu::PB15;
  30:src/main.cpp  **** 
  31:src/main.cpp  **** using RC       = mcu::PB2;
  32:src/main.cpp  **** using RC_ON    = mcu::PB10;
  33:src/main.cpp  **** 
  34:src/main.cpp  **** int main()
  35:src/main.cpp  **** {
 6798              		.loc 24 35 0
 6799              		.cfi_startproc
 6800              		@ args = 0, pretend = 0, frame = 192
 6801              		@ frame_needed = 0, uses_anonymous_args = 0
 6802 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 6803              	.LCFI31:
 6804              		.cfi_def_cfa_offset 20
 6805              		.cfi_offset 4, -20
 6806              		.cfi_offset 5, -16
 6807              		.cfi_offset 6, -12
 6808              		.cfi_offset 7, -8
 6809              		.cfi_offset 14, -4
  36:src/main.cpp  ****    struct Flash_data {
  37:src/main.cpp  ****       uint16_t max_uv_level = 0;
  38:src/main.cpp  ****    }flash;
 6810              		.loc 24 38 0
 6811 0002 0025     		movs	r5, #0
  35:src/main.cpp  ****    struct Flash_data {
 6812              		.loc 24 35 0
 6813 0004 B1B0     		sub	sp, sp, #196
 6814              	.LCFI32:
 6815              		.cfi_def_cfa_offset 216
 6816              		.loc 24 38 0
 6817 0006 0EAB     		add	r3, sp, #56
 6818 0008 9D80     		strh	r5, [r3, #4]
 6819              	.LVL509:
 6820              	.LBB4630:
 6821              	.LBB4631:
 6822              	.LBB4632:
ARM GAS  /tmp/ccn6MZob.s 			page 209


 6823              	.LBB4633:
 6824              	.LBB4634:
 6825              	.LBB4635:
 164:../mculib3/src/flash.h **** {
 6826              		.loc 9 164 0
 6827 000a B54B     		ldr	r3, .L513
 6828              	.LBB4636:
 6829              	.LBB4637:
 6830              	.LBB4638:
 6831              	.LBB4639:
 6832              	.LBB4640:
   6:../mculib3/src/list.h **** {
 6833              		.loc 4 6 0
 6834 000c 1FAC     		add	r4, sp, #124
 6835              	.LVL510:
 6836              	.LBE4640:
 6837              	.LBE4639:
 6838              	.LBE4638:
 6839              	.LBE4637:
 6840              	.LBE4636:
 164:../mculib3/src/flash.h **** {
 6841              		.loc 9 164 0
 6842 000e 0833     		adds	r3, r3, #8
 6843 0010 1F93     		str	r3, [sp, #124]
 6844              	.LBB4645:
 6845              	.LBB4646:
 6846              	.LBB4647:
  45:../mculib3/src/flash.h ****     {}
 6847              		.loc 9 45 0
 6848 0012 B44B     		ldr	r3, .L513+4
 6849 0014 8022     		movs	r2, #128
 6850 0016 A362     		str	r3, [r4, #40]
 6851              	.LBE4647:
 6852              	.LBE4646:
 6853              	.LBE4645:
 164:../mculib3/src/flash.h **** {
 6854              		.loc 9 164 0
 6855 0018 2D93     		str	r3, [sp, #180]
 6856 001a 2EAB     		add	r3, sp, #184
 6857 001c 1D70     		strb	r5, [r3]
 6858 001e 8123     		movs	r3, #129
 6859              	.LBB4650:
 6860              	.LBB4649:
 6861              	.LBB4648:
  45:../mculib3/src/flash.h ****     {}
 6862              		.loc 9 45 0
 6863 0020 9200     		lsls	r2, r2, #2
 6864 0022 E262     		str	r2, [r4, #44]
 6865              	.LBE4648:
 6866              	.LBE4649:
 6867              	.LBE4650:
 6868              	.LBB4651:
 6869              	.LBB4652:
 6870              	.LBB4653:
 6871 0024 6263     		str	r2, [r4, #52]
 6872              	.LBE4653:
 6873              	.LBE4652:
ARM GAS  /tmp/ccn6MZob.s 			page 210


 6874              	.LBE4651:
 164:../mculib3/src/flash.h **** {
 6875              		.loc 9 164 0
 6876 0026 0EAA     		add	r2, sp, #56
 6877 0028 9B18     		adds	r3, r3, r2
 6878 002a 1D70     		strb	r5, [r3]
 6879 002c 8223     		movs	r3, #130
 6880 002e 9B18     		adds	r3, r3, r2
 6881 0030 1D70     		strb	r5, [r3]
 6882 0032 2FAB     		add	r3, sp, #188
 6883 0034 1D70     		strb	r5, [r3]
 6884              	.LBE4635:
 6885              	.LBE4634:
 6886              	.LBE4633:
 186:../mculib3/src/flash.h ****     // flash.lock(); // check if need
 6887              		.loc 9 186 0
 6888 0036 0FAB     		add	r3, sp, #60
 6889              	.LVL511:
 6890 0038 6361     		str	r3, [r4, #20]
 6891              	.LBB4667:
 6892              	.LBB4668:
 6893              	.LBB4669:
 6894              	.LBB4670:
 6895              	.LBB4671:
 6896              	.LBB4672:
 6897              	.LBB4673:
 6898              		.file 27 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Core algorithmic facilities -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Copyright (C) 2001-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /*
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1994
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Hewlett-Packard Company
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
ARM GAS  /tmp/ccn6MZob.s 			page 211


  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Hewlett-Packard Company makes no
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1996-1998
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Silicon Graphics Computer Systems, Inc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Silicon Graphics makes no
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /** @file bits/stl_algobase.h
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  This is an internal header file, included by other library headers.
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  Do not attempt to use it directly. @headername{algorithm}
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #ifndef _STL_ALGOBASE_H
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _STL_ALGOBASE_H 1
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/c++config.h>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/functexcept.h>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/cpp_type_traits.h>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/type_traits.h>
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/numeric_traits.h>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_pair.h>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_types.h>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_funcs.h>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator.h>
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/concept_check.h>
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <debug/debug.h>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/move.h> // For std::swap and _GLIBCXX_MOVE
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/predefined_ops.h>
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** namespace std _GLIBCXX_VISIBILITY(default)
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** {
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // See http://gcc.gnu.org/ml/libstdc++/2004-08/msg00167.html: in a
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // nutshell, we are partially implementing the resolution of DR 187,
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // when it's safe, i.e., the value_types are equal.
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _BoolType>
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
ARM GAS  /tmp/ccn6MZob.s 			page 212


  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           typedef typename iterator_traits<_ForwardIterator1>::value_type
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****             _ValueType1;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           _ValueType1 __tmp = _GLIBCXX_MOVE(*__a);
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__a = _GLIBCXX_MOVE(*__b);
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__b = _GLIBCXX_MOVE(__tmp);
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap<true>
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void 
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           swap(*__a, *__b);
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         }
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swaps the contents of two iterators.
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  An iterator.
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another iterator.
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   Nothing.
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This function swaps the values pointed to by two iterators, not the
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  iterators themselves.
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline void
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::value_type
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType1;
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::value_type
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType2;
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType1,
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType2>)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType2,
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType1>)
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::reference
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType1;
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::reference
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType2;
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       std::__iter_swap<__are_same<_ValueType1, _ValueType2>::__value
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType1&, _ReferenceType1>::__value
ARM GAS  /tmp/ccn6MZob.s 			page 213


 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType2&, _ReferenceType2>::__value>::
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	iter_swap(__a, __b);
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #else
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       swap(*__a, *__b);
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swap the elements of two sequences.
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first1  A forward iterator.
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last1   A forward iterator.
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first2  A forward iterator.
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   An iterator equal to @p first2+(last1-first1).
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Swaps each element in the range @p [first1,last1) with the
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  corresponding element in the range @p [first2,(last1-first1)).
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  The ranges must not overlap.
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _ForwardIterator2
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     swap_ranges(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		_ForwardIterator2 __first2)
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first1, __last1);
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       for (; __first1 != __last1; ++__first1, (void)++__first2)
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	std::iter_swap(__first1, __first2);
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __first2;
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The lesser of the parameters.
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This is the simple classic generic implementation.  It will work on
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  temporary expressions, since they are only evaluated once, unlike a
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  preprocessor macro.
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp>
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     min(const _Tp& __a, const _Tp& __b)
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return __b < __a ? __b : __a;
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__b < __a)
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
ARM GAS  /tmp/ccn6MZob.s 			page 214


 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The greater of the parameters.
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This is the simple classic generic implementation.  It will work on
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  temporary expressions, since they are only evaluated once, unlike a
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  preprocessor macro.
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp>
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     max(const _Tp& __a, const _Tp& __b)
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return  __a < __b ? __b : __a;
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__a < __b)
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __comp  A @link comparison_functors comparison functor@endlink.
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The lesser of the parameters.
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This will work on temporary expressions, since they are only evaluated
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  once, unlike a preprocessor macro.
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp, typename _Compare>
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     min(const _Tp& __a, const _Tp& __b, _Compare __comp)
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return __comp(__b, __a) ? __b : __a;
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__comp(__b, __a))
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __comp  A @link comparison_functors comparison functor@endlink.
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The greater of the parameters.
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
ARM GAS  /tmp/ccn6MZob.s 			page 215


 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This will work on temporary expressions, since they are only evaluated
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  once, unlike a preprocessor macro.
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp, typename _Compare>
 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     max(const _Tp& __a, const _Tp& __b, _Compare __comp)
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return __comp(__a, __b) ? __b : __a;
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__comp(__a, __b))
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // Fallback implementation of the function in bits/stl_iterator.h used to
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // remove the __normal_iterator wrapper. See copy, fill, ...
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Iterator>
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _Iterator
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __niter_base(_Iterator __it)
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     { return __it; }
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // All of these auxiliary structs serve two purposes.  (1) Replace
 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // calls to copy with memmove whenever possible.  (Memmove, not memcpy,
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // because the input and output ranges are permitted to overlap.)
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // (2) If we're using random access iterators, then write the loop as
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // a for loop with an explicit count.
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool, bool, typename>
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _II, typename _OI>
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _OI
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_m(_II __first, _II __last, _OI __result)
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for (; __first != __last; ++__result, (void)++__first)
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *__result = *__first;
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Category>
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move<true, false, _Category>
 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _II, typename _OI>
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _OI
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_m(_II __first, _II __last, _OI __result)
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for (; __first != __last; ++__result, (void)++__first)
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *__result = std::move(*__first);
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move<false, false, random_access_iterator_tag>
ARM GAS  /tmp/ccn6MZob.s 			page 216


 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _II, typename _OI>
 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _OI
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_m(_II __first, _II __last, _OI __result)
 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         { 
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  typedef typename iterator_traits<_II>::difference_type _Distance;
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for(_Distance __n = __last - __first; __n > 0; --__n)
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    {
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      *__result = *__first;
 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      ++__first;
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      ++__result;
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    }
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move<true, false, random_access_iterator_tag>
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _II, typename _OI>
 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _OI
 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_m(_II __first, _II __last, _OI __result)
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         { 
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  typedef typename iterator_traits<_II>::difference_type _Distance;
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for(_Distance __n = __last - __first; __n > 0; --__n)
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    {
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      *__result = std::move(*__first);
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      ++__first;
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      ++__result;
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    }
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove>
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move<_IsMove, true, random_access_iterator_tag>
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _Tp>
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _Tp*
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  using __assignable = conditional<_IsMove,
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					   is_move_assignable<_Tp>,
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					   is_copy_assignable<_Tp>>;
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  // trivial types can have deleted assignment
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  static_assert( __assignable::type::value, "type is not assignable" );
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  const ptrdiff_t _Num = __last - __first;
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  if (_Num)
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result + _Num;
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 217


 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _II, typename _OI>
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _OI
 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_a(_II __first, _II __last, _OI __result)
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_II>::value_type _ValueTypeI;
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_II>::iterator_category _Category;
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       const bool __simple = (__is_trivial(_ValueTypeI)
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                     && __is_pointer<_II>::__value
 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                     && __is_pointer<_OI>::__value
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return std::__copy_move<_IsMove, __simple,
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                      _Category>::__copy_m(__first, __last, __result);
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // Helpers for streambuf iterators (either istream or ostream).
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // NB: avoid including <iosfwd>, relatively large.
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _CharT>
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct char_traits;
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _CharT, typename _Traits>
 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     class istreambuf_iterator;
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _CharT, typename _Traits>
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     class ostreambuf_iterator;
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _CharT>
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     typename __gnu_cxx::__enable_if<__is_char<_CharT>::__value, 
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	     ostreambuf_iterator<_CharT, char_traits<_CharT> > >::__type
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_a2(_CharT*, _CharT*,
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		   ostreambuf_iterator<_CharT, char_traits<_CharT> >);
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _CharT>
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     typename __gnu_cxx::__enable_if<__is_char<_CharT>::__value, 
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	     ostreambuf_iterator<_CharT, char_traits<_CharT> > >::__type
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_a2(const _CharT*, const _CharT*,
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		   ostreambuf_iterator<_CharT, char_traits<_CharT> >);
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _CharT>
 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     typename __gnu_cxx::__enable_if<__is_char<_CharT>::__value,
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				    _CharT*>::__type
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_a2(istreambuf_iterator<_CharT, char_traits<_CharT> >,
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		   istreambuf_iterator<_CharT, char_traits<_CharT> >, _CharT*);
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _II, typename _OI>
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _OI
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_a2(_II __first, _II __last, _OI __result)
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					     std::__niter_base(__last),
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					     std::__niter_base(__result)));
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Copies the range [first,last) into result.
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
ARM GAS  /tmp/ccn6MZob.s 			page 218


 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first  An input iterator.
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last   An input iterator.
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __result An output iterator.
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   result + (first - last)
 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This inline function will boil down to a call to @c memmove whenever
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  possible.  Failing that, if random access iterators are passed, then the
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  loop count will be known (and therefore a candidate for compiler
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  optimizations such as unrolling).  Result may not be contained within
 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  [first,last); the copy_backward function should be used instead.
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Note that the end of the output range is permitted to be contained
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  within [first,last).
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _II, typename _OI>
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _OI
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     copy(_II __first, _II __last, _OI __result)
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_InputIteratorConcept<_II>)
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_OutputIteratorConcept<_OI,
 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_II>::value_type>)
 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first, __last);
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      (std::__miter_base(__first), std::__miter_base(__last),
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	       __result));
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Moves the range [first,last) into result.
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first  An input iterator.
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last   An input iterator.
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __result An output iterator.
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   result + (first - last)
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This inline function will boil down to a call to @c memmove whenever
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  possible.  Failing that, if random access iterators are passed, then the
 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  loop count will be known (and therefore a candidate for compiler
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  optimizations such as unrolling).  Result may not be contained within
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  [first,last); the move_backward function should be used instead.
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Note that the end of the output range is permitted to be contained
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  within [first,last).
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _II, typename _OI>
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _OI
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     move(_II __first, _II __last, _OI __result)
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_InputIteratorConcept<_II>)
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_OutputIteratorConcept<_OI,
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_II>::value_type>)
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first, __last);
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 219


 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return std::__copy_move_a2<true>(std::__miter_base(__first),
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				       std::__miter_base(__last), __result);
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _GLIBCXX_MOVE3(_Tp, _Up, _Vp) std::move(_Tp, _Up, _Vp)
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #else
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _GLIBCXX_MOVE3(_Tp, _Up, _Vp) std::copy(_Tp, _Up, _Vp)
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool, bool, typename>
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move_backward
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _BI1, typename _BI2>
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _BI2
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_move_b(_BI1 __first, _BI1 __last, _BI2 __result)
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  while (__first != __last)
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *--__result = *--__last;
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Category>
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move_backward<true, false, _Category>
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _BI1, typename _BI2>
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _BI2
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_move_b(_BI1 __first, _BI1 __last, _BI2 __result)
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  while (__first != __last)
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *--__result = std::move(*--__last);
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move_backward<false, false, random_access_iterator_tag>
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _BI1, typename _BI2>
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _BI2
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_move_b(_BI1 __first, _BI1 __last, _BI2 __result)
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  typename iterator_traits<_BI1>::difference_type __n;
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for (__n = __last - __first; __n > 0; --__n)
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *--__result = *--__last;
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move_backward<true, false, random_access_iterator_tag>
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _BI1, typename _BI2>
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _BI2
ARM GAS  /tmp/ccn6MZob.s 			page 220


 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_move_b(_BI1 __first, _BI1 __last, _BI2 __result)
 545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  typename iterator_traits<_BI1>::difference_type __n;
 547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  for (__n = __last - __first; __n > 0; --__n)
 548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    *--__result = std::move(*--__last);
 549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result;
 550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove>
 555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __copy_move_backward<_IsMove, true, random_access_iterator_tag>
 556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _Tp>
 558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static _Tp*
 559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         __copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  using __assignable = conditional<_IsMove,
 563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					   is_move_assignable<_Tp>,
 564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 					   is_copy_assignable<_Tp>>;
 565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  // trivial types can have deleted assignment
 566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  static_assert( __assignable::type::value, "type is not assignable" );
 567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  const ptrdiff_t _Num = __last - __first;
 569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  if (_Num)
 570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	  return __result - _Num;
 572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
 573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _BI1, typename _BI2>
 576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _BI2
 577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_backward_a(_BI1 __first, _BI1 __last, _BI2 __result)
 578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_BI1>::value_type _ValueType1;
 580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_BI2>::value_type _ValueType2;
 581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_BI1>::iterator_category _Category;
 582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       const bool __simple = (__is_trivial(_ValueType1)
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                     && __is_pointer<_BI1>::__value
 584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                     && __is_pointer<_BI2>::__value
 585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 			     && __are_same<_ValueType1, _ValueType2>::__value);
 586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return std::__copy_move_backward<_IsMove, __simple,
 588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	                               _Category>::__copy_move_b(__first,
 589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 								 __last,
 590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 								 __result);
 591:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 592:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 593:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _IsMove, typename _BI1, typename _BI2>
 594:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _BI2
 595:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 596:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 597:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return _BI2(std::__copy_move_backward_a<_IsMove>
 598:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		  (std::__niter_base(__first), std::__niter_base(__last),
 599:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		   std::__niter_base(__result)));
 600:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
ARM GAS  /tmp/ccn6MZob.s 			page 221


 601:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 602:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 603:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Copies the range [first,last) into result.
 604:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 605:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first  A bidirectional iterator.
 606:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last   A bidirectional iterator.
 607:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __result A bidirectional iterator.
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   result - (first - last)
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 610:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  The function has the same effect as copy, but starts at the end of the
 611:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  range and works its way to the start, returning the start of the result.
 612:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This inline function will boil down to a call to @c memmove whenever
 613:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  possible.  Failing that, if random access iterators are passed, then the
 614:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  loop count will be known (and therefore a candidate for compiler
 615:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  optimizations such as unrolling).
 616:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 617:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Result may not be in the range (first,last].  Use copy instead.  Note
 618:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  that the start of the output range may overlap [first,last).
 619:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 620:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _BI1, typename _BI2>
 621:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _BI2
 622:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 623:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 624:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 625:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_BidirectionalIteratorConcept<_BI1>)
 626:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_BidirectionalIteratorConcept<_BI2>)
 627:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<
 628:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_BI1>::value_type,
 629:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_BI2>::value_type>)
 630:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first, __last);
 631:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 632:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return (std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
 633:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	      (std::__miter_base(__first), std::__miter_base(__last),
 634:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	       __result));
 635:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 636:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 637:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus >= 201103L
 638:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 639:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Moves the range [first,last) into result.
 640:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 641:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first  A bidirectional iterator.
 642:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last   A bidirectional iterator.
 643:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __result A bidirectional iterator.
 644:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   result - (first - last)
 645:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 646:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  The function has the same effect as move, but starts at the end of the
 647:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  range and works its way to the start, returning the start of the result.
 648:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This inline function will boil down to a call to @c memmove whenever
 649:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  possible.  Failing that, if random access iterators are passed, then the
 650:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  loop count will be known (and therefore a candidate for compiler
 651:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  optimizations such as unrolling).
 652:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 653:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Result may not be in the range (first,last].  Use move instead.  Note
 654:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  that the start of the output range may overlap [first,last).
 655:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 656:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _BI1, typename _BI2>
 657:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline _BI2
ARM GAS  /tmp/ccn6MZob.s 			page 222


 658:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     move_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 659:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 660:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 661:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_BidirectionalIteratorConcept<_BI1>)
 662:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_BidirectionalIteratorConcept<_BI2>)
 663:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<
 664:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_BI1>::value_type,
 665:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	    typename iterator_traits<_BI2>::value_type>)
 666:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first, __last);
 667:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 668:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return std::__copy_move_backward_a2<true>(std::__miter_base(__first),
 669:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 						std::__miter_base(__last),
 670:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 						__result);
 671:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 672:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 673:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _GLIBCXX_MOVE_BACKWARD3(_Tp, _Up, _Vp) std::move_backward(_Tp, _Up, _Vp)
 674:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #else
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _GLIBCXX_MOVE_BACKWARD3(_Tp, _Up, _Vp) std::copy_backward(_Tp, _Up, _Vp)
 676:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator, typename _Tp>
 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline typename
 680:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __gnu_cxx::__enable_if<!__is_scalar<_Tp>::__value, void>::__type
 681:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __fill_a(_ForwardIterator __first, _ForwardIterator __last,
 682:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  	     const _Tp& __value)
 683:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 684:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       for (; __first != __last; ++__first)
 685:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	*__first = __value;
 686:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 687:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     
 688:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator, typename _Tp>
 689:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline typename
 690:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __gnu_cxx::__enable_if<__is_scalar<_Tp>::__value, void>::__type
 691:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     __fill_a(_ForwardIterator __first, _ForwardIterator __last,
 692:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	     const _Tp& __value)
 693:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 694:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       const _Tp __tmp = __value;
 695:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       for (; __first != __last; ++__first)
 696:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	*__first = __tmp;
 6899              		.loc 27 696 0
 6900 003a 0123     		movs	r3, #1
 6901              	.LVL512:
 6902              	.LBE4673:
 6903              	.LBE4672:
 6904              	.LBE4671:
 6905              	.LBE4670:
 6906              	.LBE4669:
 6907              	.LBE4668:
 6908              	.LBE4667:
 6909              	.LBB4818:
 6910              	.LBB4664:
 6911              	.LBB4661:
 6912              	.LBB4658:
 6913              	.LBB4656:
 6914              	.LBB4654:
  45:../mculib3/src/flash.h ****     {}
 6915              		.loc 9 45 0
ARM GAS  /tmp/ccn6MZob.s 			page 223


 6916 003c AA49     		ldr	r1, .L513+8
 6917              	.LBE4654:
 6918              	.LBE4656:
 6919              	.LBE4658:
 164:../mculib3/src/flash.h **** {
 6920              		.loc 9 164 0
 6921 003e AB48     		ldr	r0, .L513+12
 6922              	.LBE4661:
 6923              	.LBE4664:
 6924              	.LBE4818:
 6925              	.LBB4819:
 6926              	.LBB4814:
 6927              	.LBB4810:
 6928              	.LBB4806:
 6929              	.LBB4678:
 6930              	.LBB4676:
 6931              	.LBB4674:
 6932              		.loc 27 696 0
 6933 0040 5B42     		rsbs	r3, r3, #0
 6934              	.LBE4674:
 6935              	.LBE4676:
 6936              	.LBE4678:
 6937              	.LBE4806:
 6938              	.LBE4810:
 6939              	.LBE4814:
 6940              	.LBE4819:
 6941              	.LBB4820:
 6942              	.LBB4665:
 6943              	.LBB4662:
 6944              	.LBB4659:
 6945              	.LBB4644:
 6946              	.LBB4643:
 6947              	.LBB4642:
 6948              	.LBB4641:
   6:../mculib3/src/list.h **** {
 6949              		.loc 4 6 0
 6950 0042 6560     		str	r5, [r4, #4]
 6951 0044 A560     		str	r5, [r4, #8]
 6952              	.LVL513:
 6953              	.LBE4641:
 6954              	.LBE4642:
 6955              	.LBE4643:
  44:../mculib3/src/timers.h **** {
 6956              		.loc 13 44 0
 6957 0046 2573     		strb	r5, [r4, #12]
 6958              	.LVL514:
 6959              	.LBE4644:
 6960              	.LBE4659:
 6961              	.LBB4660:
 6962              	.LBB4657:
 6963              	.LBB4655:
  45:../mculib3/src/flash.h ****     {}
 6964              		.loc 9 45 0
 6965 0048 2163     		str	r1, [r4, #48]
 6966              	.LBE4655:
 6967              	.LBE4657:
 6968              	.LBE4660:
ARM GAS  /tmp/ccn6MZob.s 			page 224


 6969              	.LBE4662:
 6970              	.LBE4665:
 6971              	.LBE4820:
 6972              	.LBB4821:
 6973              	.LBB4815:
 6974              	.LBB4811:
 6975              	.LBB4807:
 6976              	.LBB4679:
 6977              	.LBB4677:
 6978              	.LBB4675:
 6979              		.loc 27 696 0
 6980 004a 2383     		strh	r3, [r4, #24]
 6981              	.LBE4675:
 6982              	.LBE4677:
 6983              	.LBE4679:
 6984              	.LBE4807:
 6985              	.LBE4811:
 6986              	.LBE4815:
 6987              	.LBE4821:
 6988              	.LBB4822:
 6989              	.LBB4666:
 6990              	.LBB4663:
 164:../mculib3/src/flash.h **** {
 6991              		.loc 9 164 0
 6992 004c 2061     		str	r0, [r4, #16]
 6993 004e E561     		str	r5, [r4, #28]
 6994 0050 2584     		strh	r5, [r4, #32]
 6995 0052 6562     		str	r5, [r4, #36]
 6996              	.LVL515:
 6997              	.LBE4663:
 6998              	.LBE4666:
 6999              	.LBE4822:
 7000              	.LBB4823:
 7001              	.LBB4816:
 7002              	.LBB4812:
 7003              	.LBB4808:
 201:../mculib3/src/flash.h ****     auto is_all_readed = [&]{ 
 7004              		.loc 9 201 0
 7005 0054 1581     		strh	r5, [r2, #8]
 7006              	.LVL516:
 205:../mculib3/src/flash.h ****     #if defined(STM32F4) or defined(STM32F7)
 7007              		.loc 9 205 0
 7008 0056 FFF7FEFF 		bl	_ZN3mcu5FLASH6unlockEv
 7009              	.LVL517:
 7010 005a 29AE     		add	r6, sp, #164
 7011              	.LVL518:
 7012              	.L487:
 7013              	.LBB4680:
 7014              	.LBB4681:
 7015              	.LBB4682:
 7016              	.LBB4683:
  73:../mculib3/src/flash.h **** };
 7017              		.loc 9 73 0
 7018 005c 7368     		ldr	r3, [r6, #4]
 7019              	.LBE4683:
 7020              	.LBE4682:
 7021              	.LBB4685:
ARM GAS  /tmp/ccn6MZob.s 			page 225


 7022              	.LBB4686:
 7023              	.LBB4687:
 7024              	.LBB4688:
 7025              	.LBB4689:
 7026              	.LBB4690:
 7027              	.LBB4691:
 7028              	.LBB4692:
 216:../mculib3/src/flash.h ****                     return false;
 7029              		.loc 9 216 0
 7030 005e 10A8     		add	r0, sp, #64
 7031              	.LVL519:
 7032              	.LBE4692:
 7033              	.LBE4691:
 7034              	.LBE4690:
 7035              	.LBE4689:
 7036              	.LBE4688:
 7037              	.LBE4687:
 7038              	.LBE4686:
 7039              	.LBE4685:
 7040              	.LBB4700:
 7041              	.LBB4684:
  73:../mculib3/src/flash.h **** };
 7042              		.loc 9 73 0
 7043 0060 5A00     		lsls	r2, r3, #1
 7044 0062 3368     		ldr	r3, [r6]
 7045 0064 9A18     		adds	r2, r3, r2
 7046              	.LVL520:
 7047              	.L482:
 7048              	.LBE4684:
 7049              	.LBE4700:
 7050              	.LBB4701:
 7051              	.LBB4699:
 7052              	.LBB4698:
 7053              	.LBB4697:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7054              		.loc 6 104 0
 7055 0066 9A42     		cmp	r2, r3
 7056 0068 0ED0     		beq	.L479
 7057              	.LVL521:
 7058              	.LBB4696:
 7059              	.LBB4695:
 7060              	.LBB4694:
 7061              	.LBB4693:
 214:../mculib3/src/flash.h ****                     copy[pair.offset] = pair.value;
 7062              		.loc 9 214 0
 7063 006a 1978     		ldrb	r1, [r3]
 7064 006c 0129     		cmp	r1, #1
 7065 006e 07D8     		bhi	.L480
 215:../mculib3/src/flash.h ****                     byte_readed[pair.offset] = true;
 7066              		.loc 9 215 0
 7067 0070 5F78     		ldrb	r7, [r3, #1]
 7068 0072 6118     		adds	r1, r4, r1
 7069 0074 0F76     		strb	r7, [r1, #24]
 216:../mculib3/src/flash.h ****                     return false;
 7070              		.loc 9 216 0
 7071 0076 0127     		movs	r7, #1
 7072 0078 1978     		ldrb	r1, [r3]
ARM GAS  /tmp/ccn6MZob.s 			page 226


 7073 007a 4754     		strb	r7, [r0, r1]
 7074              	.LVL522:
 7075              	.L481:
 7076 007c 0233     		adds	r3, r3, #2
 7077              	.LVL523:
 7078 007e F2E7     		b	.L482
 7079              	.LVL524:
 7080              	.L480:
 7081              	.LBE4693:
 7082              	.LBE4694:
 7083              	.LBE4695:
 7084              	.LBE4696:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7085              		.loc 6 104 0
 7086 0080 1988     		ldrh	r1, [r3]
 7087 0082 9B4F     		ldr	r7, .L513+16
 7088 0084 B942     		cmp	r1, r7
 7089 0086 F9D1     		bne	.L481
 7090              	.LVL525:
 7091              	.L479:
 7092              	.LBE4697:
 7093              	.LBE4698:
 7094              	.LBE4699:
 7095              	.LBE4701:
 211:../mculib3/src/flash.h ****             , [&](auto& word) bool {
 7096              		.loc 9 211 0
 7097 0088 2D93     		str	r3, [sp, #180]
 222:../mculib3/src/flash.h ****             current = i;
 7098              		.loc 9 222 0
 7099 008a 3268     		ldr	r2, [r6]
 7100              	.LVL526:
 7101 008c 9A42     		cmp	r2, r3
 7102 008e 05D1     		bne	.L483
 7103              	.LVL527:
 7104              	.LBB4702:
 7105              	.LBB4703:
  26:../mculib3/src/flash.h **** };
 7106              		.loc 9 26 0
 7107 0090 E561     		str	r5, [r4, #28]
 7108              	.LVL528:
 7109              	.L484:
 7110 0092 0836     		adds	r6, r6, #8
 7111              	.LBE4703:
 7112              	.LBE4702:
 7113              	.LBE4681:
 210:../mculib3/src/flash.h ****         memory_offset = std::find_if(memory[i].begin(), memory[i].end()
 7114              		.loc 9 210 0
 7115 0094 012D     		cmp	r5, #1
 7116 0096 11D0     		beq	.L486
 7117 0098 0125     		movs	r5, #1
 7118              	.LVL529:
 7119 009a DFE7     		b	.L487
 7120              	.LVL530:
 7121              	.L483:
 7122              	.LBB4722:
 7123              	.LBB4704:
 7124              	.LBB4705:
ARM GAS  /tmp/ccn6MZob.s 			page 227


  73:../mculib3/src/flash.h **** };
 7125              		.loc 9 73 0
 7126 009c 7168     		ldr	r1, [r6, #4]
 7127 009e 4900     		lsls	r1, r1, #1
 7128 00a0 5218     		adds	r2, r2, r1
 7129              	.LBE4705:
 7130              	.LBE4704:
 226:../mculib3/src/flash.h ****             current = i;
 7131              		.loc 9 226 0
 7132 00a2 9342     		cmp	r3, r2
 7133 00a4 00D1     		bne	.LCB7337
 7134 00a6 08E1     		b	.L485	@long jump
 7135              	.LCB7337:
 7136              	.LVL531:
 7137              	.LBB4706:
 7138              	.LBB4707:
 7139              	.LBB4708:
 7140              	.LBB4709:
 7141              	.LBB4710:
 7142              	.LBB4711:
 7143              	.LBB4712:
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// Provided for stable_partition to use.
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate>
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline _InputIterator
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_if_not(_InputIterator __first, _InputIterator __last,
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		  _Predicate __pred)
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return std::__find_if(__first, __last,
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			    __gnu_cxx::__ops::__negate(__pred),
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			    std::__iterator_category(__first));
 7144              		.loc 6 173 0
 7145 00a8 0A27     		movs	r7, #10
 7146 00aa 0EAB     		add	r3, sp, #56
 7147 00ac FF18     		adds	r7, r7, r3
 7148              	.LBE4712:
 7149              	.LBE4711:
 7150              	.LBE4710:
 7151              	.LBE4709:
 7152              	.LBE4708:
 7153              	.LBE4707:
 7154              	.LBE4706:
 7155              	.LBB4719:
 7156              	.LBB4720:
  26:../mculib3/src/flash.h **** };
 7157              		.loc 9 26 0
 7158 00ae E561     		str	r5, [r4, #28]
 7159              	.LVL532:
 7160              	.LBE4720:
 7161              	.LBE4719:
 7162              	.LBB4721:
 7163              	.LBB4718:
 7164              	.LBB4717:
 7165              	.LBB4716:
 7166              	.LBB4715:
 7167              	.LBB4714:
ARM GAS  /tmp/ccn6MZob.s 			page 228


 7168              	.LBB4713:
 7169              		.loc 6 173 0
 7170 00b0 3900     		movs	r1, r7
 7171 00b2 10A8     		add	r0, sp, #64
 7172 00b4 FFF7FEFF 		bl	_ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN
 7173              	.LVL533:
 7174              	.LBE4713:
 7175              	.LBE4714:
 7176              	.LBE4715:
 7177              	.LBE4716:
 7178              	.LBE4717:
 7179              	.LBE4718:
 7180              	.LBE4721:
 228:../mculib3/src/flash.h ****                 break;
 7181              		.loc 9 228 0
 7182 00b8 B842     		cmp	r0, r7
 7183 00ba EAD1     		bne	.L484
 7184              	.LVL534:
 7185              	.L486:
 7186              	.LBE4722:
 7187              	.LBE4680:
 7188              	.LBB4724:
 7189              	.LBB4725:
  25:../mculib3/src/flash.h ****     inline Int operator= (Int v) { return value = v; }
 7190              		.loc 9 25 0
 7191 00bc E169     		ldr	r1, [r4, #28]
 7192              	.LVL535:
 7193              	.LBE4725:
 7194              	.LBE4724:
 7195              	.LBB4726:
 7196              	.LBB4727:
  73:../mculib3/src/flash.h **** };
 7197              		.loc 9 73 0
 7198 00be CB00     		lsls	r3, r1, #3
 7199 00c0 E318     		adds	r3, r4, r3
 7200 00c2 DA6A     		ldr	r2, [r3, #44]
 7201 00c4 9B6A     		ldr	r3, [r3, #40]
 7202 00c6 5200     		lsls	r2, r2, #1
 7203 00c8 9B18     		adds	r3, r3, r2
 7204              	.LBE4727:
 7205              	.LBE4726:
 236:../mculib3/src/flash.h ****         need_erase[current] = true;
 7206              		.loc 9 236 0
 7207 00ca A26B     		ldr	r2, [r4, #56]
 7208 00cc 9A42     		cmp	r2, r3
 7209 00ce 06D1     		bne	.L488
 237:../mculib3/src/flash.h ****         current = 0;
 7210              		.loc 9 237 0
 7211 00d0 0122     		movs	r2, #1
 7212 00d2 27AB     		add	r3, sp, #156
 7213 00d4 5A54     		strb	r2, [r3, r1]
 7214              	.LVL536:
 7215              	.LBB4728:
 7216              	.LBB4729:
  26:../mculib3/src/flash.h **** };
 7217              		.loc 9 26 0
 7218 00d6 0023     		movs	r3, #0
ARM GAS  /tmp/ccn6MZob.s 			page 229


 7219 00d8 E361     		str	r3, [r4, #28]
 7220              	.LVL537:
 7221              	.LBE4729:
 7222              	.LBE4728:
 239:../mculib3/src/flash.h ****     }
 7223              		.loc 9 239 0
 7224 00da 299B     		ldr	r3, [sp, #164]
 7225 00dc 2D93     		str	r3, [sp, #180]
 7226              	.L488:
 7227              	.LVL538:
 7228              	.LBB4730:
 7229              	.LBB4731:
 7230              	.LBB4732:
 7231              	.LBB4733:
 7232              	.LBB4734:
 7233              	.LBB4735:
 7234              	.LBB4736:
 7235              		.loc 6 173 0
 7236 00de 0A25     		movs	r5, #10
 7237 00e0 0EAB     		add	r3, sp, #56
 7238 00e2 ED18     		adds	r5, r5, r3
 7239 00e4 2900     		movs	r1, r5
 7240 00e6 10A8     		add	r0, sp, #64
 7241              	.LVL539:
 7242 00e8 FFF7FEFF 		bl	_ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN
 7243              	.LVL540:
 7244 00ec 8227     		movs	r7, #130
 7245 00ee 0EAB     		add	r3, sp, #56
 7246 00f0 0190     		str	r0, [sp, #4]
 7247              	.LVL541:
 7248 00f2 FF18     		adds	r7, r7, r3
 7249              	.LBE4736:
 7250              	.LBE4735:
 7251              	.LBE4734:
 7252              	.LBE4733:
 7253              	.LBE4732:
 7254              	.LBE4731:
 7255              	.LBE4730:
 243:../mculib3/src/flash.h ****         std::memcpy (original, copy, sizeof(copy));
 7256              		.loc 9 243 0
 7257 00f4 A842     		cmp	r0, r5
 7258 00f6 00D0     		beq	.LCB7504
 7259 00f8 E4E0     		b	.L489	@long jump
 7260              	.LCB7504:
 244:../mculib3/src/flash.h ****         return_state = check_changes;
 7261              		.loc 9 244 0
 7262 00fa 0222     		movs	r2, #2
 7263 00fc 25A9     		add	r1, sp, #148
 7264 00fe 6069     		ldr	r0, [r4, #20]
 7265 0100 FFF7FEFF 		bl	memcpy
 7266              	.LVL542:
 245:../mculib3/src/flash.h ****     } else {
 7267              		.loc 9 245 0
 7268 0104 0023     		movs	r3, #0
 7269              	.L512:
 7270              	.LBB4737:
 7271              	.LBB4738:
ARM GAS  /tmp/ccn6MZob.s 			page 230


 253:../mculib3/src/flash.h ****             need_erase[i] = std::any_of (memory[i].begin(), memory[i].end()
 7272              		.loc 9 253 0
 7273 0106 4520     		movs	r0, #69
 7274              	.LBE4738:
 7275              	.LBE4737:
 248:../mculib3/src/flash.h ****     }
 7276              		.loc 9 248 0
 7277 0108 3B70     		strb	r3, [r7]
 7278              	.LVL543:
 7279              	.LBB4793:
 7280              	.LBB4791:
 253:../mculib3/src/flash.h ****             need_erase[i] = std::any_of (memory[i].begin(), memory[i].end()
 7281              		.loc 9 253 0
 7282 010a 0EAB     		add	r3, sp, #56
 7283 010c C018     		adds	r0, r0, r3
 7284 010e C37F     		ldrb	r3, [r0, #31]
 7285 0110 002B     		cmp	r3, #0
 7286 0112 11D1     		bne	.L491
 7287 0114 E369     		ldr	r3, [r4, #28]
 7288 0116 002B     		cmp	r3, #0
 7289 0118 0ED0     		beq	.L491
 7290              	.LVL544:
 7291              	.LBB4739:
 7292              	.LBB4740:
 7293              	.LBB4741:
  73:../mculib3/src/flash.h **** };
 7294              		.loc 9 73 0
 7295 011a E36A     		ldr	r3, [r4, #44]
 7296              	.LBE4741:
 7297              	.LBE4740:
 7298              	.LBB4745:
 7299              	.LBB4746:
 7300              	.LBB4747:
 7301              	.LBB4748:
 7302              	.LBB4749:
 7303              	.LBB4750:
 7304              	.LBB4751:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7305              		.loc 6 104 0
 7306 011c 744F     		ldr	r7, .L513+16
 7307              	.LBE4751:
 7308              	.LBE4750:
 7309              	.LBE4749:
 7310              	.LBE4748:
 7311              	.LBE4747:
 7312              	.LBE4746:
 7313              	.LBE4745:
 7314              	.LBB4782:
 7315              	.LBB4742:
  73:../mculib3/src/flash.h **** };
 7316              		.loc 9 73 0
 7317 011e 5A00     		lsls	r2, r3, #1
 7318 0120 299B     		ldr	r3, [sp, #164]
 7319 0122 1900     		movs	r1, r3
 7320 0124 9A18     		adds	r2, r3, r2
 7321              	.LVL545:
 7322              	.L493:
ARM GAS  /tmp/ccn6MZob.s 			page 231


 7323 0126 0B00     		movs	r3, r1
 7324              	.LVL546:
 7325              	.LBE4742:
 7326              	.LBE4782:
 7327              	.LBB4783:
 7328              	.LBB4778:
 7329              	.LBB4774:
 7330              	.LBB4770:
 7331              	.LBB4766:
 7332              	.LBB4762:
 7333              	.LBB4758:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7334              		.loc 6 104 0
 7335 0128 8A42     		cmp	r2, r1
 7336 012a 00D0     		beq	.LCB7586
 7337 012c D0E0     		b	.L492	@long jump
 7338              	.LCB7586:
 7339 012e 1300     		movs	r3, r2
 7340              	.LVL547:
 7341              	.L494:
 7342              	.LBE4758:
 7343              	.LBE4762:
 7344              	.LBE4766:
 7345              	.LBE4770:
 7346              	.LBE4774:
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// Like find_if_not(), but uses and updates a count of the
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// remaining range length instead of comparing against an end
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /// iterator.
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate, typename _Distance>
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _InputIterator
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_if_not_n(_InputIterator __first, _Distance& __len, _Predicate __pred)
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       for (; __len; --__len, ++__first)
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	if (!__pred(__first))
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  break;
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __first;
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // set_difference
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // set_intersection
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // set_symmetric_difference
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // set_union
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // for_each
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // find
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // find_if
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // find_first_of
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // adjacent_find
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // count
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // count_if
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // search
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2,
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _BinaryPredicate>
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _ForwardIterator1
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __search(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
ARM GAS  /tmp/ccn6MZob.s 			page 232


 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	     _ForwardIterator2 __first2, _ForwardIterator2 __last2,
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	     _BinaryPredicate  __predicate)
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // Test for empty ranges
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__first1 == __last1 || __first2 == __last2)
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return __first1;
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // Test for a pattern of length 1.
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _ForwardIterator2 __p1(__first2);
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (++__p1 == __last2)
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return std::__find_if(__first1, __last1,
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		__gnu_cxx::__ops::__iter_comp_iter(__predicate, __first2));
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // General case.
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _ForwardIterator2 __p;
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _ForwardIterator1 __current = __first1;
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       for (;;)
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __first1 =
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    std::__find_if(__first1, __last1,
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		__gnu_cxx::__ops::__iter_comp_iter(__predicate, __first2));
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__first1 == __last1)
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __last1;
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __p = __p1;
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __current = __first1;
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (++__current == __last1)
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __last1;
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  while (__predicate(__current, __p))
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    {
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      if (++__p == __last2)
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		return __first1;
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      if (++__current == __last1)
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		return __last1;
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    }
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__first1;
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __first1;
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // search_n
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  This is an helper function for search_n overloaded for forward iterators.
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator, typename _Integer,
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _UnaryPredicate>
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _ForwardIterator
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __search_n_aux(_ForwardIterator __first, _ForwardIterator __last,
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		   _Integer __count, _UnaryPredicate __unary_pred,
 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		   std::forward_iterator_tag)
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __first = std::__find_if(__first, __last, __unary_pred);
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       while (__first != __last)
ARM GAS  /tmp/ccn6MZob.s 			page 233


 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  typename iterator_traits<_ForwardIterator>::difference_type
 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    __n = __count;
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  _ForwardIterator __i = __first;
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  ++__i;
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  while (__i != __last && __n != 1 && __unary_pred(__i))
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    {
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      ++__i;
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      --__n;
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    }
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__n == 1)
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __first;
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__i == __last)
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __last;
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __first = std::__find_if(++__i, __last, __unary_pred);
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __last;
 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  This is an helper function for search_n overloaded for random access
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  iterators.
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _RandomAccessIter, typename _Integer,
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _UnaryPredicate>
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _RandomAccessIter
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __search_n_aux(_RandomAccessIter __first, _RandomAccessIter __last,
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		   _Integer __count, _UnaryPredicate __unary_pred,
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		   std::random_access_iterator_tag)
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       typedef typename std::iterator_traits<_RandomAccessIter>::difference_type
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	_DistanceType;
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _DistanceType __tailSize = __last - __first;
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _DistanceType __remainder = __count;
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       while (__remainder <= __tailSize) // the main loop...
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __first += __remainder;
 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __tailSize -= __remainder;
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  // __first here is always pointing to one past the last element of
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  // next possible match.
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  _RandomAccessIter __backTrack = __first; 
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  while (__unary_pred(--__backTrack))
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    {
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      if (--__remainder == 0)
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 		return (__first - __count); // Success
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    }
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  __remainder = __count + 1 - (__first - __backTrack);
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return __last; // Failure
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator, typename _Integer,
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _UnaryPredicate>
 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _ForwardIterator
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __search_n(_ForwardIterator __first, _ForwardIterator __last,
ARM GAS  /tmp/ccn6MZob.s 			page 234


 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _Integer __count,
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _UnaryPredicate __unary_pred)
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__count <= 0)
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return __first;
 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__count == 1)
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return std::__find_if(__first, __last, __unary_pred);
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return std::__search_n_aux(__first, __last, __count, __unary_pred,
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 				 std::__iterator_category(__first));
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // find_end for forward iterators.
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2,
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _BinaryPredicate>
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _ForwardIterator1
 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_end(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _ForwardIterator2 __first2, _ForwardIterator2 __last2,
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       forward_iterator_tag, forward_iterator_tag,
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _BinaryPredicate __comp)
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__first2 == __last2)
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return __last1;
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _ForwardIterator1 __result = __last1;
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       while (1)
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  _ForwardIterator1 __new_result
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    = std::__search(__first1, __last1, __first2, __last2, __comp);
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  if (__new_result == __last1)
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    return __result;
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  else
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    {
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      __result = __new_result;
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      __first1 = __new_result;
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	      ++__first1;
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    }
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   // find_end for bidirectional iterators (much faster).
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _BidirectionalIterator1, typename _BidirectionalIterator2,
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _BinaryPredicate>
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     _BidirectionalIterator1
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     __find_end(_BidirectionalIterator1 __first1,
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _BidirectionalIterator1 __last1,
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _BidirectionalIterator2 __first2,
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _BidirectionalIterator2 __last2,
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       bidirectional_iterator_tag, bidirectional_iterator_tag,
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	       _BinaryPredicate __comp)
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // concept requirements
 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_BidirectionalIteratorConcept<
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 				  _BidirectionalIterator1>)
 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_BidirectionalIteratorConcept<
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 				  _BidirectionalIterator2>)
ARM GAS  /tmp/ccn6MZob.s 			page 235


 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       typedef reverse_iterator<_BidirectionalIterator1> _RevIterator1;
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       typedef reverse_iterator<_BidirectionalIterator2> _RevIterator2;
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _RevIterator1 __rlast1(__first1);
 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _RevIterator2 __rlast2(__first2);
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       _RevIterator1 __rresult = std::__search(_RevIterator1(__last1), __rlast1,
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 					      _RevIterator2(__last2), __rlast2,
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 					      __comp);
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       if (__rresult == __rlast1)
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	return __last1;
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       else
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	{
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  _BidirectionalIterator1 __result = __rresult.base();
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  std::advance(__result, -std::distance(__first2, __last2));
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	  return __result;
 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	}
 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @brief  Find last matching subsequence in a sequence.
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @ingroup non_mutating_algorithms
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first1  Start of range to search.
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last1   End of range to search.
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first2  Start of sequence to match.
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last2   End of sequence to match.
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @return   The last iterator @c i in the range
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @p [__first1,__last1-(__last2-__first2)) such that @c *(i+N) ==
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @p *(__first2+N) for each @c N in the range @p
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [0,__last2-__first2), or @p __last1 if no such iterator exists.
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Searches the range @p [__first1,__last1) for a sub-sequence that
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  compares equal value-by-value with the sequence given by @p
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first2,__last2) and returns an iterator to the __first
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  element of the sub-sequence, or @p __last1 if the sub-sequence
 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  is not found.  The sub-sequence will be the last such
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  subsequence contained in [__first1,__last1).
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Because the sub-sequence must lie completely within the range @p
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first1,__last1) it must start at a position less than @p
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  __last1-(__last2-__first2) where @p __last2-__first2 is the
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  length of the sub-sequence.  This means that the returned
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  iterator @c i will be in the range @p
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first1,__last1-(__last2-__first2))
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline _ForwardIterator1
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     find_end(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	     _ForwardIterator2 __first2, _ForwardIterator2 __last2)
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // concept requirements
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_ForwardIteratorConcept<_ForwardIterator1>)
 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_ForwardIteratorConcept<_ForwardIterator2>)
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_EqualOpConcept<
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    typename iterator_traits<_ForwardIterator1>::value_type,
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    typename iterator_traits<_ForwardIterator2>::value_type>)
ARM GAS  /tmp/ccn6MZob.s 			page 236


 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_requires_valid_range(__first1, __last1);
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_requires_valid_range(__first2, __last2);
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return std::__find_end(__first1, __last1, __first2, __last2,
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     std::__iterator_category(__first1),
 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     std::__iterator_category(__first2),
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     __gnu_cxx::__ops::__iter_equal_to_iter());
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @brief  Find last matching subsequence in a sequence using a predicate.
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @ingroup non_mutating_algorithms
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first1  Start of range to search.
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last1   End of range to search.
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first2  Start of sequence to match.
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last2   End of sequence to match.
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __comp    The predicate to use.
 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @return The last iterator @c i in the range @p
 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first1,__last1-(__last2-__first2)) such that @c
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  predicate(*(i+N), @p (__first2+N)) is true for each @c N in the
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  range @p [0,__last2-__first2), or @p __last1 if no such iterator
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  exists.
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Searches the range @p [__first1,__last1) for a sub-sequence that
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  compares equal value-by-value with the sequence given by @p
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first2,__last2) using comp as a predicate and returns an
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  iterator to the first element of the sub-sequence, or @p __last1
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  if the sub-sequence is not found.  The sub-sequence will be the
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  last such subsequence contained in [__first,__last1).
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Because the sub-sequence must lie completely within the range @p
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first1,__last1) it must start at a position less than @p
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  __last1-(__last2-__first2) where @p __last2-__first2 is the
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  length of the sub-sequence.  This means that the returned
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  iterator @c i will be in the range @p
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first1,__last1-(__last2-__first2))
 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2,
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	   typename _BinaryPredicate>
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline _ForwardIterator1
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     find_end(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	     _ForwardIterator2 __first2, _ForwardIterator2 __last2,
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	     _BinaryPredicate __comp)
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     {
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       // concept requirements
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_ForwardIteratorConcept<_ForwardIterator1>)
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_ForwardIteratorConcept<_ForwardIterator2>)
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_function_requires(_BinaryPredicateConcept<_BinaryPredicate,
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    typename iterator_traits<_ForwardIterator1>::value_type,
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	    typename iterator_traits<_ForwardIterator2>::value_type>)
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_requires_valid_range(__first1, __last1);
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       __glibcxx_requires_valid_range(__first2, __last2);
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****       return std::__find_end(__first1, __last1, __first2, __last2,
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     std::__iterator_category(__first1),
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     std::__iterator_category(__first2),
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 			     __gnu_cxx::__ops::__iter_comp_iter(__comp));
ARM GAS  /tmp/ccn6MZob.s 			page 237


 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** #if __cplusplus >= 201103L
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @brief  Checks that a predicate is true for all the elements
 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *          of a sequence.
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @ingroup non_mutating_algorithms
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first   An input iterator.
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last    An input iterator.
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __pred    A predicate.
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @return  True if the check is true, false otherwise.
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Returns true if @p __pred is true for each element in the range
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @p [__first,__last), and false otherwise.
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate>
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline bool
 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     all_of(_InputIterator __first, _InputIterator __last, _Predicate __pred)
 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     { return __last == std::find_if_not(__first, __last, __pred); }
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @brief  Checks that a predicate is false for all the elements
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *          of a sequence.
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @ingroup non_mutating_algorithms
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first   An input iterator.
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last    An input iterator.
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __pred    A predicate.
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @return  True if the check is true, false otherwise.
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Returns true if @p __pred is false for each element in the range
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @p [__first,__last), and false otherwise.
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate>
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline bool
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     none_of(_InputIterator __first, _InputIterator __last, _Predicate __pred)
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     { return __last == _GLIBCXX_STD_A::find_if(__first, __last, __pred); }
 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   /**
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @brief  Checks that a predicate is false for at least an element
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *          of a sequence.
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @ingroup non_mutating_algorithms
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __first   An input iterator.
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __last    An input iterator.
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @param  __pred    A predicate.
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  @return  True if the check is true, false otherwise.
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  Returns true if an element exists in the range @p
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  [__first,__last) such that @p __pred is true, and false
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****    *  otherwise.
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   */
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****   template<typename _InputIterator, typename _Predicate>
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     inline bool
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     any_of(_InputIterator __first, _InputIterator __last, _Predicate __pred)
 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     { return !std::none_of(__first, __last, __pred); }
 7347              		.loc 6 544 0
 7348 0130 9B1A     		subs	r3, r3, r2
 7349 0132 5A1E     		subs	r2, r3, #1
ARM GAS  /tmp/ccn6MZob.s 			page 238


 7350 0134 9341     		sbcs	r3, r3, r2
 7351              	.LBE4778:
 7352              	.LBE4783:
 254:../mculib3/src/flash.h ****                 , [](auto& word){ return word.data != 0xFFFF; }
 7353              		.loc 9 254 0
 7354 0136 C377     		strb	r3, [r0, #31]
 7355              	.L491:
 7356              	.LVL548:
 7357              	.LBE4739:
 253:../mculib3/src/flash.h ****             need_erase[i] = std::any_of (memory[i].begin(), memory[i].end()
 7358              		.loc 9 253 0
 7359 0138 4621     		movs	r1, #70
 7360 013a 0EAB     		add	r3, sp, #56
 7361 013c C918     		adds	r1, r1, r3
 7362 013e CB7F     		ldrb	r3, [r1, #31]
 7363 0140 002B     		cmp	r3, #0
 7364 0142 13D1     		bne	.L495
 7365 0144 E369     		ldr	r3, [r4, #28]
 7366 0146 012B     		cmp	r3, #1
 7367 0148 10D0     		beq	.L495
 7368              	.LVL549:
 7369              	.LBB4789:
 7370              	.LBB4784:
 7371              	.LBB4743:
  73:../mculib3/src/flash.h **** };
 7372              		.loc 9 73 0
 7373 014a 636B     		ldr	r3, [r4, #52]
 7374 014c 2B9A     		ldr	r2, [sp, #172]
 7375 014e 5B00     		lsls	r3, r3, #1
 7376              	.LBE4743:
 7377              	.LBE4784:
 7378              	.LBB4785:
 7379              	.LBB4779:
 7380              	.LBB4775:
 7381              	.LBB4771:
 7382              	.LBB4767:
 7383              	.LBB4763:
 7384              	.LBB4759:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7385              		.loc 6 104 0
 7386 0150 674F     		ldr	r7, .L513+16
 7387              	.LBE4759:
 7388              	.LBE4763:
 7389              	.LBE4767:
 7390              	.LBE4771:
 7391              	.LBE4775:
 7392              	.LBE4779:
 7393              	.LBE4785:
 7394              	.LBB4786:
 7395              	.LBB4744:
  73:../mculib3/src/flash.h **** };
 7396              		.loc 9 73 0
 7397 0152 D318     		adds	r3, r2, r3
 7398              	.LVL550:
 7399              	.L497:
 7400 0154 1000     		movs	r0, r2
 7401              	.LVL551:
ARM GAS  /tmp/ccn6MZob.s 			page 239


 7402              	.LBE4744:
 7403              	.LBE4786:
 7404              	.LBB4787:
 7405              	.LBB4780:
 7406              	.LBB4776:
 7407              	.LBB4772:
 7408              	.LBB4768:
 7409              	.LBB4764:
 7410              	.LBB4760:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7411              		.loc 6 104 0
 7412 0156 9342     		cmp	r3, r2
 7413 0158 04D0     		beq	.L496
 7414              	.LVL552:
 7415 015a 0232     		adds	r2, r2, #2
 7416              	.LBB4752:
 7417              	.LBB4753:
 7418              	.LBB4754:
 255:../mculib3/src/flash.h ****             );
 7419              		.loc 9 255 0
 7420 015c 961E     		subs	r6, r2, #2
 7421              	.LBE4754:
 7422              	.LBE4753:
 7423              	.LBE4752:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 7424              		.loc 6 104 0
 7425 015e 3688     		ldrh	r6, [r6]
 7426 0160 BE42     		cmp	r6, r7
 7427 0162 F7D0     		beq	.L497
 7428              	.LVL553:
 7429              	.L496:
 7430              	.LBE4760:
 7431              	.LBE4764:
 7432              	.LBE4768:
 7433              	.LBE4772:
 7434              	.LBE4776:
 7435              		.loc 6 544 0
 7436 0164 1B1A     		subs	r3, r3, r0
 7437 0166 581E     		subs	r0, r3, #1
 7438 0168 8341     		sbcs	r3, r3, r0
 7439              	.LBE4780:
 7440              	.LBE4787:
 254:../mculib3/src/flash.h ****                 , [](auto& word){ return word.data != 0xFFFF; }
 7441              		.loc 9 254 0
 7442 016a CB77     		strb	r3, [r1, #31]
 7443              	.L495:
 7444              	.LVL554:
 7445              	.LBE4789:
 7446              	.LBE4791:
 7447              	.LBE4793:
 7448              	.LBB4794:
 7449              	.LBB4795:
 7450              	.LBB4796:
 7451              	.LBB4797:
 7452              	.LBB4798:
 7453              	.LBB4799:
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h ****     }
ARM GAS  /tmp/ccn6MZob.s 			page 240


 7454              		.loc 6 162 0
 7455 016c 6627     		movs	r7, #102
 7456 016e 0EAB     		add	r3, sp, #56
 7457 0170 FF18     		adds	r7, r7, r3
 7458 0172 3900     		movs	r1, r7
 7459 0174 27A8     		add	r0, sp, #156
 7460              	.LVL555:
 7461 0176 FFF7FEFF 		bl	_ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mc
 7462              	.LVL556:
 7463              	.LBE4799:
 7464              	.LBE4798:
 7465              	.LBE4797:
 7466              	.LBE4796:
 7467              	.LBE4795:
 260:../mculib3/src/flash.h ****         state = erase;
 7468              		.loc 9 260 0
 7469 017a B842     		cmp	r0, r7
 7470 017c 04D0     		beq	.L498
 261:../mculib3/src/flash.h ****     }
 7471              		.loc 9 261 0
 7472 017e 8123     		movs	r3, #129
 7473 0180 0EAA     		add	r2, sp, #56
 7474 0182 9B18     		adds	r3, r3, r2
 7475 0184 0322     		movs	r2, #3
 7476 0186 1A70     		strb	r2, [r3]
 7477              	.L498:
 7478              	.LBE4794:
 7479              	.LBB4800:
 7480              	.LBB4801:
  31:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 7481              		.loc 8 31 0
 7482 0188 8023     		movs	r3, #128
 7483              	.LBE4801:
 7484              	.LBE4800:
 264:../mculib3/src/flash.h ****     return all_readed;
 7485              		.loc 9 264 0
 7486 018a 2269     		ldr	r2, [r4, #16]
 7487              	.LVL557:
 7488              	.LBB4803:
 7489              	.LBB4802:
  31:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 7490              		.loc 8 31 0
 7491 018c 1169     		ldr	r1, [r2, #16]
 7492 018e 0B43     		orrs	r3, r1
 7493 0190 1361     		str	r3, [r2, #16]
 7494              	.LVL558:
 7495              	.LBE4802:
 7496              	.LBE4803:
 7497              	.LBE4808:
 7498              	.LBE4812:
  92:../mculib3/src/flash.h ****             *data = Data{};
 7499              		.loc 9 92 0
 7500 0192 019B     		ldr	r3, [sp, #4]
 7501 0194 AB42     		cmp	r3, r5
 7502 0196 02D0     		beq	.L499
  93:../mculib3/src/flash.h ****     }
 7503              		.loc 9 93 0
ARM GAS  /tmp/ccn6MZob.s 			page 241


 7504 0198 0023     		movs	r3, #0
 7505 019a 0EAA     		add	r2, sp, #56
 7506 019c 9380     		strh	r3, [r2, #4]
 7507              	.L499:
 7508              	.LVL559:
 7509              	.LBE4816:
 7510              	.LBE4823:
 189:../mculib3/src/flash.h **** }
 7511              		.loc 9 189 0
 7512 019e 2000     		movs	r0, r4
 7513 01a0 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 7514              	.LVL560:
 7515              	.LBE4632:
 7516              	.LBE4631:
 7517              	.LBE4630:
  39:src/main.cpp  **** 
  40:src/main.cpp  ****    [[maybe_unused]] auto _ = Flash_updater<
  41:src/main.cpp  ****         mcu::FLASH::Sector::_26
  42:src/main.cpp  ****       , mcu::FLASH::Sector::_25
  43:src/main.cpp  ****    >::make (&flash);
  44:src/main.cpp  **** 
  45:src/main.cpp  ****    auto[epra, uz, en_uv, en_uz, rc, rc_on] = make_pins<mcu::PinMode::Input, EPRA, UZ, EN_UV, EN_UZ,
 7518              		.loc 24 45 0
 7519 01a4 11A8     		add	r0, sp, #68
 7520 01a6 FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EE
 7521              	.LVL561:
 7522              	.LBB4827:
 7523              	.LBB4828:
 7524              	.LBB4829:
 7525              	.LBB4830:
 7526              	.LBB4831:
 7527              	.LBB4832:
 7528              	.LBB4833:
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a) { }
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(*__a._M_a) { }
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead)) { }
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
ARM GAS  /tmp/ccn6MZob.s 			page 242


 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead))
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead), *__a._M_a) { }
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 7529              		.loc 25 160 0
 7530 01aa 169B     		ldr	r3, [sp, #88]
 7531              	.LBE4833:
 7532              	.LBE4832:
 7533              	.LBE4831:
 7534              	.LBE4830:
 7535              	.LBE4829:
 7536              	.LBE4828:
 7537              	.LBE4827:
  46:src/main.cpp  ****    auto[uv_on, uv_work, uv_alarm, level, uz_on, uz_work, uz_alarm, overheat] 
  47:src/main.cpp  ****         = make_pins<mcu::PinMode::Output, UV_ON, UV_WORK, UV_ALARM, LEVEL, UZ_ON, UZ_WORK, UZ_ALARM
 7538              		.loc 24 47 0
 7539 01ac 17A8     		add	r0, sp, #92
 7540              	.LBB4840:
 7541              	.LBB4839:
 7542              	.LBB4838:
 7543              	.LBB4837:
 7544              	.LBB4836:
 7545              	.LBB4835:
 7546              	.LBB4834:
 7547              		.loc 25 160 0
 7548 01ae 0493     		str	r3, [sp, #16]
 7549              	.LVL562:
 7550              	.LBE4834:
 7551              	.LBE4835:
 7552              	.LBE4836:
 7553              	.LBE4837:
 7554              	.LBE4838:
 7555              	.LBE4839:
 7556              	.LBE4840:
 7557              	.LBB4841:
 7558              	.LBB4842:
 7559              	.LBB4843:
 7560              	.LBB4844:
 7561              	.LBB4845:
 7562              	.LBB4846:
 7563              	.LBB4847:
 7564 01b0 159B     		ldr	r3, [sp, #84]
 7565              	.LBE4847:
 7566              	.LBE4846:
 7567              	.LBE4845:
 7568              	.LBE4844:
 7569              	.LBE4843:
 7570              	.LBE4842:
 7571              	.LBE4841:
  48:src/main.cpp  **** 
  49:src/main.cpp  ****    constexpr auto conversion_on_channel {16};
ARM GAS  /tmp/ccn6MZob.s 			page 243


  50:src/main.cpp  ****    struct ADC_{
  51:src/main.cpp  ****       ADC_average& control     = ADC_average::make<mcu::Periph::ADC1>(conversion_on_channel);
  52:src/main.cpp  ****       ADC_channel& temperature = control.add_channel<mcu::PA4>();
  53:src/main.cpp  ****       ADC_channel& uv_level    = control.add_channel<mcu::PA5>();
  54:src/main.cpp  ****    }adc;
  55:src/main.cpp  **** 
  56:src/main.cpp  ****    adc.control.start();
  57:src/main.cpp  ****    
  58:src/main.cpp  ****    // volatile uint16_t temperature{0};
  59:src/main.cpp  ****    // auto temp = [&](uint16_t adc) {
  60:src/main.cpp  ****    //    adc = adc / conversion_on_channel;
  61:src/main.cpp  ****    //    auto p = std::lower_bound(
  62:src/main.cpp  ****    //       std::begin(NTC::u2904<U,R>),
  63:src/main.cpp  ****    //       std::end(NTC::u2904<U,R>),
  64:src/main.cpp  ****    //       adc,
  65:src/main.cpp  ****    //       std::greater<uint32_t>());
  66:src/main.cpp  ****    //    temperature = (p - NTC::u2904<U,R>);
  67:src/main.cpp  ****    // };
  68:src/main.cpp  **** 
  69:src/main.cpp  ****    bool uzon{false};
  70:src/main.cpp  ****    bool uzen{false};
  71:src/main.cpp  **** 
  72:src/main.cpp  ****    while(1){
  73:src/main.cpp  **** 
  74:src/main.cpp  ****       flash.max_uv_level = adc.uv_level > flash.max_uv_level ? adc.uv_level : flash.max_uv_level;
  75:src/main.cpp  ****       
  76:src/main.cpp  ****       uv_work = uv_on = en_uv ? true : false;
  77:src/main.cpp  ****       uz_work = uz_on = en_uz ? true : false;
  78:src/main.cpp  **** 
  79:src/main.cpp  ****       uzon = uz_on;
  80:src/main.cpp  ****       uzen = en_uz;
  81:src/main.cpp  ****       
  82:src/main.cpp  ****       level    = (en_uv & (adc.uv_level < (flash.max_uv_level * 0.4)));
 7572              		.loc 24 82 0
 7573 01b2 0127     		movs	r7, #1
 7574              	.LBB4854:
 7575              	.LBB4853:
 7576              	.LBB4852:
 7577              	.LBB4851:
 7578              	.LBB4850:
 7579              	.LBB4849:
 7580              	.LBB4848:
 7581              		.loc 25 160 0
 7582 01b4 0593     		str	r3, [sp, #20]
 7583              	.LVL563:
 7584              	.LBE4848:
 7585              	.LBE4849:
 7586              	.LBE4850:
 7587              	.LBE4851:
 7588              	.LBE4852:
 7589              	.LBE4853:
 7590              	.LBE4854:
 7591              	.LBB4855:
 7592              	.LBB4856:
 7593              	.LBB4857:
 7594              	.LBB4858:
 7595              	.LBB4859:
ARM GAS  /tmp/ccn6MZob.s 			page 244


 7596              	.LBB4860:
 7597              	.LBB4861:
 7598 01b6 149B     		ldr	r3, [sp, #80]
 7599 01b8 0193     		str	r3, [sp, #4]
 7600              	.LVL564:
 7601              	.LBE4861:
 7602              	.LBE4860:
 7603              	.LBE4859:
 7604              	.LBE4858:
 7605              	.LBE4857:
 7606              	.LBE4856:
 7607              	.LBE4855:
 7608              	.LBB4862:
 7609              	.LBB4863:
 7610              	.LBB4864:
 7611              	.LBB4865:
 7612              	.LBB4866:
 7613              	.LBB4867:
 7614              	.LBB4868:
 7615 01ba 139B     		ldr	r3, [sp, #76]
 7616 01bc 0293     		str	r3, [sp, #8]
 7617              	.LVL565:
 7618              	.LBE4868:
 7619              	.LBE4867:
 7620              	.LBE4866:
 7621              	.LBE4865:
 7622              	.LBE4864:
 7623              	.LBE4863:
 7624              	.LBE4862:
  47:src/main.cpp  **** 
 7625              		.loc 24 47 0
 7626 01be FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11
 7627              	.LVL566:
 7628              	.LBB4869:
 7629              	.LBB4870:
 7630              	.LBB4871:
 7631              	.LBB4872:
 7632              	.LBB4873:
 7633              	.LBB4874:
 7634              	.LBB4875:
 7635              		.loc 25 160 0
 7636 01c2 1E9B     		ldr	r3, [sp, #120]
 7637              	.LBE4875:
 7638              	.LBE4874:
 7639              	.LBE4873:
 7640              	.LBE4872:
 7641              	.LBE4871:
 7642              	.LBE4870:
 7643              	.LBE4869:
 7644              	.LBB4882:
 7645              	.LBB4883:
  51:src/main.cpp  ****       ADC_channel& temperature = control.add_channel<mcu::PA4>();
 7646              		.loc 24 51 0
 7647 01c4 1020     		movs	r0, #16
 7648              	.LBE4883:
 7649              	.LBE4882:
 7650              	.LBB4885:
ARM GAS  /tmp/ccn6MZob.s 			page 245


 7651              	.LBB4881:
 7652              	.LBB4880:
 7653              	.LBB4879:
 7654              	.LBB4878:
 7655              	.LBB4877:
 7656              	.LBB4876:
 7657              		.loc 25 160 0
 7658 01c6 0693     		str	r3, [sp, #24]
 7659              	.LVL567:
 7660              	.LBE4876:
 7661              	.LBE4877:
 7662              	.LBE4878:
 7663              	.LBE4879:
 7664              	.LBE4880:
 7665              	.LBE4881:
 7666              	.LBE4885:
 7667              	.LBB4886:
 7668              	.LBB4887:
 7669              	.LBB4888:
 7670              	.LBB4889:
 7671              	.LBB4890:
 7672              	.LBB4891:
 7673              	.LBB4892:
 7674 01c8 1D9B     		ldr	r3, [sp, #116]
 7675 01ca 0793     		str	r3, [sp, #28]
 7676              	.LVL568:
 7677              	.LBE4892:
 7678              	.LBE4891:
 7679              	.LBE4890:
 7680              	.LBE4889:
 7681              	.LBE4888:
 7682              	.LBE4887:
 7683              	.LBE4886:
 7684              	.LBB4893:
 7685              	.LBB4894:
 7686              	.LBB4895:
 7687              	.LBB4896:
 7688              	.LBB4897:
 7689              	.LBB4898:
 7690              	.LBB4899:
 7691 01cc 1C9B     		ldr	r3, [sp, #112]
 7692 01ce 0893     		str	r3, [sp, #32]
 7693              	.LVL569:
 7694              	.LBE4899:
 7695              	.LBE4898:
 7696              	.LBE4897:
 7697              	.LBE4896:
 7698              	.LBE4895:
 7699              	.LBE4894:
 7700              	.LBE4893:
 7701              	.LBB4900:
 7702              	.LBB4901:
 7703              	.LBB4902:
 7704              	.LBB4903:
 7705              	.LBB4904:
 7706              	.LBB4905:
 7707              	.LBB4906:
ARM GAS  /tmp/ccn6MZob.s 			page 246


 7708 01d0 1B9B     		ldr	r3, [sp, #108]
 7709 01d2 0993     		str	r3, [sp, #36]
 7710              	.LVL570:
 7711              	.LBE4906:
 7712              	.LBE4905:
 7713              	.LBE4904:
 7714              	.LBE4903:
 7715              	.LBE4902:
 7716              	.LBE4901:
 7717              	.LBE4900:
 7718              	.LBB4907:
 7719              	.LBB4908:
 7720              	.LBB4909:
 7721              	.LBB4910:
 7722              	.LBB4911:
 7723              	.LBB4912:
 7724              	.LBB4913:
 7725 01d4 1A9B     		ldr	r3, [sp, #104]
 7726 01d6 0393     		str	r3, [sp, #12]
 7727              	.LVL571:
 7728              	.LBE4913:
 7729              	.LBE4912:
 7730              	.LBE4911:
 7731              	.LBE4910:
 7732              	.LBE4909:
 7733              	.LBE4908:
 7734              	.LBE4907:
 7735              	.LBB4914:
 7736              	.LBB4915:
 7737              	.LBB4916:
 7738              	.LBB4917:
 7739              	.LBB4918:
 7740              	.LBB4919:
 7741              	.LBB4920:
 7742 01d8 199B     		ldr	r3, [sp, #100]
 7743 01da 0A93     		str	r3, [sp, #40]
 7744              	.LVL572:
 7745              	.LBE4920:
 7746              	.LBE4919:
 7747              	.LBE4918:
 7748              	.LBE4917:
 7749              	.LBE4916:
 7750              	.LBE4915:
 7751              	.LBE4914:
 7752              	.LBB4921:
 7753              	.LBB4922:
 7754              	.LBB4923:
 7755              	.LBB4924:
 7756              	.LBB4925:
 7757              	.LBB4926:
 7758              	.LBB4927:
 7759 01dc 189B     		ldr	r3, [sp, #96]
 7760 01de 0B93     		str	r3, [sp, #44]
 7761              	.LVL573:
 7762              	.LBE4927:
 7763              	.LBE4926:
 7764              	.LBE4925:
ARM GAS  /tmp/ccn6MZob.s 			page 247


 7765              	.LBE4924:
 7766              	.LBE4923:
 7767              	.LBE4922:
 7768              	.LBE4921:
 7769              	.LBB4928:
 7770              	.LBB4884:
  51:src/main.cpp  ****       ADC_channel& temperature = control.add_channel<mcu::PA4>();
 7771              		.loc 24 51 0
 7772 01e0 FFF7FEFF 		bl	_ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j
 7773              	.LVL574:
 7774 01e4 0400     		movs	r4, r0
  52:src/main.cpp  ****       ADC_channel& uv_level    = control.add_channel<mcu::PA5>();
 7775              		.loc 24 52 0
 7776 01e6 FFF7FEFF 		bl	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv
 7777              	.LVL575:
  53:src/main.cpp  ****    }adc;
 7778              		.loc 24 53 0
 7779 01ea 2000     		movs	r0, r4
 7780 01ec FFF7FEFF 		bl	_ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv
 7781              	.LVL576:
 7782 01f0 0600     		movs	r6, r0
 7783              	.LVL577:
 7784              	.LBE4884:
 7785              	.LBE4928:
  56:src/main.cpp  ****    
 7786              		.loc 24 56 0
 7787 01f2 2000     		movs	r0, r4
 7788              	.LVL578:
 7789 01f4 FFF7FEFF 		bl	_ZN11ADC_average5startEv
 7790              	.LVL579:
 7791              	.L502:
  74:src/main.cpp  ****       
 7792              		.loc 24 74 0
 7793 01f8 0FAD     		add	r5, sp, #60
 7794 01fa B268     		ldr	r2, [r6, #8]
 7795              	.LVL580:
 7796 01fc 2B88     		ldrh	r3, [r5]
 7797 01fe 9342     		cmp	r3, r2
 7798 0200 00D2     		bcs	.L500
 7799              	.LVL581:
  74:src/main.cpp  ****       
 7800              		.loc 24 74 0 is_stmt 0 discriminator 1
 7801 0202 93B2     		uxth	r3, r2
 7802              	.LVL582:
 7803              	.L500:
 7804              	.LBB4929:
 7805              	.LBB4930:
  48:../mculib3/src/pin.h **** };
 7806              		.loc 14 48 0 is_stmt 1 discriminator 4
 7807 0204 0198     		ldr	r0, [sp, #4]
 7808              	.LBE4930:
 7809              	.LBE4929:
  74:src/main.cpp  ****       
 7810              		.loc 24 74 0 discriminator 4
 7811 0206 2B80     		strh	r3, [r5]
 7812              	.LVL583:
 7813              	.LBB4932:
ARM GAS  /tmp/ccn6MZob.s 			page 248


 7814              	.LBB4931:
  48:../mculib3/src/pin.h **** };
 7815              		.loc 14 48 0 discriminator 4
 7816 0208 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7817              	.LVL584:
 7818 020c 0100     		movs	r1, r0
 7819              	.LVL585:
 7820              	.LBE4931:
 7821              	.LBE4932:
  76:src/main.cpp  ****       uz_work = uz_on = en_uz ? true : false;
 7822              		.loc 24 76 0 discriminator 4
 7823 020e 0698     		ldr	r0, [sp, #24]
 7824 0210 FFF7FEFF 		bl	_ZN3PinaSEb
 7825              	.LVL586:
 7826 0214 0100     		movs	r1, r0
 7827 0216 0798     		ldr	r0, [sp, #28]
 7828 0218 FFF7FEFF 		bl	_ZN3PinaSEb
 7829              	.LVL587:
 7830              	.LBB4933:
 7831              	.LBB4934:
  48:../mculib3/src/pin.h **** };
 7832              		.loc 14 48 0 discriminator 4
 7833 021c 0298     		ldr	r0, [sp, #8]
 7834 021e FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7835              	.LVL588:
 7836 0222 0100     		movs	r1, r0
 7837              	.LVL589:
 7838              	.LBE4934:
 7839              	.LBE4933:
  77:src/main.cpp  **** 
 7840              		.loc 24 77 0 discriminator 4
 7841 0224 0398     		ldr	r0, [sp, #12]
 7842 0226 FFF7FEFF 		bl	_ZN3PinaSEb
 7843              	.LVL590:
 7844 022a 0100     		movs	r1, r0
 7845 022c 0A98     		ldr	r0, [sp, #40]
 7846 022e FFF7FEFF 		bl	_ZN3PinaSEb
 7847              	.LVL591:
 7848              	.LBB4935:
 7849              	.LBB4936:
  48:../mculib3/src/pin.h **** };
 7850              		.loc 14 48 0 discriminator 4
 7851 0232 0398     		ldr	r0, [sp, #12]
 7852 0234 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7853              	.LVL592:
 7854              	.LBE4936:
 7855              	.LBE4935:
 7856              	.LBB4937:
 7857              	.LBB4938:
 7858 0238 0298     		ldr	r0, [sp, #8]
 7859 023a FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7860              	.LVL593:
 7861              	.LBE4938:
 7862              	.LBE4937:
 7863              	.LBB4939:
 7864              	.LBB4940:
 7865 023e 0198     		ldr	r0, [sp, #4]
ARM GAS  /tmp/ccn6MZob.s 			page 249


 7866 0240 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7867              	.LVL594:
 7868 0244 0400     		movs	r4, r0
 7869              	.LVL595:
 7870              	.LBE4940:
 7871              	.LBE4939:
 7872              		.loc 24 82 0 discriminator 4
 7873 0246 B068     		ldr	r0, [r6, #8]
 7874 0248 FFF7FEFF 		bl	__aeabi_ui2d
 7875              	.LVL596:
 7876 024c 0C90     		str	r0, [sp, #48]
 7877 024e 0D91     		str	r1, [sp, #52]
 7878 0250 2888     		ldrh	r0, [r5]
 7879 0252 FFF7FEFF 		bl	__aeabi_i2d
 7880              	.LVL597:
 7881 0256 274A     		ldr	r2, .L513+20
 7882 0258 274B     		ldr	r3, .L513+24
 7883 025a FFF7FEFF 		bl	__aeabi_dmul
 7884              	.LVL598:
 7885 025e 0200     		movs	r2, r0
 7886 0260 0B00     		movs	r3, r1
 7887 0262 0C98     		ldr	r0, [sp, #48]
 7888 0264 0D99     		ldr	r1, [sp, #52]
 7889 0266 3D1C     		adds	r5, r7, #0
 7890 0268 FFF7FEFF 		bl	__aeabi_dcmplt
 7891              	.LVL599:
 7892 026c 0028     		cmp	r0, #0
 7893 026e 00D1     		bne	.L501
 7894 0270 051C     		adds	r5, r0, #0
 7895              	.L501:
 7896 0272 2C40     		ands	r4, r5
 7897 0274 E1B2     		uxtb	r1, r4
 7898 0276 0998     		ldr	r0, [sp, #36]
 7899 0278 FFF7FEFF 		bl	_ZN3PinaSEb
 7900              	.LVL600:
 7901              	.LBB4941:
 7902              	.LBB4942:
  48:../mculib3/src/pin.h **** };
 7903              		.loc 14 48 0 discriminator 4
 7904 027c 0198     		ldr	r0, [sp, #4]
 7905 027e FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7906              	.LVL601:
 7907 0282 0500     		movs	r5, r0
 7908              	.LVL602:
 7909              	.LBE4942:
 7910              	.LBE4941:
 7911              	.LBB4943:
 7912              	.LBB4944:
 7913 0284 0498     		ldr	r0, [sp, #16]
 7914 0286 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7915              	.LVL603:
 7916              	.LBE4944:
 7917              	.LBE4943:
  83:src/main.cpp  ****       uv_alarm = (en_uv & not epra) ? true : false;
 7918              		.loc 24 83 0 discriminator 4
 7919 028a 0124     		movs	r4, #1
 7920 028c 0100     		movs	r1, r0
ARM GAS  /tmp/ccn6MZob.s 			page 250


 7921 028e 6140     		eors	r1, r4
 7922 0290 2940     		ands	r1, r5
 7923 0292 C9B2     		uxtb	r1, r1
 7924 0294 0898     		ldr	r0, [sp, #32]
 7925 0296 FFF7FEFF 		bl	_ZN3PinaSEb
 7926              	.LVL604:
 7927              	.LBB4945:
 7928              	.LBB4946:
  48:../mculib3/src/pin.h **** };
 7929              		.loc 14 48 0 discriminator 4
 7930 029a 0298     		ldr	r0, [sp, #8]
 7931 029c FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7932              	.LVL605:
 7933 02a0 0500     		movs	r5, r0
 7934              	.LVL606:
 7935              	.LBE4946:
 7936              	.LBE4945:
 7937              	.LBB4947:
 7938              	.LBB4948:
 7939 02a2 0598     		ldr	r0, [sp, #20]
 7940 02a4 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 7941              	.LVL607:
 7942              	.LBE4948:
 7943              	.LBE4947:
  84:src/main.cpp  ****       uz_alarm = (en_uz & not uz  ) ? true : false;
 7944              		.loc 24 84 0 discriminator 4
 7945 02a8 2100     		movs	r1, r4
 7946 02aa 4140     		eors	r1, r0
 7947 02ac 2940     		ands	r1, r5
 7948 02ae C9B2     		uxtb	r1, r1
 7949 02b0 0B98     		ldr	r0, [sp, #44]
 7950 02b2 FFF7FEFF 		bl	_ZN3PinaSEb
 7951              	.LVL608:
 7952              	.LBB4949:
 7953              	.LBB4950:
 7954              		.file 28 "../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h"
   1:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
   9:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      specific prior written permission.
  20:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    *
  21:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
ARM GAS  /tmp/ccn6MZob.s 			page 251


  22:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  34:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  35:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  38:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
  45:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  46:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  47:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
  51:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  52:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  53:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  54:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  58:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  60:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  62:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  63:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  64:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  65:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  69:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  71:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  73:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  74:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  75:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  76:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
  77:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  /tmp/ccn6MZob.s 			page 252


  79:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  80:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  82:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  84:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
  86:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  87:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  88:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  89:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  90:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  94:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  96:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  98:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  99:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 100:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 101:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
 104:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 105:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 107:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 109:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 111:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 112:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 113:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 114:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 115:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 119:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 121:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 123:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 125:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 126:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 127:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 128:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 129:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 132:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 134:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
ARM GAS  /tmp/ccn6MZob.s 			page 253


 136:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 138:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 140:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 141:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 142:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 143:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 144:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 148:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 150:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 152:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 154:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 155:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 156:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 157:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 158:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 162:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 164:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 166:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 167:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 168:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 169:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 173:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 175:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 177:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 179:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 180:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 181:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 182:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 183:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 186:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 188:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 190:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 192:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 254


 193:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 194:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 195:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 199:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 201:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 203:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 205:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 206:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 207:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 208:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 209:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 213:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 215:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 217:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 218:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 219:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 221:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 222:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 226:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 228:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 230:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 231:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 232:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 233:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 237:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 239:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 241:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 242:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 243:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 244:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 248:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
ARM GAS  /tmp/ccn6MZob.s 			page 255


 250:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 252:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 254:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 255:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 256:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 257:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 258:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 262:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 264:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 266:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 267:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 268:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 269:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 274:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 276:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 278:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 279:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 280:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 281:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 285:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 287:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 289:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 291:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 292:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 293:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 294:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 295:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 299:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 301:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 303:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 304:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 306:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn6MZob.s 			page 256


 307:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 309:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 310:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 314:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 316:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 319:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 324:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 325:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    return(0);
 326:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 327:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 328:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 329:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 330:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 331:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 335:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 337:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 343:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 344:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 345:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 347:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 348:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 349:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 351:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 352:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
 356:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** */
 357:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 358:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /tmp/ccn6MZob.s 			page 257


 364:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 365:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 368:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 369:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 370:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 373:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 375:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 377:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 378:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 379:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 380:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 383:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 385:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
 7955              		.loc 28 385 0 discriminator 4
 7956              		.syntax divided
 7957              	@ 385 "../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h" 1
 7958 02b6 30BF     		wfi
 7959              	@ 0 "" 2
 7960              		.thumb
 7961              		.syntax unified
 7962 02b8 9EE7     		b	.L502
 7963              	.LVL609:
 7964              	.L485:
 7965              	.LBE4950:
 7966              	.LBE4949:
 7967              	.LBB4951:
 7968              	.LBB4826:
 7969              	.LBB4825:
 7970              	.LBB4824:
 7971              	.LBB4817:
 7972              	.LBB4813:
 7973              	.LBB4809:
 7974              	.LBB4804:
 7975              	.LBB4723:
 231:../mculib3/src/flash.h ****         }
 7976              		.loc 9 231 0
 7977 02ba 2B00     		movs	r3, r5
 7978 02bc 0122     		movs	r2, #1
 7979 02be 2033     		adds	r3, r3, #32
 7980 02c0 E254     		strb	r2, [r4, r3]
 7981 02c2 E6E6     		b	.L484
 7982              	.LVL610:
 7983              	.L489:
 7984              	.LBE4723:
 7985              	.LBE4804:
 247:../mculib3/src/flash.h ****         return_state = rewrite;
 7986              		.loc 9 247 0
 7987 02c4 0122     		movs	r2, #1
ARM GAS  /tmp/ccn6MZob.s 			page 258


 7988 02c6 E169     		ldr	r1, [r4, #28]
 7989 02c8 27AB     		add	r3, sp, #156
 7990 02ca 5A54     		strb	r2, [r3, r1]
 248:../mculib3/src/flash.h ****     }
 7991              		.loc 9 248 0
 7992 02cc 0523     		movs	r3, #5
 7993 02ce 1AE7     		b	.L512
 7994              	.LVL611:
 7995              	.L492:
 7996 02d0 0231     		adds	r1, r1, #2
 7997              	.LVL612:
 7998              	.LBB4805:
 7999              	.LBB4792:
 8000              	.LBB4790:
 8001              	.LBB4788:
 8002              	.LBB4781:
 8003              	.LBB4777:
 8004              	.LBB4773:
 8005              	.LBB4769:
 8006              	.LBB4765:
 8007              	.LBB4761:
 8008              	.LBB4757:
 8009              	.LBB4756:
 8010              	.LBB4755:
 255:../mculib3/src/flash.h ****             );
 8011              		.loc 9 255 0
 8012 02d2 8E1E     		subs	r6, r1, #2
 8013              	.LBE4755:
 8014              	.LBE4756:
 8015              	.LBE4757:
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algo.h **** 	++__first;
 8016              		.loc 6 104 0
 8017 02d4 3688     		ldrh	r6, [r6]
 8018 02d6 BE42     		cmp	r6, r7
 8019 02d8 00D1     		bne	.LCB8431
 8020 02da 24E7     		b	.L493	@long jump
 8021              	.LCB8431:
 8022 02dc 28E7     		b	.L494
 8023              	.L514:
 8024 02de C046     		.align	2
 8025              	.L513:
 8026 02e0 00000000 		.word	.LANCHOR25
 8027 02e4 00680008 		.word	134244352
 8028 02e8 00640008 		.word	134243328
 8029 02ec 00200240 		.word	1073881088
 8030 02f0 FFFF0000 		.word	65535
 8031 02f4 9A999999 		.word	-1717986918
 8032 02f8 9999D93F 		.word	1071225241
 8033              	.LBE4761:
 8034              	.LBE4765:
 8035              	.LBE4769:
 8036              	.LBE4773:
 8037              	.LBE4777:
 8038              	.LBE4781:
 8039              	.LBE4788:
 8040              	.LBE4790:
 8041              	.LBE4792:
ARM GAS  /tmp/ccn6MZob.s 			page 259


 8042              	.LBE4805:
 8043              	.LBE4809:
 8044              	.LBE4813:
 8045              	.LBE4817:
 8046              	.LBE4824:
 8047              	.LBE4825:
 8048              	.LBE4826:
 8049              	.LBE4951:
 8050              		.cfi_endproc
 8051              	.LFE3991:
 8053              		.section	.text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv,"ax",%progbits
 8054              		.align	1
 8055              		.syntax unified
 8056              		.code	16
 8057              		.thumb_func
 8058              		.fpu softvfp
 8060              	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:
 8061              	.LFB4980:
  85:src/main.cpp  **** 
  86:src/main.cpp  ****       __WFI();
  87:src/main.cpp  ****    }
  88:src/main.cpp  **** 
  89:src/main.cpp  **** }
 8062              		.loc 24 89 0
 8063              		.cfi_startproc
 8064              		@ args = 0, pretend = 0, frame = 0
 8065              		@ frame_needed = 0, uses_anonymous_args = 0
 8066              	.LVL613:
 8067 0000 70B5     		push	{r4, r5, r6, lr}
 8068              	.LCFI33:
 8069              		.cfi_def_cfa_offset 16
 8070              		.cfi_offset 4, -16
 8071              		.cfi_offset 5, -12
 8072              		.cfi_offset 6, -8
 8073              		.cfi_offset 14, -4
 8074              	.LBB5054:
 8075              	.LBB5055:
 8076              	.LBB5056:
 8077              	.LBB5057:
 8078              	.LBB5058:
  23:../mculib3/src/timers.h ****     template<Faster multiplier> // multiplier how many subticks in tick
 8079              		.loc 13 23 0
 8080 0002 0122     		movs	r2, #1
 8081              	.LBB5059:
 8082              	.LBB5060:
 8083              	.LBB5061:
  12:../mculib3/src/list.h **** {
 8084              		.loc 4 12 0
 8085 0004 0024     		movs	r4, #0
 8086 0006 3C4B     		ldr	r3, .L516
 8087              	.LBE5061:
 8088              	.LBE5060:
 8089              	.LBE5059:
 8090              	.LBB5064:
 8091              	.LBB5065:
 8092              	.LBB5066:
 8093              	.LBB5067:
ARM GAS  /tmp/ccn6MZob.s 			page 260


 8094              		.file 29 "../mculib3/src/periph/systick.h"
   1:../mculib3/src/periph/systick.h **** #pragma once
   2:../mculib3/src/periph/systick.h **** #define PERIPH_SYSTICK_H_
   3:../mculib3/src/periph/systick.h **** 
   4:../mculib3/src/periph/systick.h **** #include "periph.h"
   5:../mculib3/src/periph/systick.h **** #include "bits_systick_f0_f4.h"
   6:../mculib3/src/periph/systick.h **** 
   7:../mculib3/src/periph/systick.h **** 
   8:../mculib3/src/periph/systick.h **** 
   9:../mculib3/src/periph/systick.h **** namespace mcu {
  10:../mculib3/src/periph/systick.h **** 
  11:../mculib3/src/periph/systick.h **** 
  12:../mculib3/src/periph/systick.h **** class SysTick {
  13:../mculib3/src/periph/systick.h **** protected:
  14:../mculib3/src/periph/systick.h ****     volatile SysTick_bits::CTRL     CTRL;  // Offset: 0x000 (R/W)  SysTick Control and Status Regis
  15:../mculib3/src/periph/systick.h ****     volatile uint32_t               LOAD;  // Offset: 0x004 (R/W)  SysTick Reload Value Register
  16:../mculib3/src/periph/systick.h ****     volatile uint32_t               VAL;   // Offset: 0x008 (R/W)  SysTick Current Value Register
  17:../mculib3/src/periph/systick.h ****     volatile SysTick_bits::CALIB    CALIB; // Offset: 0x00C (R/ )  SysTick Calibration Register
  18:../mculib3/src/periph/systick.h **** public:
  19:../mculib3/src/periph/systick.h ****     using Clock = SysTick_bits::CTRL::Clock;
  20:../mculib3/src/periph/systick.h ****     
  21:../mculib3/src/periph/systick.h ****     void load (uint32_t v)     { LOAD = v; }
  22:../mculib3/src/periph/systick.h ****     void clear()               { VAL = 0; }
  23:../mculib3/src/periph/systick.h ****     void setSource (Clock v)   { CTRL.CLKSOURCE = v; }
  24:../mculib3/src/periph/systick.h ****     void enableInterrupt()     { CTRL.TICKINT = true; }
 8095              		.loc 29 24 0
 8096 0008 0225     		movs	r5, #2
 8097              	.LBE5067:
 8098              	.LBE5066:
 8099              	.LBE5065:
 8100              	.LBE5064:
 8101              	.LBB5089:
 8102              	.LBB5063:
 8103              	.LBB5062:
  12:../mculib3/src/list.h **** {
 8104              		.loc 4 12 0
 8105 000a 1C60     		str	r4, [r3]
 8106 000c 5C60     		str	r4, [r3, #4]
 8107              	.LVL614:
 8108              	.LBE5062:
 8109              	.LBE5063:
 8110              	.LBE5089:
  23:../mculib3/src/timers.h ****     template<Faster multiplier> // multiplier how many subticks in tick
 8111              		.loc 13 23 0
 8112 000e 9C60     		str	r4, [r3, #8]
 8113 0010 5A61     		str	r2, [r3, #20]
 8114              	.LVL615:
 8115 0012 DC60     		str	r4, [r3, #12]
 8116 0014 1C61     		str	r4, [r3, #16]
 8117              	.LBB5090:
 8118              	.LBB5086:
 8119              	.LBB5070:
 8120              	.LBB5071:
  25:../mculib3/src/periph/systick.h ****     void enable(bool v = true) { CTRL.ENABLE = v; }
 8121              		.loc 29 25 0
 8122 0016 394B     		ldr	r3, .L516+4
 8123              	.LBE5071:
ARM GAS  /tmp/ccn6MZob.s 			page 261


 8124              	.LBE5070:
 8125              	.LBE5086:
 8126              	.LBE5090:
 8127              	.LBE5058:
 8128              	.LBE5057:
 8129              	.LBE5056:
 8130              	.LBE5055:
 8131              	.LBE5054:
 8132              		.loc 24 89 0
 8133              		@ sp needed
 8134              	.LBB5181:
 8135              	.LBB5180:
 8136              	.LBB5097:
 8137              	.LBB5095:
 8138              	.LBB5093:
 8139              	.LBB5091:
 8140              	.LBB5087:
 8141              	.LBB5073:
 8142              	.LBB5072:
 8143              		.loc 29 25 0
 8144 0018 1968     		ldr	r1, [r3]
 8145 001a 9143     		bics	r1, r2
 8146 001c 1960     		str	r1, [r3]
 8147              	.LVL616:
 8148              	.LBE5072:
 8149              	.LBE5073:
 8150              	.LBB5074:
 8151              	.LBB5075:
  21:../mculib3/src/periph/systick.h ****     void clear()               { VAL = 0; }
 8152              		.loc 29 21 0
 8153 001e 3849     		ldr	r1, .L516+8
 8154 0020 5960     		str	r1, [r3, #4]
 8155              	.LVL617:
 8156              	.LBE5075:
 8157              	.LBE5074:
 8158              	.LBB5076:
 8159              	.LBB5077:
  23:../mculib3/src/periph/systick.h ****     void enableInterrupt()     { CTRL.TICKINT = true; }
 8160              		.loc 29 23 0
 8161 0022 0421     		movs	r1, #4
 8162              	.LBE5077:
 8163              	.LBE5076:
 8164              	.LBB5079:
 8165              	.LBB5080:
  22:../mculib3/src/periph/systick.h ****     void setSource (Clock v)   { CTRL.CLKSOURCE = v; }
 8166              		.loc 29 22 0
 8167 0024 9C60     		str	r4, [r3, #8]
 8168              	.LVL618:
 8169              	.LBE5080:
 8170              	.LBE5079:
 8171              	.LBB5081:
 8172              	.LBB5078:
  23:../mculib3/src/periph/systick.h ****     void enableInterrupt()     { CTRL.TICKINT = true; }
 8173              		.loc 29 23 0
 8174 0026 1868     		ldr	r0, [r3]
 8175 0028 0143     		orrs	r1, r0
 8176 002a 1960     		str	r1, [r3]
ARM GAS  /tmp/ccn6MZob.s 			page 262


 8177              	.LVL619:
 8178              	.LBE5078:
 8179              	.LBE5081:
 8180              	.LBB5082:
 8181              	.LBB5068:
  24:../mculib3/src/periph/systick.h ****     void enable(bool v = true) { CTRL.ENABLE = v; }
 8182              		.loc 29 24 0
 8183 002c 1968     		ldr	r1, [r3]
 8184              	.LBE5068:
 8185              	.LBE5082:
 8186              	.LBE5087:
 8187              	.LBE5091:
 8188              	.LBE5093:
 8189              	.LBE5095:
 8190              	.LBE5097:
  54:../mculib3/src/heap.h ****     }
  55:../mculib3/src/heap.h **** };
  56:../mculib3/src/heap.h **** 
  57:../mculib3/src/heap.h **** //     
  58:../mculib3/src/heap.h **** #if not defined(HEAP_SIZE)
  59:../mculib3/src/heap.h **** #define HEAP_SIZE 256
  60:../mculib3/src/heap.h **** #endif
  61:../mculib3/src/heap.h **** 
  62:../mculib3/src/heap.h **** Heap<HEAP_SIZE> heap {};
 8191              		.loc 26 62 0
 8192 002e 3548     		ldr	r0, .L516+12
 8193              	.LBB5098:
 8194              	.LBB5096:
 8195              	.LBB5094:
 8196              	.LBB5092:
 8197              	.LBB5088:
 8198              	.LBB5083:
 8199              	.LBB5069:
  24:../mculib3/src/periph/systick.h ****     void enable(bool v = true) { CTRL.ENABLE = v; }
 8200              		.loc 29 24 0
 8201 0030 2943     		orrs	r1, r5
 8202 0032 1960     		str	r1, [r3]
 8203              	.LVL620:
 8204              	.LBE5069:
 8205              	.LBE5083:
 8206              	.LBB5084:
 8207              	.LBB5085:
 8208              		.loc 29 25 0
 8209 0034 1968     		ldr	r1, [r3]
 8210 0036 0A43     		orrs	r2, r1
 8211 0038 1A60     		str	r2, [r3]
 8212              	.LVL621:
 8213              	.LBE5085:
 8214              	.LBE5084:
 8215              	.LBE5088:
 8216              	.LBE5092:
 8217              	.LBE5094:
 8218              	.LBE5096:
 8219              	.LBE5098:
 8220              		.loc 26 62 0
 8221 003a 8422     		movs	r2, #132
 8222 003c 2100     		movs	r1, r4
ARM GAS  /tmp/ccn6MZob.s 			page 263


 8223 003e 5200     		lsls	r2, r2, #1
 8224 0040 FFF7FEFF 		bl	memset
 8225              	.LVL622:
 8226              	.LBB5099:
 8227              	.LBB5100:
 8228              	.LBB5101:
  24:../mculib3/src/interrupt.h **** 
 8229              		.loc 7 24 0
 8230 0044 1922     		movs	r2, #25
 8231              	.LBE5101:
 8232              	.LBE5100:
 8233              	.LBE5099:
 8234              	.LBB5104:
 8235              	.LBB5105:
 8236              	.LBB5106:
 8237 0046 304B     		ldr	r3, .L516+16
 8238 0048 1D71     		strb	r5, [r3, #4]
 8239              	.LVL623:
 8240 004a 1C60     		str	r4, [r3]
 8241              	.LBE5106:
 8242              	.LBE5105:
 8243              	.LBE5104:
 8244              	.LBB5107:
 8245              	.LBB5103:
 8246              	.LBB5102:
 8247 004c 2F4B     		ldr	r3, .L516+20
 8248 004e 1C60     		str	r4, [r3]
 8249 0050 1A71     		strb	r2, [r3, #4]
 8250              	.LVL624:
 8251              	.LBE5102:
 8252              	.LBE5103:
 8253              	.LBE5107:
 8254              	.LBB5108:
 8255              	.LBB5109:
 8256              	.LBB5110:
 8257 0052 2F4B     		ldr	r3, .L516+24
 8258 0054 5219     		adds	r2, r2, r5
 8259 0056 1C60     		str	r4, [r3]
 8260 0058 1A71     		strb	r2, [r3, #4]
 8261              	.LVL625:
 8262              	.LBE5110:
 8263              	.LBE5109:
 8264              	.LBE5108:
 8265              	.LBB5111:
 8266              	.LBB5112:
 8267              	.LBB5113:
 8268 005a 2E4B     		ldr	r3, .L516+28
 8269 005c 0E3A     		subs	r2, r2, #14
 8270 005e 1C60     		str	r4, [r3]
 8271 0060 1A71     		strb	r2, [r3, #4]
 8272              	.LVL626:
 8273              	.LBE5113:
 8274              	.LBE5112:
 8275              	.LBE5111:
 8276              	.LBB5114:
 8277              	.LBB5115:
 8278              	.LBB5116:
ARM GAS  /tmp/ccn6MZob.s 			page 264


 8279 0062 2D4B     		ldr	r3, .L516+32
 8280 0064 0332     		adds	r2, r2, #3
 8281 0066 1C60     		str	r4, [r3]
 8282 0068 1A71     		strb	r2, [r3, #4]
 8283              	.LVL627:
 8284              	.LBE5116:
 8285              	.LBE5115:
 8286              	.LBE5114:
 8287              	.LBB5117:
 8288              	.LBB5118:
 8289              	.LBB5119:
 8290 006a 2C4B     		ldr	r3, .L516+36
 8291 006c 073A     		subs	r2, r2, #7
 8292 006e 1C60     		str	r4, [r3]
 8293 0070 1A71     		strb	r2, [r3, #4]
 8294              	.LVL628:
 8295              	.LBE5119:
 8296              	.LBE5118:
 8297              	.LBE5117:
 8298              	.LBB5120:
 8299              	.LBB5121:
 8300              	.LBB5122:
 8301 0072 2B4B     		ldr	r3, .L516+40
 8302 0074 0132     		adds	r2, r2, #1
 8303 0076 1C60     		str	r4, [r3]
 8304 0078 1A71     		strb	r2, [r3, #4]
 8305              	.LVL629:
 8306              	.LBE5122:
 8307              	.LBE5121:
 8308              	.LBE5120:
 8309              	.LBB5123:
 8310              	.LBB5124:
 8311              	.LBB5125:
 8312 007a 2A4B     		ldr	r3, .L516+44
 8313 007c 1C60     		str	r4, [r3]
 8314 007e 1A71     		strb	r2, [r3, #4]
 8315              	.LVL630:
 8316              	.LBE5125:
 8317              	.LBE5124:
 8318              	.LBE5123:
 8319              	.LBB5126:
 8320              	.LBB5127:
 8321              	.LBB5128:
 8322 0080 294B     		ldr	r3, .L516+48
 8323 0082 0132     		adds	r2, r2, #1
 8324 0084 1C60     		str	r4, [r3]
 8325 0086 1A71     		strb	r2, [r3, #4]
 8326              	.LVL631:
 8327              	.LBE5128:
 8328              	.LBE5127:
 8329              	.LBE5126:
 8330              	.LBB5129:
 8331              	.LBB5130:
 8332              	.LBB5131:
 8333 0088 284B     		ldr	r3, .L516+52
 8334 008a 1C60     		str	r4, [r3]
 8335 008c 1A71     		strb	r2, [r3, #4]
ARM GAS  /tmp/ccn6MZob.s 			page 265


 8336              	.LVL632:
 8337              	.LBE5131:
 8338              	.LBE5130:
 8339              	.LBE5129:
 8340              	.LBB5132:
 8341              	.LBB5133:
 8342              	.LBB5134:
 8343 008e 284B     		ldr	r3, .L516+56
 8344 0090 063A     		subs	r2, r2, #6
 8345 0092 1C60     		str	r4, [r3]
 8346 0094 1A71     		strb	r2, [r3, #4]
 8347              	.LVL633:
 8348              	.LBE5134:
 8349              	.LBE5133:
 8350              	.LBE5132:
 8351              	.LBB5135:
 8352              	.LBB5136:
 8353              	.LBB5137:
 8354 0096 274B     		ldr	r3, .L516+60
 8355 0098 1A71     		strb	r2, [r3, #4]
 8356              	.LVL634:
 8357 009a 1C60     		str	r4, [r3]
 8358              	.LBE5137:
 8359              	.LBE5136:
 8360              	.LBE5135:
 8361              	.LBB5138:
 8362              	.LBB5139:
 8363              	.LBB5140:
 8364 009c 264B     		ldr	r3, .L516+64
 8365 009e 0132     		adds	r2, r2, #1
 8366 00a0 1A71     		strb	r2, [r3, #4]
 8367              	.LVL635:
 8368 00a2 1C60     		str	r4, [r3]
 8369              	.LBE5140:
 8370              	.LBE5139:
 8371              	.LBE5138:
 8372              	.LBB5141:
 8373              	.LBB5142:
 8374              	.LBB5143:
 8375 00a4 254B     		ldr	r3, .L516+68
 8376 00a6 1A71     		strb	r2, [r3, #4]
 8377              	.LVL636:
 8378 00a8 1C60     		str	r4, [r3]
 8379              	.LBE5143:
 8380              	.LBE5142:
 8381              	.LBE5141:
 8382              	.LBB5144:
 8383              	.LBB5145:
 8384              	.LBB5146:
 8385 00aa 0723     		movs	r3, #7
 8386 00ac 244A     		ldr	r2, .L516+72
 8387 00ae 1460     		str	r4, [r2]
 8388 00b0 1371     		strb	r3, [r2, #4]
 8389              	.LVL637:
 8390              	.LBE5146:
 8391              	.LBE5145:
 8392              	.LBE5144:
ARM GAS  /tmp/ccn6MZob.s 			page 266


 8393              	.LBB5147:
 8394              	.LBB5148:
 8395              	.LBB5149:
 8396 00b2 244A     		ldr	r2, .L516+76
 8397 00b4 1460     		str	r4, [r2]
 8398 00b6 1371     		strb	r3, [r2, #4]
 8399              	.LVL638:
 8400              	.LBE5149:
 8401              	.LBE5148:
 8402              	.LBE5147:
 8403              	.LBB5150:
 8404              	.LBB5151:
 8405              	.LBB5152:
 8406 00b8 234A     		ldr	r2, .L516+80
 8407 00ba 1460     		str	r4, [r2]
 8408 00bc 1371     		strb	r3, [r2, #4]
 8409              	.LVL639:
 8410              	.LBE5152:
 8411              	.LBE5151:
 8412              	.LBE5150:
 8413              	.LBB5153:
 8414              	.LBB5154:
 8415              	.LBB5155:
 8416 00be 234A     		ldr	r2, .L516+84
 8417 00c0 1460     		str	r4, [r2]
 8418 00c2 1371     		strb	r3, [r2, #4]
 8419              	.LVL640:
 8420              	.LBE5155:
 8421              	.LBE5154:
 8422              	.LBE5153:
 8423              	.LBB5156:
 8424              	.LBB5157:
 8425              	.LBB5158:
 8426 00c4 224A     		ldr	r2, .L516+88
 8427 00c6 1460     		str	r4, [r2]
 8428 00c8 1371     		strb	r3, [r2, #4]
 8429              	.LVL641:
 8430              	.LBE5158:
 8431              	.LBE5157:
 8432              	.LBE5156:
 8433              	.LBB5159:
 8434              	.LBB5160:
 8435              	.LBB5161:
 8436 00ca 224A     		ldr	r2, .L516+92
 8437 00cc 1460     		str	r4, [r2]
 8438 00ce 1371     		strb	r3, [r2, #4]
 8439              	.LVL642:
 8440              	.LBE5161:
 8441              	.LBE5160:
 8442              	.LBE5159:
 8443              	.LBB5162:
 8444              	.LBB5163:
 8445              	.LBB5164:
 8446 00d0 214A     		ldr	r2, .L516+96
 8447 00d2 1460     		str	r4, [r2]
 8448 00d4 1371     		strb	r3, [r2, #4]
 8449              	.LVL643:
ARM GAS  /tmp/ccn6MZob.s 			page 267


 8450              	.LBE5164:
 8451              	.LBE5163:
 8452              	.LBE5162:
 8453              	.LBB5165:
 8454              	.LBB5166:
 8455              	.LBB5167:
 8456 00d6 214A     		ldr	r2, .L516+100
 8457 00d8 1460     		str	r4, [r2]
 8458 00da 1371     		strb	r3, [r2, #4]
 8459              	.LVL644:
 8460              	.LBE5167:
 8461              	.LBE5166:
 8462              	.LBE5165:
 8463              	.LBB5168:
 8464              	.LBB5169:
 8465              	.LBB5170:
 8466 00dc 204A     		ldr	r2, .L516+104
 8467 00de 1460     		str	r4, [r2]
 8468 00e0 1371     		strb	r3, [r2, #4]
 8469              	.LVL645:
 8470              	.LBE5170:
 8471              	.LBE5169:
 8472              	.LBE5168:
 8473              	.LBB5171:
 8474              	.LBB5172:
 8475              	.LBB5173:
 8476 00e2 204A     		ldr	r2, .L516+108
 8477 00e4 1460     		str	r4, [r2]
 8478 00e6 1371     		strb	r3, [r2, #4]
 8479              	.LVL646:
 8480              	.LBE5173:
 8481              	.LBE5172:
 8482              	.LBE5171:
 8483              	.LBB5174:
 8484              	.LBB5175:
 8485              	.LBB5176:
 8486 00e8 1F4A     		ldr	r2, .L516+112
 8487 00ea 1460     		str	r4, [r2]
 8488 00ec 1371     		strb	r3, [r2, #4]
 8489              	.LVL647:
 8490              	.LBE5176:
 8491              	.LBE5175:
 8492              	.LBE5174:
 8493              	.LBB5177:
 8494              	.LBB5178:
 8495              	.LBB5179:
 8496 00ee 1F4A     		ldr	r2, .L516+116
 8497 00f0 1460     		str	r4, [r2]
 8498 00f2 1371     		strb	r3, [r2, #4]
 8499              	.LVL648:
 8500              	.LBE5179:
 8501              	.LBE5178:
 8502              	.LBE5177:
 8503              	.LBE5180:
 8504              	.LBE5181:
 8505              		.loc 24 89 0
 8506 00f4 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccn6MZob.s 			page 268


 8507              	.L517:
 8508 00f6 C046     		.align	2
 8509              	.L516:
 8510 00f8 00000000 		.word	.LANCHOR2
 8511 00fc 10E000E0 		.word	-536813552
 8512 0100 7FBB0000 		.word	47999
 8513 0104 00000000 		.word	heap
 8514 0108 00000000 		.word	.LANCHOR26
 8515 010c 00000000 		.word	.LANCHOR27
 8516 0110 00000000 		.word	.LANCHOR8
 8517 0114 00000000 		.word	.LANCHOR6
 8518 0118 00000000 		.word	.LANCHOR7
 8519 011c 00000000 		.word	.LANCHOR3
 8520 0120 00000000 		.word	.LANCHOR4
 8521 0124 00000000 		.word	.LANCHOR5
 8522 0128 00000000 		.word	.LANCHOR28
 8523 012c 00000000 		.word	.LANCHOR29
 8524 0130 00000000 		.word	.LANCHOR9
 8525 0134 00000000 		.word	.LANCHOR10
 8526 0138 00000000 		.word	.LANCHOR11
 8527 013c 00000000 		.word	.LANCHOR12
 8528 0140 00000000 		.word	.LANCHOR13
 8529 0144 00000000 		.word	.LANCHOR14
 8530 0148 00000000 		.word	.LANCHOR15
 8531 014c 00000000 		.word	.LANCHOR16
 8532 0150 00000000 		.word	.LANCHOR17
 8533 0154 00000000 		.word	.LANCHOR18
 8534 0158 00000000 		.word	.LANCHOR19
 8535 015c 00000000 		.word	.LANCHOR20
 8536 0160 00000000 		.word	.LANCHOR21
 8537 0164 00000000 		.word	.LANCHOR22
 8538 0168 00000000 		.word	.LANCHOR23
 8539 016c 00000000 		.word	.LANCHOR24
 8540              		.cfi_endproc
 8541              	.LFE4980:
 8543              		.section	.init_array,"aw",%init_array
 8544              		.align	2
 8545 0000 00000000 		.word	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv(target1)
 8546              		.global	_ZTV11ADC_average
 8547              		.weak	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
 8548              		.section	.bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res,"awG",%nobits,_
 8549              		.align	2
 8552              	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:
 8553 0000 00000000 		.space	4
 8554              		.weak	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
 8555              		.section	.bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res,"awG",%nobits,_ZZ
 8556              		.align	2
 8559              	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:
 8560 0000 00000000 		.space	20
 8560      00000000 
 8560      00000000 
 8560      00000000 
 8560      00000000 
 8561              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 8562              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEER
 8563              		.align	2
 8566              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:
ARM GAS  /tmp/ccn6MZob.s 			page 269


 8567 0000 00000000 		.space	4
 8568              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 8569              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDa
 8570              		.align	2
 8573              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:
 8574 0000 00000000 		.space	8
 8574      00000000 
 8575              		.weak	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
 8576              		.section	.bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res,"awG",%nobits,_
 8577              		.align	2
 8580              	_ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:
 8581 0000 00000000 		.space	4
 8582              		.weak	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
 8583              		.section	.bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res,"awG",%nobits,_ZZ
 8584              		.align	2
 8587              	_ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:
 8588 0000 00000000 		.space	20
 8588      00000000 
 8588      00000000 
 8588      00000000 
 8588      00000000 
 8589              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 8590              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEER
 8591              		.align	2
 8594              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:
 8595 0000 00000000 		.space	4
 8596              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
 8597              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDa
 8598              		.align	2
 8601              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:
 8602 0000 00000000 		.space	8
 8602      00000000 
 8603              		.weak	_ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
 8604              		.section	.bss._ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res,"awG",%nobits,_ZGVZN11A
 8605              		.align	2
 8608              	_ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:
 8609 0000 00000000 		.space	4
 8610              		.weak	_ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
 8611              		.section	.bss._ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res,"awG",%nobits,_ZZN11ADC_a
 8612              		.align	2
 8615              	_ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:
 8616 0000 00000000 		.space	64
 8616      00000000 
 8616      00000000 
 8616      00000000 
 8616      00000000 
 8617              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 8618              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEE
 8619              		.align	2
 8622              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8623 0000 00000000 		.space	4
 8624              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8625              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERD
 8626              		.align	2
 8629              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8630 0000 00000000 		.space	8
 8630      00000000 
ARM GAS  /tmp/ccn6MZob.s 			page 270


 8631              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8632              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEER
 8633              		.align	2
 8636              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8637 0000 00000000 		.space	4
 8638              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8639              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDa
 8640              		.align	2
 8643              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8644 0000 00000000 		.space	8
 8644      00000000 
 8645              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8646              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEER
 8647              		.align	2
 8650              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8651 0000 00000000 		.space	4
 8652              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8653              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDa
 8654              		.align	2
 8657              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8658 0000 00000000 		.space	8
 8658      00000000 
 8659              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8660              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEER
 8661              		.align	2
 8664              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8665 0000 00000000 		.space	4
 8666              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8667              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDa
 8668              		.align	2
 8671              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8672 0000 00000000 		.space	8
 8672      00000000 
 8673              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 8674              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEE
 8675              		.align	2
 8678              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8679 0000 00000000 		.space	4
 8680              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8681              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERD
 8682              		.align	2
 8685              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8686 0000 00000000 		.space	8
 8686      00000000 
 8687              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 8688              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEE
 8689              		.align	2
 8692              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8693 0000 00000000 		.space	4
 8694              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8695              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERD
 8696              		.align	2
 8699              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8700 0000 00000000 		.space	8
 8700      00000000 
 8701              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pi
 8702              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEE
ARM GAS  /tmp/ccn6MZob.s 			page 271


 8703              		.align	2
 8706              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8707 0000 00000000 		.space	4
 8708              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8709              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERD
 8710              		.align	2
 8713              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8714 0000 00000000 		.space	8
 8714      00000000 
 8715              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8716              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEER
 8717              		.align	2
 8720              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8721 0000 00000000 		.space	4
 8722              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
 8723              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDa
 8724              		.align	2
 8727              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:
 8728 0000 00000000 		.space	8
 8728      00000000 
 8729              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pi
 8730              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEE
 8731              		.align	2
 8734              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8735 0000 00000000 		.space	4
 8736              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8737              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERD
 8738              		.align	2
 8741              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8742 0000 00000000 		.space	8
 8742      00000000 
 8743              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8744              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEER
 8745              		.align	2
 8748              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8749 0000 00000000 		.space	4
 8750              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8751              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDa
 8752              		.align	2
 8755              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8756 0000 00000000 		.space	8
 8756      00000000 
 8757              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8758              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEER
 8759              		.align	2
 8762              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8763 0000 00000000 		.space	4
 8764              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8765              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDa
 8766              		.align	2
 8769              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8770 0000 00000000 		.space	8
 8770      00000000 
 8771              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8772              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEER
 8773              		.align	2
 8776              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
ARM GAS  /tmp/ccn6MZob.s 			page 272


 8777 0000 00000000 		.space	4
 8778              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8779              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDa
 8780              		.align	2
 8783              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8784 0000 00000000 		.space	8
 8784      00000000 
 8785              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8786              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEER
 8787              		.align	2
 8790              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8791 0000 00000000 		.space	4
 8792              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8793              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDa
 8794              		.align	2
 8797              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8798 0000 00000000 		.space	8
 8798      00000000 
 8799              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8800              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEER
 8801              		.align	2
 8804              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8805 0000 00000000 		.space	4
 8806              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
 8807              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDa
 8808              		.align	2
 8811              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:
 8812 0000 00000000 		.space	8
 8812      00000000 
 8813              		.global	interrupt_EXTI15
 8814              		.global	interrupt_EXTI14
 8815              		.global	interrupt_EXTI13
 8816              		.global	interrupt_EXTI12
 8817              		.global	interrupt_EXTI11
 8818              		.global	interrupt_EXTI10
 8819              		.global	interrupt_EXTI9
 8820              		.global	interrupt_EXTI8
 8821              		.global	interrupt_EXTI7
 8822              		.global	interrupt_EXTI6
 8823              		.global	interrupt_EXTI5
 8824              		.global	interrupt_EXTI4
 8825              		.global	interrupt_EXTI3
 8826              		.global	interrupt_EXTI2
 8827              		.global	interrupt_EXTI1
 8828              		.global	interrupt_EXTI0
 8829              		.global	interrupt_DMA1_channel5
 8830              		.global	interrupt_DMA1_channel4
 8831              		.global	interrupt_DMA1_channel3
 8832              		.global	interrupt_DMA1_channel2
 8833              		.global	interrupt_DMA1_channel1
 8834              		.global	interrupt_tim3
 8835              		.global	interrupt_tim1
 8836              		.global	interrupt_usart1
 8837              		.global	interrupt_spi1
 8838              		.global	interrupt_rtc
 8839              		.global	heap
 8840              		.global	tickUpdater
ARM GAS  /tmp/ccn6MZob.s 			page 273


 8841              		.section	.bss.heap,"aw",%nobits
 8842              		.align	2
 8845              	heap:
 8846 0000 00000000 		.space	264
 8846      00000000 
 8846      00000000 
 8846      00000000 
 8846      00000000 
 8847              		.section	.bss.interrupt_DMA1_channel1,"aw",%nobits
 8848              		.align	2
 8849              		.set	.LANCHOR3,. + 0
 8852              	interrupt_DMA1_channel1:
 8853 0000 00000000 		.space	8
 8853      00000000 
 8854              		.section	.bss.interrupt_DMA1_channel2,"aw",%nobits
 8855              		.align	2
 8856              		.set	.LANCHOR4,. + 0
 8859              	interrupt_DMA1_channel2:
 8860 0000 00000000 		.space	8
 8860      00000000 
 8861              		.section	.bss.interrupt_DMA1_channel3,"aw",%nobits
 8862              		.align	2
 8863              		.set	.LANCHOR5,. + 0
 8866              	interrupt_DMA1_channel3:
 8867 0000 00000000 		.space	8
 8867      00000000 
 8868              		.section	.bss.interrupt_DMA1_channel4,"aw",%nobits
 8869              		.align	2
 8870              		.set	.LANCHOR28,. + 0
 8873              	interrupt_DMA1_channel4:
 8874 0000 00000000 		.space	8
 8874      00000000 
 8875              		.section	.bss.interrupt_DMA1_channel5,"aw",%nobits
 8876              		.align	2
 8877              		.set	.LANCHOR29,. + 0
 8880              	interrupt_DMA1_channel5:
 8881 0000 00000000 		.space	8
 8881      00000000 
 8882              		.section	.bss.interrupt_EXTI0,"aw",%nobits
 8883              		.align	2
 8884              		.set	.LANCHOR9,. + 0
 8887              	interrupt_EXTI0:
 8888 0000 00000000 		.space	8
 8888      00000000 
 8889              		.section	.bss.interrupt_EXTI1,"aw",%nobits
 8890              		.align	2
 8891              		.set	.LANCHOR10,. + 0
 8894              	interrupt_EXTI1:
 8895 0000 00000000 		.space	8
 8895      00000000 
 8896              		.section	.bss.interrupt_EXTI10,"aw",%nobits
 8897              		.align	2
 8898              		.set	.LANCHOR19,. + 0
 8901              	interrupt_EXTI10:
 8902 0000 00000000 		.space	8
 8902      00000000 
 8903              		.section	.bss.interrupt_EXTI11,"aw",%nobits
ARM GAS  /tmp/ccn6MZob.s 			page 274


 8904              		.align	2
 8905              		.set	.LANCHOR20,. + 0
 8908              	interrupt_EXTI11:
 8909 0000 00000000 		.space	8
 8909      00000000 
 8910              		.section	.bss.interrupt_EXTI12,"aw",%nobits
 8911              		.align	2
 8912              		.set	.LANCHOR21,. + 0
 8915              	interrupt_EXTI12:
 8916 0000 00000000 		.space	8
 8916      00000000 
 8917              		.section	.bss.interrupt_EXTI13,"aw",%nobits
 8918              		.align	2
 8919              		.set	.LANCHOR22,. + 0
 8922              	interrupt_EXTI13:
 8923 0000 00000000 		.space	8
 8923      00000000 
 8924              		.section	.bss.interrupt_EXTI14,"aw",%nobits
 8925              		.align	2
 8926              		.set	.LANCHOR23,. + 0
 8929              	interrupt_EXTI14:
 8930 0000 00000000 		.space	8
 8930      00000000 
 8931              		.section	.bss.interrupt_EXTI15,"aw",%nobits
 8932              		.align	2
 8933              		.set	.LANCHOR24,. + 0
 8936              	interrupt_EXTI15:
 8937 0000 00000000 		.space	8
 8937      00000000 
 8938              		.section	.bss.interrupt_EXTI2,"aw",%nobits
 8939              		.align	2
 8940              		.set	.LANCHOR11,. + 0
 8943              	interrupt_EXTI2:
 8944 0000 00000000 		.space	8
 8944      00000000 
 8945              		.section	.bss.interrupt_EXTI3,"aw",%nobits
 8946              		.align	2
 8947              		.set	.LANCHOR12,. + 0
 8950              	interrupt_EXTI3:
 8951 0000 00000000 		.space	8
 8951      00000000 
 8952              		.section	.bss.interrupt_EXTI4,"aw",%nobits
 8953              		.align	2
 8954              		.set	.LANCHOR13,. + 0
 8957              	interrupt_EXTI4:
 8958 0000 00000000 		.space	8
 8958      00000000 
 8959              		.section	.bss.interrupt_EXTI5,"aw",%nobits
 8960              		.align	2
 8961              		.set	.LANCHOR14,. + 0
 8964              	interrupt_EXTI5:
 8965 0000 00000000 		.space	8
 8965      00000000 
 8966              		.section	.bss.interrupt_EXTI6,"aw",%nobits
 8967              		.align	2
 8968              		.set	.LANCHOR15,. + 0
 8971              	interrupt_EXTI6:
ARM GAS  /tmp/ccn6MZob.s 			page 275


 8972 0000 00000000 		.space	8
 8972      00000000 
 8973              		.section	.bss.interrupt_EXTI7,"aw",%nobits
 8974              		.align	2
 8975              		.set	.LANCHOR16,. + 0
 8978              	interrupt_EXTI7:
 8979 0000 00000000 		.space	8
 8979      00000000 
 8980              		.section	.bss.interrupt_EXTI8,"aw",%nobits
 8981              		.align	2
 8982              		.set	.LANCHOR17,. + 0
 8985              	interrupt_EXTI8:
 8986 0000 00000000 		.space	8
 8986      00000000 
 8987              		.section	.bss.interrupt_EXTI9,"aw",%nobits
 8988              		.align	2
 8989              		.set	.LANCHOR18,. + 0
 8992              	interrupt_EXTI9:
 8993 0000 00000000 		.space	8
 8993      00000000 
 8994              		.section	.bss.interrupt_rtc,"aw",%nobits
 8995              		.align	2
 8996              		.set	.LANCHOR26,. + 0
 8999              	interrupt_rtc:
 9000 0000 00000000 		.space	8
 9000      00000000 
 9001              		.section	.bss.interrupt_spi1,"aw",%nobits
 9002              		.align	2
 9003              		.set	.LANCHOR27,. + 0
 9006              	interrupt_spi1:
 9007 0000 00000000 		.space	8
 9007      00000000 
 9008              		.section	.bss.interrupt_tim1,"aw",%nobits
 9009              		.align	2
 9010              		.set	.LANCHOR6,. + 0
 9013              	interrupt_tim1:
 9014 0000 00000000 		.space	8
 9014      00000000 
 9015              		.section	.bss.interrupt_tim3,"aw",%nobits
 9016              		.align	2
 9017              		.set	.LANCHOR7,. + 0
 9020              	interrupt_tim3:
 9021 0000 00000000 		.space	8
 9021      00000000 
 9022              		.section	.bss.interrupt_usart1,"aw",%nobits
 9023              		.align	2
 9024              		.set	.LANCHOR8,. + 0
 9027              	interrupt_usart1:
 9028 0000 00000000 		.space	8
 9028      00000000 
 9029              		.section	.bss.tickUpdater,"aw",%nobits
 9030              		.align	2
 9031              		.set	.LANCHOR2,. + 0
 9034              	tickUpdater:
 9035 0000 00000000 		.space	24
 9035      00000000 
 9035      00000000 
ARM GAS  /tmp/ccn6MZob.s 			page 276


 9035      00000000 
 9035      00000000 
 9036              		.section	.rodata._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE7sect
 9037              		.set	.LANCHOR1,. + 0
 9040              	_ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE7sectorsE:
 9041 0000 1A       		.byte	26
 9042 0001 19       		.byte	25
 9043              		.section	.rodata._ZTV11ADC_average,"a",%progbits
 9044              		.align	2
 9045              		.set	.LANCHOR0,. + 0
 9048              	_ZTV11ADC_average:
 9049 0000 00000000 		.word	0
 9050 0004 00000000 		.word	0
 9051 0008 00000000 		.word	_ZN11ADC_average9interruptEv
 9052              		.section	.rodata._ZTV18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE,"a"
 9053              		.align	2
 9054              		.set	.LANCHOR25,. + 0
 9057              	_ZTV18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE:
 9058 0000 00000000 		.word	0
 9059 0004 00000000 		.word	0
 9060 0008 00000000 		.word	_ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv
 9061              		.text
 9062              	.Letext0:
 9063              		.file 30 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9064              		.file 31 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9065              		.file 32 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9066              		.file 33 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9067              		.file 34 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9068              		.file 35 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9069              		.file 36 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9070              		.file 37 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9071              		.file 38 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9072              		.file 39 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9073              		.file 40 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9074              		.file 41 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9075              		.file 42 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9076              		.file 43 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9077              		.file 44 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9078              		.file 45 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9079              		.file 46 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9080              		.file 47 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9081              		.file 48 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9082              		.file 49 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9083              		.file 50 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9084              		.file 51 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9085              		.file 52 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9086              		.file 53 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9087              		.file 54 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9088              		.file 55 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9089              		.file 56 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9090              		.file 57 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9091              		.file 58 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9092              		.file 59 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9093              		.file 60 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9094              		.file 61 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9095              		.file 62 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9096              		.file 63 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
ARM GAS  /tmp/ccn6MZob.s 			page 277


 9097              		.file 64 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9098              		.file 65 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9099              		.file 66 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9100              		.file 67 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 9101              		.file 68 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 9102              		.file 69 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_d
 9103              		.file 70 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdin
 9104              		.file 71 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h"
 9105              		.file 72 "../mculib3/STM32F0_files/stm32f030x6.h"
 9106              		.file 73 "<built-in>"
 9107              		.file 74 "../mculib3/src/periph/periph.h"
 9108              		.file 75 "../mculib3/src/bits/bits_rcc_f0.h"
 9109              		.file 76 "../mculib3/src/bits/bits_flash_f0.h"
 9110              		.file 77 "../mculib3/src/bits/bits_systick_f0_f4.h"
 9111              		.file 78 "../mculib3/src/bits/bits_gpio_f0_f4_f7.h"
 9112              		.file 79 "../mculib3/src/bits/bits_adc_f0.h"
 9113              		.file 80 "../mculib3/src/bits/bits_dma_f0.h"
 9114              		.file 81 "../mculib3/src/bits/bits_dma_stream_f0_f1.h"
 9115              		.file 82 "../mculib3/src/bits/bits_usart_f0.h"
 9116              		.file 83 "../mculib3/src/bits/bits_tim_f0.h"
 9117              		.file 84 "../mculib3/src/bits/bits_exti_f0.h"
 9118              		.file 85 "../mculib3/src/pins.h"
 9119              		.file 86 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h
 9120              		.file 87 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types
 9121              		.file 88 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.
 9122              		.file 89 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
 9123              		.file 90 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 9124              		.file 91 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 9125              		.file 92 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wchar.h"
 9126              		.file 93 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/locale.h"
 9127              		.file 94 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/ctype.h"
 9128              		.file 95 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h"
 9129              		.file 96 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/errno.
 9130              		.file 97 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wctype.h"
 9131              		.file 98 "../mculib3/src/meta.h"
 9132              		.file 99 "../mculib3/src/function.h"
 9133              		.file 100 "../mculib3/src/periph/init_clock_f0.h"
ARM GAS  /tmp/ccn6MZob.s 			page 278


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccn6MZob.s:16     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccn6MZob.s:22     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccn6MZob.s:47     .text.NVIC_EnableIRQ:0000000000000010 $d
     /tmp/ccn6MZob.s:52     .text._ZN11ADC_averageD2Ev:0000000000000000 $t
     /tmp/ccn6MZob.s:59     .text._ZN11ADC_averageD2Ev:0000000000000000 _ZN11ADC_averageD2Ev
     /tmp/ccn6MZob.s:115    .text._ZN11ADC_averageD2Ev:000000000000001c $d
     /tmp/ccn6MZob.s:59     .text._ZN11ADC_averageD2Ev:0000000000000000 _ZN11ADC_averageD1Ev
     /tmp/ccn6MZob.s:122    .text._ZN11ADC_average9interruptEv:0000000000000000 $t
     /tmp/ccn6MZob.s:129    .text._ZN11ADC_average9interruptEv:0000000000000000 _ZN11ADC_average9interruptEv
     /tmp/ccn6MZob.s:269    .text._ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvENKUlvE_clEvEUlRT_E_EEESB_SB_SB_T0_St26random_access_iterator_tag.isra.6:0000000000000000 $t
     /tmp/ccn6MZob.s:275    .text._ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvENKUlvE_clEvEUlRT_E_EEESB_SB_SB_T0_St26random_access_iterator_tag.isra.6:0000000000000000 _ZSt9__find_ifIPbN9__gnu_cxx5__ops12_Iter_negateIZZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvENKUlvE_clEvEUlRT_E_EEESB_SB_SB_T0_St26random_access_iterator_tag.isra.6
     /tmp/ccn6MZob.s:382    .text._ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvEUlRT_E2_EEESA_SA_SA_T0_St26random_access_iterator_tag.isra.17:0000000000000000 $t
     /tmp/ccn6MZob.s:388    .text._ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvEUlRT_E2_EEESA_SA_SA_T0_St26random_access_iterator_tag.isra.17:0000000000000000 _ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvEUlRT_E2_EEESA_SA_SA_T0_St26random_access_iterator_tag.isra.17
     /tmp/ccn6MZob.s:388    .text._ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE7is_readEvEUlRT_E2_EEESA_SA_SA_T0_St26random_access_iterator_tag.isra.17:0000000000000000 _ZSt9__find_ifIPbN9__gnu_cxx5__ops10_Iter_predIZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS8_25EEE13is_need_eraseEvEUlRT_E_EEESA_SA_SA_T0_St26random_access_iterator_tag.isra.31
     /tmp/ccn6MZob.s:495    .text._ZN9Interrupt9interruptEv.isra.54:0000000000000000 $t
     /tmp/ccn6MZob.s:501    .text._ZN9Interrupt9interruptEv.isra.54:0000000000000000 _ZN9Interrupt9interruptEv.isra.54
     /tmp/ccn6MZob.s:538    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccn6MZob.s:545    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 _ZN3mcu5FLASH6unlockEv
     /tmp/ccn6MZob.s:576    .text._ZN3mcu5FLASH6unlockEv:0000000000000010 $d
     /tmp/ccn6MZob.s:582    .text._ZN3mcu5FLASH11start_eraseENS0_6SectorE:0000000000000000 $t
     /tmp/ccn6MZob.s:589    .text._ZN3mcu5FLASH11start_eraseENS0_6SectorE:0000000000000000 _ZN3mcu5FLASH11start_eraseENS0_6SectorE
     /tmp/ccn6MZob.s:641    .text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:0000000000000000 $t
     /tmp/ccn6MZob.s:647    .text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:0000000000000000 _ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv
     /tmp/ccn6MZob.s:683    .text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:0000000000000016 $d
     /tmp/ccn6MZob.s:689    .text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:0000000000000022 $t
     /tmp/ccn6MZob.s:1442   .text._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE6notifyEv:0000000000000230 $d
     /tmp/ccn6MZob.s:1450   .text._ZN9Publisher6notifyEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1457   .text._ZN9Publisher6notifyEv:0000000000000000 _ZN9Publisher6notifyEv
     /tmp/ccn6MZob.s:1504   .text._ZN11TickUpdater9interruptEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1511   .text._ZN11TickUpdater9interruptEv:0000000000000000 _ZN11TickUpdater9interruptEv
     /tmp/ccn6MZob.s:1562   .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccn6MZob.s:1569   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccn6MZob.s:1590   .text.SysTick_Handler:000000000000000c $d
     /tmp/ccn6MZob.s:1595   .text._ZN5Timer5eventEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1602   .text._ZN5Timer5eventEv:0000000000000000 _ZN5Timer5eventEv
     /tmp/ccn6MZob.s:1630   .text._ZN5Timer4doneEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1637   .text._ZN5Timer4doneEv:0000000000000000 _ZN5Timer4doneEv
     /tmp/ccn6MZob.s:1659   .text._ZN5Timer7isCountEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1666   .text._ZN5Timer7isCountEv:0000000000000000 _ZN5Timer7isCountEv
     /tmp/ccn6MZob.s:1683   .text._ZN5Timer10timePassedEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1690   .text._ZN5Timer10timePassedEv:0000000000000000 _ZN5Timer10timePassedEv
     /tmp/ccn6MZob.s:1707   .text._ZN5Timer8timeLeftEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1714   .text._ZN5Timer8timeLeftEv:0000000000000000 _ZN5Timer8timeLeftEv
     /tmp/ccn6MZob.s:1733   .text._ZN5Timer9isGreaterEm:0000000000000000 $t
     /tmp/ccn6MZob.s:1740   .text._ZN5Timer9isGreaterEm:0000000000000000 _ZN5Timer9isGreaterEm
     /tmp/ccn6MZob.s:1760   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1767   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 _ZN14TickSubscriber16tick_unsubscribeEv
     /tmp/ccn6MZob.s:1858   .text._ZN14TickSubscriber16tick_unsubscribeEv:000000000000003c $d
     /tmp/ccn6MZob.s:1868   .text._ZN5Timer4stopEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1875   .text._ZN5Timer4stopEv:0000000000000000 _ZN5Timer4stopEv
     /tmp/ccn6MZob.s:1902   .text._ZN5Timer5pauseEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1909   .text._ZN5Timer5pauseEv:0000000000000000 _ZN5Timer5pauseEv
     /tmp/ccn6MZob.s:1930   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 $t
     /tmp/ccn6MZob.s:1937   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 _ZN14TickSubscriber14tick_subscribeEv
     /tmp/ccn6MZob.s:1991   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000024 $d
ARM GAS  /tmp/ccn6MZob.s 			page 279


     /tmp/ccn6MZob.s:1996   .text._ZN5Timer5startEm:0000000000000000 $t
     /tmp/ccn6MZob.s:2003   .text._ZN5Timer5startEm:0000000000000000 _ZN5Timer5startEm
     /tmp/ccn6MZob.s:2027   .text._ZN5Timer5startEv:0000000000000000 $t
     /tmp/ccn6MZob.s:2034   .text._ZN5Timer5startEv:0000000000000000 _ZN5Timer5startEv
     /tmp/ccn6MZob.s:2055   .text._ZN3Pin6is_setEv:0000000000000000 $t
     /tmp/ccn6MZob.s:2062   .text._ZN3Pin6is_setEv:0000000000000000 _ZN3Pin6is_setEv
     /tmp/ccn6MZob.s:2103   .text._ZN3PinaSEb:0000000000000000 $t
     /tmp/ccn6MZob.s:2110   .text._ZN3PinaSEb:0000000000000000 _ZN3PinaSEb
     /tmp/ccn6MZob.s:2166   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2173   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
     /tmp/ccn6MZob.s:2199   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2206   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
     /tmp/ccn6MZob.s:2238   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $t
     /tmp/ccn6MZob.s:2245   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 _ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
     /tmp/ccn6MZob.s:2311   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:000000000000002e $d
     /tmp/ccn6MZob.s:2320   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000036 $t
     /tmp/ccn6MZob.s:2408   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000074 $d
     /tmp/ccn6MZob.s:2417   .text._ZN3mcu3TIM14compare_enableENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2424   .text._ZN3mcu3TIM14compare_enableENS0_7ChannelE:0000000000000000 _ZN3mcu3TIM14compare_enableENS0_7ChannelE
     /tmp/ccn6MZob.s:2480   .text._ZN3mcu3TIM15compare_disableENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2487   .text._ZN3mcu3TIM15compare_disableENS0_7ChannelE:0000000000000000 _ZN3mcu3TIM15compare_disableENS0_7ChannelE
     /tmp/ccn6MZob.s:2539   .text._ZN3mcu3TIM15compare_disableENS0_7ChannelE:0000000000000030 $d
     /tmp/ccn6MZob.s:2545   .text._ZN3mcu3TIM16interrupt_enableENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2552   .text._ZN3mcu3TIM16interrupt_enableENS0_7ChannelE:0000000000000000 _ZN3mcu3TIM16interrupt_enableENS0_7ChannelE
     /tmp/ccn6MZob.s:2602   .text._ZN3mcu3TIM10is_compareENS0_7ChannelE:0000000000000000 $t
     /tmp/ccn6MZob.s:2609   .text._ZN3mcu3TIM10is_compareENS0_7ChannelE:0000000000000000 _ZN3mcu3TIM10is_compareENS0_7ChannelE
     /tmp/ccn6MZob.s:2669   .text._ZN3mcu3TIM11set_compareENS0_7ChannelEm:0000000000000000 $t
     /tmp/ccn6MZob.s:2676   .text._ZN3mcu3TIM11set_compareENS0_7ChannelEm:0000000000000000 _ZN3mcu3TIM11set_compareENS0_7ChannelEm
     /tmp/ccn6MZob.s:2718   .text._ZN3mcu4EXTI11set_triggerENS0_4EdgeEib:0000000000000000 $t
     /tmp/ccn6MZob.s:2725   .text._ZN3mcu4EXTI11set_triggerENS0_4EdgeEib:0000000000000000 _ZN3mcu4EXTI11set_triggerENS0_4EdgeEib
     /tmp/ccn6MZob.s:2797   .text._ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi:0000000000000000 $t
     /tmp/ccn6MZob.s:2804   .text._ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi:0000000000000000 _ZN3mcu4EXTI14toggle_triggerENS0_4EdgeEi
     /tmp/ccn6MZob.s:2851   .text._ZN3mcu4EXTI21clear_interrupt_flagsEi:0000000000000000 $t
     /tmp/ccn6MZob.s:2858   .text._ZN3mcu4EXTI21clear_interrupt_flagsEi:0000000000000000 _ZN3mcu4EXTI21clear_interrupt_flagsEi
     /tmp/ccn6MZob.s:2909   .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:2916   .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccn6MZob.s:2954   .text.DMA1_Channel1_IRQHandler:0000000000000014 $d
     /tmp/ccn6MZob.s:2960   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:2967   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccn6MZob.s:3020   .text.DMA1_Channel2_3_IRQHandler:0000000000000020 $d
     /tmp/ccn6MZob.s:3027   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3034   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 DMA1_Channel4_5_IRQHandler
     /tmp/ccn6MZob.s:3048   .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3055   .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 TIM1_BRK_UP_TRG_COM_IRQHandler
     /tmp/ccn6MZob.s:3094   .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000018 $d
     /tmp/ccn6MZob.s:3100   .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3107   .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/ccn6MZob.s:3124   .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3131   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/ccn6MZob.s:3170   .text.TIM3_IRQHandler:0000000000000018 $d
     /tmp/ccn6MZob.s:3176   .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3183   .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/ccn6MZob.s:3197   .text.TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3204   .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
     /tmp/ccn6MZob.s:3218   .text.TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3225   .text.TIM17_IRQHandler:0000000000000000 TIM17_IRQHandler
     /tmp/ccn6MZob.s:3239   .text.USART1_IRQHandler:0000000000000000 $t
ARM GAS  /tmp/ccn6MZob.s 			page 280


     /tmp/ccn6MZob.s:3246   .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccn6MZob.s:3278   .text.USART1_IRQHandler:0000000000000014 $d
     /tmp/ccn6MZob.s:3284   .text.EXTI0_1_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3291   .text.EXTI0_1_IRQHandler:0000000000000000 EXTI0_1_IRQHandler
     /tmp/ccn6MZob.s:3356   .text.EXTI0_1_IRQHandler:0000000000000028 $d
     /tmp/ccn6MZob.s:3363   .text.EXTI2_3_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3370   .text.EXTI2_3_IRQHandler:0000000000000000 EXTI2_3_IRQHandler
     /tmp/ccn6MZob.s:3435   .text.EXTI2_3_IRQHandler:0000000000000028 $d
     /tmp/ccn6MZob.s:3442   .text.EXTI4_15_IRQHandler:0000000000000000 $t
     /tmp/ccn6MZob.s:3449   .text.EXTI4_15_IRQHandler:0000000000000000 EXTI4_15_IRQHandler
     /tmp/ccn6MZob.s:3674   .text.EXTI4_15_IRQHandler:00000000000000b4 $d
     /tmp/ccn6MZob.s:3692   .text._ZN11ADC_average5startEv:0000000000000000 $t
     /tmp/ccn6MZob.s:3699   .text._ZN11ADC_average5startEv:0000000000000000 _ZN11ADC_average5startEv
     /tmp/ccn6MZob.s:3799   .text.init_clock:0000000000000000 $t
     /tmp/ccn6MZob.s:3806   .text.init_clock:0000000000000000 init_clock
     /tmp/ccn6MZob.s:3930   .text.init_clock:000000000000005c $d
     /tmp/ccn6MZob.s:3937   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccn6MZob.s:3944   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccn6MZob.s:4560   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000140 $d
     /tmp/ccn6MZob.s:8804   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8811   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8790   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8797   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8776   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8783   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8762   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8769   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8748   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8755   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8734   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8741   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:3944   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE3ELi3EEENS2_ILS3_3ELi6EEENS2_ILS3_4ELi0EEENS2_ILS3_4ELi1EEENS2_ILS3_4ELi2EEENS2_ILS3_4ELi10EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSG_EE6__typeEE6__typeEE4typeEv
     /tmp/ccn6MZob.s:4582   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccn6MZob.s:4589   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccn6MZob.s:5490   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:00000000000001e4 $d
     /tmp/ccn6MZob.s:8727   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8720   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8706   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8713   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8692   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8699   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8678   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8685   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8664   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8671   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8650   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8657   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8636   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8643   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8622   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8629   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:4589   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE3ELi1EEENS2_ILS3_3ELi12EEENS2_ILS3_3ELi11EEENS2_ILS3_3ELi10EEENS2_ILS3_3ELi0EEENS2_ILS3_3ELi9EEENS2_ILS3_3ELi8EEENS2_ILS3_4ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSI_EE6__typeEE6__typeEE4typeEv
     /tmp/ccn6MZob.s:5519   .text._ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j:0000000000000000 $t
     /tmp/ccn6MZob.s:5526   .text._ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j:0000000000000000 _ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j
     /tmp/ccn6MZob.s:5909   .text._ZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_j:00000000000000f0 $d
     /tmp/ccn6MZob.s:8608   .bss._ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:0000000000000000 _ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
     /tmp/ccn6MZob.s:8615   .bss._ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:0000000000000000 _ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res
ARM GAS  /tmp/ccn6MZob.s 			page 281


     /tmp/ccn6MZob.s:5924   .text._ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_:0000000000000000 $t
     /tmp/ccn6MZob.s:5931   .text._ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_:0000000000000000 _ZN4ListI11ADC_channelE6insertENS1_8IteratorERS0_
     /tmp/ccn6MZob.s:6021   .text._ZN9Dyn_arrayItE8add_sizeEj:0000000000000000 $t
     /tmp/ccn6MZob.s:6028   .text._ZN9Dyn_arrayItE8add_sizeEj:0000000000000000 _ZN9Dyn_arrayItE8add_sizeEj
     /tmp/ccn6MZob.s:6186   .text._ZN9Dyn_arrayItE8add_sizeEj:000000000000006c $d
     /tmp/ccn6MZob.s:8845   .bss.heap:0000000000000000 heap
     /tmp/ccn6MZob.s:6197   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv:0000000000000000 $t
     /tmp/ccn6MZob.s:6204   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv:0000000000000000 _ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv
     /tmp/ccn6MZob.s:6481   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEER11ADC_channelv:00000000000000b8 $d
     /tmp/ccn6MZob.s:8580   .bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:0000000000000000 _ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
     /tmp/ccn6MZob.s:8587   .bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:0000000000000000 _ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res
     /tmp/ccn6MZob.s:8594   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8601   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:6491   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv:0000000000000000 $t
     /tmp/ccn6MZob.s:6498   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv:0000000000000000 _ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv
     /tmp/ccn6MZob.s:6775   .text._ZN11ADC_average11add_channelIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEER11ADC_channelv:00000000000000b8 $d
     /tmp/ccn6MZob.s:8552   .bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:0000000000000000 _ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
     /tmp/ccn6MZob.s:8559   .bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:0000000000000000 _ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res
     /tmp/ccn6MZob.s:8566   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:8573   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin
     /tmp/ccn6MZob.s:6789   .text.startup.main:0000000000000000 $t
     /tmp/ccn6MZob.s:6796   .text.startup.main:0000000000000000 main
     /tmp/ccn6MZob.s:8026   .text.startup.main:00000000000002e0 $d
     /tmp/ccn6MZob.s:8054   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccn6MZob.s:8060   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 _GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv
     /tmp/ccn6MZob.s:8510   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:00000000000000f8 $d
     /tmp/ccn6MZob.s:8544   .init_array:0000000000000000 $d
     /tmp/ccn6MZob.s:9048   .rodata._ZTV11ADC_average:0000000000000000 _ZTV11ADC_average
     /tmp/ccn6MZob.s:8549   .bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8556   .bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEEEERS_vE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8563   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8570   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi5EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8577   .bss._ZGVZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8584   .bss._ZZN11ADC_channel4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEEEERS_vE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8591   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8598   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi4EEELNS1_7PinModeE2ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8605   .bss._ZGVZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8612   .bss._ZZN11ADC_average4makeILN3mcu6PeriphE15ELS2_30EEERS_jE3res:0000000000000000 $d
     /tmp/ccn6MZob.s:8619   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8626   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi15EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8633   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8640   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi8EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8647   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8654   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi9EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8661   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8668   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi0EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8675   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8682   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi10EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8689   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8696   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi11EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8703   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8710   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi12EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8717   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8724   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi1EEELNS1_7PinModeE1ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8731   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8738   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi10EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8745   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
ARM GAS  /tmp/ccn6MZob.s 			page 282


     /tmp/ccn6MZob.s:8752   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi2EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8759   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8766   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi1EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8773   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8780   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE4ELi0EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8787   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8794   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi6EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8801   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8808   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE3ELi3EEELNS1_7PinModeE0ELNS1_8PushPullE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccn6MZob.s:8936   .bss.interrupt_EXTI15:0000000000000000 interrupt_EXTI15
     /tmp/ccn6MZob.s:8929   .bss.interrupt_EXTI14:0000000000000000 interrupt_EXTI14
     /tmp/ccn6MZob.s:8922   .bss.interrupt_EXTI13:0000000000000000 interrupt_EXTI13
     /tmp/ccn6MZob.s:8915   .bss.interrupt_EXTI12:0000000000000000 interrupt_EXTI12
     /tmp/ccn6MZob.s:8908   .bss.interrupt_EXTI11:0000000000000000 interrupt_EXTI11
     /tmp/ccn6MZob.s:8901   .bss.interrupt_EXTI10:0000000000000000 interrupt_EXTI10
     /tmp/ccn6MZob.s:8992   .bss.interrupt_EXTI9:0000000000000000 interrupt_EXTI9
     /tmp/ccn6MZob.s:8985   .bss.interrupt_EXTI8:0000000000000000 interrupt_EXTI8
     /tmp/ccn6MZob.s:8978   .bss.interrupt_EXTI7:0000000000000000 interrupt_EXTI7
     /tmp/ccn6MZob.s:8971   .bss.interrupt_EXTI6:0000000000000000 interrupt_EXTI6
     /tmp/ccn6MZob.s:8964   .bss.interrupt_EXTI5:0000000000000000 interrupt_EXTI5
     /tmp/ccn6MZob.s:8957   .bss.interrupt_EXTI4:0000000000000000 interrupt_EXTI4
     /tmp/ccn6MZob.s:8950   .bss.interrupt_EXTI3:0000000000000000 interrupt_EXTI3
     /tmp/ccn6MZob.s:8943   .bss.interrupt_EXTI2:0000000000000000 interrupt_EXTI2
     /tmp/ccn6MZob.s:8894   .bss.interrupt_EXTI1:0000000000000000 interrupt_EXTI1
     /tmp/ccn6MZob.s:8887   .bss.interrupt_EXTI0:0000000000000000 interrupt_EXTI0
     /tmp/ccn6MZob.s:8880   .bss.interrupt_DMA1_channel5:0000000000000000 interrupt_DMA1_channel5
     /tmp/ccn6MZob.s:8873   .bss.interrupt_DMA1_channel4:0000000000000000 interrupt_DMA1_channel4
     /tmp/ccn6MZob.s:8866   .bss.interrupt_DMA1_channel3:0000000000000000 interrupt_DMA1_channel3
     /tmp/ccn6MZob.s:8859   .bss.interrupt_DMA1_channel2:0000000000000000 interrupt_DMA1_channel2
     /tmp/ccn6MZob.s:8852   .bss.interrupt_DMA1_channel1:0000000000000000 interrupt_DMA1_channel1
     /tmp/ccn6MZob.s:9020   .bss.interrupt_tim3:0000000000000000 interrupt_tim3
     /tmp/ccn6MZob.s:9013   .bss.interrupt_tim1:0000000000000000 interrupt_tim1
     /tmp/ccn6MZob.s:9027   .bss.interrupt_usart1:0000000000000000 interrupt_usart1
     /tmp/ccn6MZob.s:9006   .bss.interrupt_spi1:0000000000000000 interrupt_spi1
     /tmp/ccn6MZob.s:8999   .bss.interrupt_rtc:0000000000000000 interrupt_rtc
     /tmp/ccn6MZob.s:9034   .bss.tickUpdater:0000000000000000 tickUpdater
     /tmp/ccn6MZob.s:8842   .bss.heap:0000000000000000 $d
     /tmp/ccn6MZob.s:8848   .bss.interrupt_DMA1_channel1:0000000000000000 $d
     /tmp/ccn6MZob.s:8855   .bss.interrupt_DMA1_channel2:0000000000000000 $d
     /tmp/ccn6MZob.s:8862   .bss.interrupt_DMA1_channel3:0000000000000000 $d
     /tmp/ccn6MZob.s:8869   .bss.interrupt_DMA1_channel4:0000000000000000 $d
     /tmp/ccn6MZob.s:8876   .bss.interrupt_DMA1_channel5:0000000000000000 $d
     /tmp/ccn6MZob.s:8883   .bss.interrupt_EXTI0:0000000000000000 $d
     /tmp/ccn6MZob.s:8890   .bss.interrupt_EXTI1:0000000000000000 $d
     /tmp/ccn6MZob.s:8897   .bss.interrupt_EXTI10:0000000000000000 $d
     /tmp/ccn6MZob.s:8904   .bss.interrupt_EXTI11:0000000000000000 $d
     /tmp/ccn6MZob.s:8911   .bss.interrupt_EXTI12:0000000000000000 $d
     /tmp/ccn6MZob.s:8918   .bss.interrupt_EXTI13:0000000000000000 $d
     /tmp/ccn6MZob.s:8925   .bss.interrupt_EXTI14:0000000000000000 $d
     /tmp/ccn6MZob.s:8932   .bss.interrupt_EXTI15:0000000000000000 $d
     /tmp/ccn6MZob.s:8939   .bss.interrupt_EXTI2:0000000000000000 $d
     /tmp/ccn6MZob.s:8946   .bss.interrupt_EXTI3:0000000000000000 $d
     /tmp/ccn6MZob.s:8953   .bss.interrupt_EXTI4:0000000000000000 $d
     /tmp/ccn6MZob.s:8960   .bss.interrupt_EXTI5:0000000000000000 $d
     /tmp/ccn6MZob.s:8967   .bss.interrupt_EXTI6:0000000000000000 $d
     /tmp/ccn6MZob.s:8974   .bss.interrupt_EXTI7:0000000000000000 $d
     /tmp/ccn6MZob.s:8981   .bss.interrupt_EXTI8:0000000000000000 $d
ARM GAS  /tmp/ccn6MZob.s 			page 283


     /tmp/ccn6MZob.s:8988   .bss.interrupt_EXTI9:0000000000000000 $d
     /tmp/ccn6MZob.s:8995   .bss.interrupt_rtc:0000000000000000 $d
     /tmp/ccn6MZob.s:9002   .bss.interrupt_spi1:0000000000000000 $d
     /tmp/ccn6MZob.s:9009   .bss.interrupt_tim1:0000000000000000 $d
     /tmp/ccn6MZob.s:9016   .bss.interrupt_tim3:0000000000000000 $d
     /tmp/ccn6MZob.s:9023   .bss.interrupt_usart1:0000000000000000 $d
     /tmp/ccn6MZob.s:9030   .bss.tickUpdater:0000000000000000 $d
     /tmp/ccn6MZob.s:9040   .rodata._ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE7sectorsE:0000000000000000 _ZN18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE7sectorsE
     /tmp/ccn6MZob.s:9044   .rodata._ZTV11ADC_average:0000000000000000 $d
     /tmp/ccn6MZob.s:9053   .rodata._ZTV18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE:0000000000000000 $d
     /tmp/ccn6MZob.s:9057   .rodata._ZTV18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE:0000000000000000 _ZTV18Flash_updater_implIZ4mainE10Flash_dataJLN3mcu5FLASH6SectorE26ELS3_25EEE
                           .group:0000000000000000 _ZN11ADC_averageD5Ev

UNDEFINED SYMBOLS
__gnu_thumb1_case_uhi
__aeabi_uidivmod
__aeabi_uidiv
__aeabi_idiv
__gnu_thumb1_case_uqi
__aeabi_atexit
__dso_handle
__aeabi_ui2d
__aeabi_i2d
__aeabi_dmul
__aeabi_dcmplt
memcpy
memset
