// Seed: 1075165630
module module_0 (
    input uwire id_0
);
  logic [7:0] id_2;
  assign module_1.type_10 = 0;
  wire id_3;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14,
    output tri0 id_15,
    output wor id_16,
    output tri1 id_17,
    output supply0 id_18,
    input wire id_19,
    input wire id_20,
    input supply1 id_21,
    output wand id_22,
    output uwire id_23,
    input wor id_24
);
  module_0 modCall_1 (id_20);
  wire id_26;
endmodule
