
*** Running vivado
    with args -log VGA_RAM.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source VGA_RAM.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VGA_RAM.tcl -notrace
Command: link_design -top VGA_RAM -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'RAM'
INFO: [Project 1-454] Reading design checkpoint 'd:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/sources_1/ip/cordic_sin/cordic_sin.dcp' for cell 'Math_3D/cos/siner'
INFO: [Project 1-454] Reading design checkpoint 'd:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/sources_1/ip/floating_point_div/floating_point_div.dcp' for cell 'Math_3D/div1/diver'
INFO: [Project 1-454] Reading design checkpoint 'd:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'Math_3D/div1/ff3/FloattoFixer'
INFO: [Project 1-454] Reading design checkpoint 'd:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'Math_3D/div1/ffer1/FixtoFloater'
INFO: [Netlist 29-17] Analyzing 9960 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/constrs_1/new/Nexys4 ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/constrs_1/new/Nexys4 ddr.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/constrs_1/new/Nexys4 ddr.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.srcs/constrs_1/new/Nexys4 ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 979.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 979.859 ; gain = 701.883
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 979.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cbb317ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1589.402 ; gain = 609.402

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 69 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2967e88d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 237 cells and removed 695 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24c659a04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2675 cells and removed 4660 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1efa2b628

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 580 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1efa2b628

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18cfb3105

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a8eece81

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1682.227 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             237  |             695  |                                              0  |
|  Constant propagation         |            2675  |            4660  |                                              0  |
|  Sweep                        |              11  |             580  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1682.227 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 135c7398f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1682.227 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-60.954 | TNS=-18279.732 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 16159b46d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2135.090 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16159b46d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.090 ; gain = 452.863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16159b46d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.090 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2135.090 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15d9f29ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2135.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 2135.090 ; gain = 1155.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2135.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2135.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2135.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2135.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file VGA_RAM_drc_opted.rpt -pb VGA_RAM_drc_opted.pb -rpx VGA_RAM_drc_opted.rpx
Command: report_drc -file VGA_RAM_drc_opted.rpt -pb VGA_RAM_drc_opted.pb -rpx VGA_RAM_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2135.090 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ef982e69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2135.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1345e7841

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 211400d4c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 211400d4c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2135.090 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 211400d4c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18afb7187

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2135.090 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1dfccebbe

Time (s): cpu = 00:03:37 ; elapsed = 00:02:29 . Memory (MB): peak = 2135.090 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d072fe61

Time (s): cpu = 00:03:39 ; elapsed = 00:02:31 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d072fe61

Time (s): cpu = 00:03:40 ; elapsed = 00:02:31 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7ecc9a8

Time (s): cpu = 00:04:12 ; elapsed = 00:02:56 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2820a5a19

Time (s): cpu = 00:04:13 ; elapsed = 00:02:57 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 195b3dfea

Time (s): cpu = 00:04:14 ; elapsed = 00:02:58 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e30c1b71

Time (s): cpu = 00:04:58 ; elapsed = 00:03:35 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20d2e95d4

Time (s): cpu = 00:05:20 ; elapsed = 00:03:56 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17bd6dfd9

Time (s): cpu = 00:05:25 ; elapsed = 00:04:02 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1682d5208

Time (s): cpu = 00:05:25 ; elapsed = 00:04:02 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2af8dddfc

Time (s): cpu = 00:05:52 ; elapsed = 00:04:22 . Memory (MB): peak = 2135.090 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2af8dddfc

Time (s): cpu = 00:05:52 ; elapsed = 00:04:22 . Memory (MB): peak = 2135.090 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e5aa684d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e5aa684d

Time (s): cpu = 00:06:16 ; elapsed = 00:04:38 . Memory (MB): peak = 2149.473 ; gain = 14.383
INFO: [Place 30-746] Post Placement Timing Summary WNS=-62.093. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d7565c9b

Time (s): cpu = 00:06:48 ; elapsed = 00:05:01 . Memory (MB): peak = 2154.727 ; gain = 19.637
Phase 4.1 Post Commit Optimization | Checksum: d7565c9b

Time (s): cpu = 00:06:49 ; elapsed = 00:05:01 . Memory (MB): peak = 2154.727 ; gain = 19.637

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d7565c9b

Time (s): cpu = 00:06:50 ; elapsed = 00:05:02 . Memory (MB): peak = 2154.727 ; gain = 19.637

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d7565c9b

Time (s): cpu = 00:06:50 ; elapsed = 00:05:02 . Memory (MB): peak = 2154.727 ; gain = 19.637

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2154.727 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c264ddf0

Time (s): cpu = 00:06:51 ; elapsed = 00:05:03 . Memory (MB): peak = 2154.727 ; gain = 19.637
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c264ddf0

Time (s): cpu = 00:06:51 ; elapsed = 00:05:03 . Memory (MB): peak = 2154.727 ; gain = 19.637
Ending Placer Task | Checksum: 9d0e0b66

Time (s): cpu = 00:06:51 ; elapsed = 00:05:03 . Memory (MB): peak = 2154.727 ; gain = 19.637
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:56 ; elapsed = 00:05:06 . Memory (MB): peak = 2154.727 ; gain = 19.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2154.727 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2154.727 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2154.727 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file VGA_RAM_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2154.727 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VGA_RAM_utilization_placed.rpt -pb VGA_RAM_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VGA_RAM_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2154.727 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54449909 ConstDB: 0 ShapeSum: 48c9725d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 444e9185

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2258.402 ; gain = 51.953
Post Restoration Checksum: NetGraph: 3e666cf9 NumContArr: 5e8248c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 444e9185

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2286.773 ; gain = 80.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 444e9185

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2296.617 ; gain = 90.168

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 444e9185

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2296.617 ; gain = 90.168
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a5933888

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2365.203 ; gain = 158.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-60.496| TNS=-21098.520| WHS=-0.197 | THS=-258.143|

Phase 2 Router Initialization | Checksum: 828d5f48

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20f2caf27

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28367
 Number of Nodes with overlaps = 9296
 Number of Nodes with overlaps = 3764
 Number of Nodes with overlaps = 1643
 Number of Nodes with overlaps = 860
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-65.804| TNS=-26383.264| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e6e597b2

Time (s): cpu = 00:07:25 ; elapsed = 00:04:28 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-65.647| TNS=-26362.104| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14650579d

Time (s): cpu = 00:08:59 ; elapsed = 00:05:35 . Memory (MB): peak = 2377.234 ; gain = 170.785
Phase 4 Rip-up And Reroute | Checksum: 14650579d

Time (s): cpu = 00:08:59 ; elapsed = 00:05:35 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13113140f

Time (s): cpu = 00:09:02 ; elapsed = 00:05:37 . Memory (MB): peak = 2377.234 ; gain = 170.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-65.647| TNS=-26346.637| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ba699021

Time (s): cpu = 00:09:04 ; elapsed = 00:05:39 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ba699021

Time (s): cpu = 00:09:04 ; elapsed = 00:05:39 . Memory (MB): peak = 2377.234 ; gain = 170.785
Phase 5 Delay and Skew Optimization | Checksum: ba699021

Time (s): cpu = 00:09:04 ; elapsed = 00:05:39 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdd9a423

Time (s): cpu = 00:09:08 ; elapsed = 00:05:42 . Memory (MB): peak = 2377.234 ; gain = 170.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-65.279| TNS=-26299.498| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 117379528

Time (s): cpu = 00:09:09 ; elapsed = 00:05:42 . Memory (MB): peak = 2377.234 ; gain = 170.785
Phase 6 Post Hold Fix | Checksum: 117379528

Time (s): cpu = 00:09:09 ; elapsed = 00:05:42 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.7242 %
  Global Horizontal Routing Utilization  = 25.9508 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y155 -> INT_L_X24Y155
   INT_R_X23Y153 -> INT_R_X23Y153
   INT_R_X25Y149 -> INT_R_X25Y149
   INT_R_X25Y148 -> INT_R_X25Y148
   INT_R_X25Y145 -> INT_R_X25Y145
South Dir 2x2 Area, Max Cong = 93.018%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y162 -> INT_R_X21Y163
   INT_L_X22Y152 -> INT_R_X23Y153
   INT_L_X24Y152 -> INT_R_X25Y153
   INT_L_X20Y150 -> INT_R_X21Y151
   INT_L_X24Y148 -> INT_R_X25Y149
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y167 -> INT_R_X27Y167
   INT_L_X12Y162 -> INT_L_X12Y162
   INT_R_X13Y161 -> INT_R_X13Y161
   INT_R_X11Y158 -> INT_R_X11Y158
   INT_R_X11Y155 -> INT_R_X11Y155
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y158 -> INT_L_X16Y158
   INT_R_X17Y154 -> INT_R_X17Y154
   INT_R_X25Y149 -> INT_R_X25Y149
   INT_L_X42Y148 -> INT_L_X42Y148
   INT_L_X24Y147 -> INT_L_X24Y147

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.875
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 18391e22e

Time (s): cpu = 00:09:10 ; elapsed = 00:05:43 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18391e22e

Time (s): cpu = 00:09:10 ; elapsed = 00:05:43 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e17757db

Time (s): cpu = 00:09:18 ; elapsed = 00:05:52 . Memory (MB): peak = 2377.234 ; gain = 170.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-65.279| TNS=-26299.498| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e17757db

Time (s): cpu = 00:09:18 ; elapsed = 00:05:53 . Memory (MB): peak = 2377.234 ; gain = 170.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:18 ; elapsed = 00:05:53 . Memory (MB): peak = 2377.234 ; gain = 170.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:26 ; elapsed = 00:05:57 . Memory (MB): peak = 2377.234 ; gain = 222.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2377.234 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2377.234 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2377.234 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file VGA_RAM_drc_routed.rpt -pb VGA_RAM_drc_routed.pb -rpx VGA_RAM_drc_routed.rpx
Command: report_drc -file VGA_RAM_drc_routed.rpt -pb VGA_RAM_drc_routed.pb -rpx VGA_RAM_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.934 ; gain = 24.699
INFO: [runtcl-4] Executing : report_methodology -file VGA_RAM_methodology_drc_routed.rpt -pb VGA_RAM_methodology_drc_routed.pb -rpx VGA_RAM_methodology_drc_routed.rpx
Command: report_methodology -file VGA_RAM_methodology_drc_routed.rpt -pb VGA_RAM_methodology_drc_routed.pb -rpx VGA_RAM_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/codehub/VIVADO/VGA_RAM_try1/VGA_RAM_try1.runs/impl_1/VGA_RAM_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2401.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file VGA_RAM_power_routed.rpt -pb VGA_RAM_power_summary_routed.pb -rpx VGA_RAM_power_routed.rpx
Command: report_power -file VGA_RAM_power_routed.rpt -pb VGA_RAM_power_summary_routed.pb -rpx VGA_RAM_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2471.297 ; gain = 69.363
INFO: [runtcl-4] Executing : report_route_status -file VGA_RAM_route_status.rpt -pb VGA_RAM_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VGA_RAM_timing_summary_routed.rpt -pb VGA_RAM_timing_summary_routed.pb -rpx VGA_RAM_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGA_RAM_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGA_RAM_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VGA_RAM_bus_skew_routed.rpt -pb VGA_RAM_bus_skew_routed.pb -rpx VGA_RAM_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force VGA_RAM.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VGA_RAM.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 3048.195 ; gain = 563.922
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 20:28:28 2019...
