

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_INNER_ROW_COL'
================================================================
* Date:           Fri Feb 10 13:40:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INNER_ROW_COL  |      153|      153|         5|          1|          1|   150|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     208|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     208|    232|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U14  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln232_1_fu_188_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln232_2_fu_182_p2  |         +|   0|  0|  20|          15|           8|
    |add_ln232_fu_171_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln61_fu_158_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln61_fu_152_p2    |      icmp|   0|  0|  11|           8|           8|
    |ifzero_fu_199_p2       |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          69|          56|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4          |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv3_i88_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_1             |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_mul_load    |   9|          2|   15|         30|
    |conv3_i88_fu_56                  |   9|          2|   16|         32|
    |p_fu_60                          |   9|          2|    8|         16|
    |phi_mul_fu_52                    |   9|          2|   15|         30|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  72|         16|   80|        160|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MatC_V_addr_reg_286               |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |conv3_i88_fu_56                   |  16|   0|   16|          0|
    |icmp_ln61_reg_258                 |   1|   0|    1|          0|
    |ifzero_reg_272                    |   1|   0|    1|          0|
    |p_cast_reg_253                    |  15|   0|   64|         49|
    |p_fu_60                           |   8|   0|    8|          0|
    |phi_mul_fu_52                     |  15|   0|   15|          0|
    |icmp_ln61_reg_258                 |  64|  32|    1|          0|
    |ifzero_reg_272                    |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|  64|  131|         49|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_INNER_ROW_COL|  return value|
|MatC_V_load      |   in|   16|     ap_none|                         MatC_V_load|        scalar|
|MatC_V_address0  |  out|   15|   ap_memory|                              MatC_V|         array|
|MatC_V_ce0       |  out|    1|   ap_memory|                              MatC_V|         array|
|MatC_V_we0       |  out|    1|   ap_memory|                              MatC_V|         array|
|MatC_V_d0        |  out|   16|   ap_memory|                              MatC_V|         array|
|empty            |   in|   15|     ap_none|                               empty|        scalar|
|mul_ln232        |   in|   14|     ap_none|                           mul_ln232|        scalar|
|MatA_V_address0  |  out|   14|   ap_memory|                              MatA_V|         array|
|MatA_V_ce0       |  out|    1|   ap_memory|                              MatA_V|         array|
|MatA_V_q0        |   in|   16|   ap_memory|                              MatA_V|         array|
|zext_ln58        |   in|    8|     ap_none|                           zext_ln58|        scalar|
|MatB_V_address0  |  out|   15|   ap_memory|                              MatB_V|         array|
|MatB_V_ce0       |  out|    1|   ap_memory|                              MatB_V|         array|
|MatB_V_q0        |   in|   16|   ap_memory|                              MatB_V|         array|
+-----------------+-----+-----+------------+------------------------------------+--------------+

