library ieee;
use ieee.std_logic_1164.all;
------------------------------------------------------
--keep reset 1, turning reset to 0 will wipe regs
--controller 1 means load, 0 means shift
------------------------------------------------------
entity datapath is
	port(leftIn, rightIn: in std_logic;
			g_clk: in std_logic;
			globalRes: in std_logic;
			lCont, rCont: in std_logic;
			pLoadR, pLoadL: in std_logic_vector(7 downto 0);
			pLoadD: in std_logic;
			led: out std_logic_vector(7 downto 0));
end datapath;

architecture structData of datapath is

	component eightBitRightShift
		PORT (controller :  IN  STD_LOGIC;
		clk :  IN  STD_LOGIC;
		reset :  IN  STD_LOGIC;
		shiftIn :  IN  STD_LOGIC;
		enable :  IN  STD_LOGIC;
		inp :  IN  STD_LOGIC_VECTOR(7 downto 0);
		output0, output1, output2, output3, output4, output5, output6, output7 :  OUT  STD_LOGIC;
		NOToutput:  OUT  STD_LOGIC_VECTOR(7 downto 0));
	END component;
	
	component h2InMux
		port(w0,w1: in std_logic_vector(7 downto 0);
		en: in std_logic;
		y: out std_logic_vector(7 downto 0));
	end component;
	
	component fourMux
		port(uw0, uw1, uw2, uw3: in std_logic_vector(7 downto 0);
		s0, s1: in std_logic;
		uy: out std_logic_vector(7 downto 0));
	end component;
	
	--signals go here
	signal leftOrRight: std_logic_vector(7 downto 0);
	signal mux4Out: std_logic_vector(7 downto 0);
	signal mux2Out: std_logic_vector(7 downto 0);
	signal RMASKout: std_logic_vector(7 downto 0);
	signal LMASKout: std_logic_vector(7 downto 0);
	
	signal vcc: std_logic := '1';
	signal ground: std_logic := '0';
	
	--signals end here
	
	--begins here
	begin
	
	leftOrRight <= RMASKout OR LMASKout;
	
	LMASK: eightbitshiftregister port map(i_resetBar => globalRes, i_load => leftIn, shiftDir=> vcc, mode => LFRT(0)
													, rightShiftIn => vcc, leftShiftIn => vcc, i_clock => g_clk, i_Value => pLoadL, o_Value => LMASKout);
	
	RMASK: eightBitRightShift PORT MAP(controller => , clk, reset => globalRes, shiftIn => vcc, enable => rightIn, inp => pLoadR,
													output0 => RMASKout(0), output1 => RMASKout(0), output2 => RMASKout(0), output3 => RMASKout(0), output4 => RMASKout(0),
													output5 => RMASKout(0), output6 => RMASKout(0), output7 => RMASKout(0), NOToutput => open);
	
	mux2: h2InMux port map(w0 => mux4Out, w1 => "00000000", en => pLoadD, y => mux2Out);
	
	mux4: fourMux port map(uw0 => "00000000", uw1 => LMASKout, uw2 => RMASKout, uw3 => leftOrRight, s0 => leftIn, s1 => rightIn, uy => mux4Out);
	
	Display: eightBitRightShift PORT MAP(controller, clk, reset => globalRes, shiftIn => vcc, enable => rEn, inp => pLoadR,
													output0 => RMASKout(0), output1 => RMASKout(0), output2 => RMASKout(0), output3 => RMASKout(0), output4 => RMASKout(0),
													output5 => RMASKout(0), output6 => RMASKout(0), output7 => RMASKout(0), NOToutput => open);
	
	
end structData;

