<profile>

<section name = "Vitis HLS Report for 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP'" level="0">
<item name = "Date">Mon Mar 10 15:37:04 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">264, 264, 2.640 us, 2.640 us, 264, 264, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7">262, 262, 8, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 683, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 342, -</column>
<column name="Register">-, -, 382, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U3375">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln734_fu_417_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln737_1_fu_670_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln737_fu_487_p2">+, 0, 0, 35, 28, 1</column>
<column name="add_ln740_1_fu_656_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln740_fu_539_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln742_fu_650_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln744_1_fu_607_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln744_2_fu_625_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln744_fu_597_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_2_fu_435_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln734_1_fu_472_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln734_fu_519_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln737_fu_525_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op115_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op117_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op119_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op121_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op123_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op127_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op129_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op131_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op133_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op135_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op137_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op139_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln734_fu_412_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln737_fu_441_p2">icmp, 0, 0, 40, 33, 33</column>
<column name="icmp_ln740_fu_466_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="icmp_ln742_fu_460_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln737_1_fu_513_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln737_fu_493_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln740_1_fu_551_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln740_fu_545_p2">or, 0, 0, 2, 1, 1</column>
<column name="mul58_fu_360_p1">select, 0, 0, 32, 1, 32</column>
<column name="select_ln734_fu_446_p3">select, 0, 0, 28, 1, 1</column>
<column name="select_ln737_1_fu_531_p3">select, 0, 0, 28, 1, 28</column>
<column name="select_ln737_2_fu_676_p3">select, 0, 0, 33, 1, 1</column>
<column name="select_ln737_fu_499_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln740_1_fu_565_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln740_2_fu_662_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln740_fu_557_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln734_fu_454_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln737_fu_507_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MM_OUT_0_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_10_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_11_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_12_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_13_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_14_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_15_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_1_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_2_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_3_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_4_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_5_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_6_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_7_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_8_blk_n">9, 2, 1, 2</column>
<column name="MM_OUT_9_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_BUS_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUT_BUS_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUT_BUS_blk_n_W">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_empty_reg_322">81, 17, 32, 544</column>
<column name="i_fu_178">9, 2, 32, 64</column>
<column name="indvar_flatten19_fu_166">9, 2, 6, 12</column>
<column name="indvar_flatten32_fu_174">9, 2, 33, 66</column>
<column name="indvar_flatten54_fu_182">9, 2, 64, 128</column>
<column name="j_fu_170">9, 2, 28, 56</column>
<column name="s_fu_158">9, 2, 3, 6</column>
<column name="y_fu_162">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUTPUT_BUS_addr_reg_796">64, 0, 64, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_322">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_322">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_reg_322">32, 0, 32, 0</column>
<column name="bound24_cast_reg_783">32, 0, 33, 1</column>
<column name="i_fu_178">32, 0, 32, 0</column>
<column name="icmp_ln734_reg_788">1, 0, 1, 0</column>
<column name="indvar_flatten19_fu_166">6, 0, 6, 0</column>
<column name="indvar_flatten32_fu_174">33, 0, 33, 0</column>
<column name="indvar_flatten54_fu_182">64, 0, 64, 0</column>
<column name="j_fu_170">28, 0, 28, 0</column>
<column name="or_ln_reg_792">4, 0, 4, 0</column>
<column name="s_fu_158">3, 0, 3, 0</column>
<column name="y_fu_162">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP, return value</column>
<column name="MM_OUT_14_dout">in, 32, ap_fifo, MM_OUT_14, pointer</column>
<column name="MM_OUT_14_num_data_valid">in, 3, ap_fifo, MM_OUT_14, pointer</column>
<column name="MM_OUT_14_fifo_cap">in, 3, ap_fifo, MM_OUT_14, pointer</column>
<column name="MM_OUT_14_empty_n">in, 1, ap_fifo, MM_OUT_14, pointer</column>
<column name="MM_OUT_14_read">out, 1, ap_fifo, MM_OUT_14, pointer</column>
<column name="MM_OUT_13_dout">in, 32, ap_fifo, MM_OUT_13, pointer</column>
<column name="MM_OUT_13_num_data_valid">in, 3, ap_fifo, MM_OUT_13, pointer</column>
<column name="MM_OUT_13_fifo_cap">in, 3, ap_fifo, MM_OUT_13, pointer</column>
<column name="MM_OUT_13_empty_n">in, 1, ap_fifo, MM_OUT_13, pointer</column>
<column name="MM_OUT_13_read">out, 1, ap_fifo, MM_OUT_13, pointer</column>
<column name="MM_OUT_12_dout">in, 32, ap_fifo, MM_OUT_12, pointer</column>
<column name="MM_OUT_12_num_data_valid">in, 3, ap_fifo, MM_OUT_12, pointer</column>
<column name="MM_OUT_12_fifo_cap">in, 3, ap_fifo, MM_OUT_12, pointer</column>
<column name="MM_OUT_12_empty_n">in, 1, ap_fifo, MM_OUT_12, pointer</column>
<column name="MM_OUT_12_read">out, 1, ap_fifo, MM_OUT_12, pointer</column>
<column name="MM_OUT_11_dout">in, 32, ap_fifo, MM_OUT_11, pointer</column>
<column name="MM_OUT_11_num_data_valid">in, 3, ap_fifo, MM_OUT_11, pointer</column>
<column name="MM_OUT_11_fifo_cap">in, 3, ap_fifo, MM_OUT_11, pointer</column>
<column name="MM_OUT_11_empty_n">in, 1, ap_fifo, MM_OUT_11, pointer</column>
<column name="MM_OUT_11_read">out, 1, ap_fifo, MM_OUT_11, pointer</column>
<column name="MM_OUT_10_dout">in, 32, ap_fifo, MM_OUT_10, pointer</column>
<column name="MM_OUT_10_num_data_valid">in, 3, ap_fifo, MM_OUT_10, pointer</column>
<column name="MM_OUT_10_fifo_cap">in, 3, ap_fifo, MM_OUT_10, pointer</column>
<column name="MM_OUT_10_empty_n">in, 1, ap_fifo, MM_OUT_10, pointer</column>
<column name="MM_OUT_10_read">out, 1, ap_fifo, MM_OUT_10, pointer</column>
<column name="MM_OUT_9_dout">in, 32, ap_fifo, MM_OUT_9, pointer</column>
<column name="MM_OUT_9_num_data_valid">in, 3, ap_fifo, MM_OUT_9, pointer</column>
<column name="MM_OUT_9_fifo_cap">in, 3, ap_fifo, MM_OUT_9, pointer</column>
<column name="MM_OUT_9_empty_n">in, 1, ap_fifo, MM_OUT_9, pointer</column>
<column name="MM_OUT_9_read">out, 1, ap_fifo, MM_OUT_9, pointer</column>
<column name="MM_OUT_8_dout">in, 32, ap_fifo, MM_OUT_8, pointer</column>
<column name="MM_OUT_8_num_data_valid">in, 3, ap_fifo, MM_OUT_8, pointer</column>
<column name="MM_OUT_8_fifo_cap">in, 3, ap_fifo, MM_OUT_8, pointer</column>
<column name="MM_OUT_8_empty_n">in, 1, ap_fifo, MM_OUT_8, pointer</column>
<column name="MM_OUT_8_read">out, 1, ap_fifo, MM_OUT_8, pointer</column>
<column name="MM_OUT_7_dout">in, 32, ap_fifo, MM_OUT_7, pointer</column>
<column name="MM_OUT_7_num_data_valid">in, 3, ap_fifo, MM_OUT_7, pointer</column>
<column name="MM_OUT_7_fifo_cap">in, 3, ap_fifo, MM_OUT_7, pointer</column>
<column name="MM_OUT_7_empty_n">in, 1, ap_fifo, MM_OUT_7, pointer</column>
<column name="MM_OUT_7_read">out, 1, ap_fifo, MM_OUT_7, pointer</column>
<column name="MM_OUT_6_dout">in, 32, ap_fifo, MM_OUT_6, pointer</column>
<column name="MM_OUT_6_num_data_valid">in, 3, ap_fifo, MM_OUT_6, pointer</column>
<column name="MM_OUT_6_fifo_cap">in, 3, ap_fifo, MM_OUT_6, pointer</column>
<column name="MM_OUT_6_empty_n">in, 1, ap_fifo, MM_OUT_6, pointer</column>
<column name="MM_OUT_6_read">out, 1, ap_fifo, MM_OUT_6, pointer</column>
<column name="MM_OUT_5_dout">in, 32, ap_fifo, MM_OUT_5, pointer</column>
<column name="MM_OUT_5_num_data_valid">in, 3, ap_fifo, MM_OUT_5, pointer</column>
<column name="MM_OUT_5_fifo_cap">in, 3, ap_fifo, MM_OUT_5, pointer</column>
<column name="MM_OUT_5_empty_n">in, 1, ap_fifo, MM_OUT_5, pointer</column>
<column name="MM_OUT_5_read">out, 1, ap_fifo, MM_OUT_5, pointer</column>
<column name="MM_OUT_4_dout">in, 32, ap_fifo, MM_OUT_4, pointer</column>
<column name="MM_OUT_4_num_data_valid">in, 3, ap_fifo, MM_OUT_4, pointer</column>
<column name="MM_OUT_4_fifo_cap">in, 3, ap_fifo, MM_OUT_4, pointer</column>
<column name="MM_OUT_4_empty_n">in, 1, ap_fifo, MM_OUT_4, pointer</column>
<column name="MM_OUT_4_read">out, 1, ap_fifo, MM_OUT_4, pointer</column>
<column name="MM_OUT_3_dout">in, 32, ap_fifo, MM_OUT_3, pointer</column>
<column name="MM_OUT_3_num_data_valid">in, 3, ap_fifo, MM_OUT_3, pointer</column>
<column name="MM_OUT_3_fifo_cap">in, 3, ap_fifo, MM_OUT_3, pointer</column>
<column name="MM_OUT_3_empty_n">in, 1, ap_fifo, MM_OUT_3, pointer</column>
<column name="MM_OUT_3_read">out, 1, ap_fifo, MM_OUT_3, pointer</column>
<column name="MM_OUT_2_dout">in, 32, ap_fifo, MM_OUT_2, pointer</column>
<column name="MM_OUT_2_num_data_valid">in, 3, ap_fifo, MM_OUT_2, pointer</column>
<column name="MM_OUT_2_fifo_cap">in, 3, ap_fifo, MM_OUT_2, pointer</column>
<column name="MM_OUT_2_empty_n">in, 1, ap_fifo, MM_OUT_2, pointer</column>
<column name="MM_OUT_2_read">out, 1, ap_fifo, MM_OUT_2, pointer</column>
<column name="MM_OUT_1_dout">in, 32, ap_fifo, MM_OUT_1, pointer</column>
<column name="MM_OUT_1_num_data_valid">in, 3, ap_fifo, MM_OUT_1, pointer</column>
<column name="MM_OUT_1_fifo_cap">in, 3, ap_fifo, MM_OUT_1, pointer</column>
<column name="MM_OUT_1_empty_n">in, 1, ap_fifo, MM_OUT_1, pointer</column>
<column name="MM_OUT_1_read">out, 1, ap_fifo, MM_OUT_1, pointer</column>
<column name="MM_OUT_0_dout">in, 32, ap_fifo, MM_OUT_0, pointer</column>
<column name="MM_OUT_0_num_data_valid">in, 3, ap_fifo, MM_OUT_0, pointer</column>
<column name="MM_OUT_0_fifo_cap">in, 3, ap_fifo, MM_OUT_0, pointer</column>
<column name="MM_OUT_0_empty_n">in, 1, ap_fifo, MM_OUT_0, pointer</column>
<column name="MM_OUT_0_read">out, 1, ap_fifo, MM_OUT_0, pointer</column>
<column name="MM_OUT_15_dout">in, 32, ap_fifo, MM_OUT_15, pointer</column>
<column name="MM_OUT_15_num_data_valid">in, 3, ap_fifo, MM_OUT_15, pointer</column>
<column name="MM_OUT_15_fifo_cap">in, 3, ap_fifo, MM_OUT_15, pointer</column>
<column name="MM_OUT_15_empty_n">in, 1, ap_fifo, MM_OUT_15, pointer</column>
<column name="MM_OUT_15_read">out, 1, ap_fifo, MM_OUT_15, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWVALID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWREADY">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWADDR">out, 64, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWLEN">out, 32, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWSIZE">out, 3, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWBURST">out, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWLOCK">out, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWCACHE">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWPROT">out, 3, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWQOS">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWREGION">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_AWUSER">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WVALID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WREADY">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WDATA">out, 32, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WSTRB">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WLAST">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_WUSER">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARVALID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARREADY">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARADDR">out, 64, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARID">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARLEN">out, 32, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARSIZE">out, 3, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARBURST">out, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARLOCK">out, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARCACHE">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARPROT">out, 3, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARQOS">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARREGION">out, 4, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_ARUSER">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RVALID">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RREADY">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RDATA">in, 32, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RLAST">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RID">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RFIFONUM">in, 9, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RUSER">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_RRESP">in, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_BVALID">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_BREADY">out, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_BRESP">in, 2, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_BID">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="m_axi_OUTPUT_BUS_BUSER">in, 1, m_axi, OUTPUT_BUS, pointer</column>
<column name="bound37">in, 64, ap_none, bound37, scalar</column>
<column name="output_1">in, 64, ap_none, output_1, scalar</column>
<column name="bound24">in, 32, ap_none, bound24, scalar</column>
<column name="M_2">in, 32, ap_none, M_2, scalar</column>
</table>
</item>
</section>
</profile>
