
---------- Begin Simulation Statistics ----------
final_tick                                45086680000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538277                       # Simulator instruction rate (inst/s)
host_mem_usage                                8626136                       # Number of bytes of host memory used
host_op_rate                                  1055002                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.00                       # Real time elapsed on the host
host_tick_rate                             3466966326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13719889                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045087                       # Number of seconds simulated
sim_ticks                                 45086680000                       # Number of ticks simulated
system.cpu.Branches                           1730700                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13719889                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1303130                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           604                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      732009                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8964812                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         45086680                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   45086680                       # Number of busy cycles
system.cpu.num_cc_register_reads              8458500                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4214358                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1108389                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      394302                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13558938                       # Number of integer alu accesses
system.cpu.num_int_insts                     13558938                       # number of integer instructions
system.cpu.num_int_register_reads            26354368                       # number of times the integer registers were read
system.cpu.num_int_register_writes           11079061                       # number of times the integer registers were written
system.cpu.num_load_insts                     1302084                       # Number of load instructions
system.cpu.num_mem_refs                       2033910                       # number of memory refs
system.cpu.num_store_insts                     731826                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30675      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                  11511421     83.90%     84.13% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.03%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.39%     84.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.01%     84.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.23%     84.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.38%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::MemRead                  1275472      9.30%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  729833      5.32%     99.79% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.19%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13719972                       # Class of executed instruction
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        68836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        38766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         136297                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            38767                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2378                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15423                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19474                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        67629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        67629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1746688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1746688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1746688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24914                       # Request fanout histogram
system.membus.reqLayer0.occupancy            52227000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          133080000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8943324                       # number of demand (read+write) hits
system.icache.demand_hits::total              8943324                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8943324                       # number of overall hits
system.icache.overall_hits::total             8943324                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21488                       # number of demand (read+write) misses
system.icache.demand_misses::total              21488                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21488                       # number of overall misses
system.icache.overall_misses::total             21488                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4521019000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4521019000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4521019000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4521019000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      8964812                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          8964812                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      8964812                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         8964812                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.002397                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.002397                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.002397                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.002397                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 210397.384587                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 210397.384587                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 210397.384587                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 210397.384587                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21488                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21488                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21488                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21488                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4478043000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4478043000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4478043000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4478043000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.002397                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.002397                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 208397.384587                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 208397.384587                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 208397.384587                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 208397.384587                       # average overall mshr miss latency
system.icache.replacements                      20984                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8943324                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8943324                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21488                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21488                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4521019000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4521019000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      8964812                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         8964812                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.002397                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.002397                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 210397.384587                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 210397.384587                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4478043000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4478043000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.002397                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 208397.384587                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 208397.384587                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               496.086982                       # Cycle average of tags in use
system.icache.tags.total_refs                 8964812                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 21488                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                417.200856                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   496.086982                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.968920                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.968920                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               8986300                       # Number of tag accesses
system.icache.tags.data_accesses              8986300                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          326208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1268288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1594496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       326208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         326208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       152192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           152192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             5097                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            19817                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                24914                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2378                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2378                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7235130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           28129993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35365123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7235130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7235130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3375542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3375542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3375542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7235130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          28129993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38740666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      2375.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      5097.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     19813.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.018219032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           131                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           131                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63775                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                2229                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        24914                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        2378                       # Number of write requests accepted
system.mem_ctrl.readBursts                      24914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      2378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1294                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1760                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1632                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1582                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1927                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1363                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              3500                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1411                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1268                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 59                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                161                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                173                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                116                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                170                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                161                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                204                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               205                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               139                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               146                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               115                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                72                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               125                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.97                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     251289500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   124550000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                718352000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10087.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28837.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     15981                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2035                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.68                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  24914                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  2378                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    24910                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     132                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     132                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         9250                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     188.644324                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    142.442542                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    157.361673                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3284     35.50%     35.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3342     36.13%     71.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1120     12.11%     83.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1138     12.30%     96.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          226      2.44%     98.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           35      0.38%     98.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      0.16%     99.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           21      0.23%     99.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           69      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          9250                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          131                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      190.129771                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      54.025837                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     686.375625                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            113     86.26%     86.26% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            9      6.87%     93.13% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3      2.29%     95.42% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            3      2.29%     97.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.76%     98.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.76%     99.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            131                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          131                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               131    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            131                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1594240                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   150912                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1594496                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                152192                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         35.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          3.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      35.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.28                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    45084680000                       # Total gap between requests
system.mem_ctrl.avgGap                     1651937.56                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       326208                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1268032                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       150912                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 7235130.198098419234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 28124315.207950554788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 3347152.640203271061                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         5097                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        19817                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         2378                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    154572250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    563779750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 967027931750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30326.12                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28449.30                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 406655984.76                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     66.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              34757520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              18470265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             89292840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             6107400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3558765600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        9862246590                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9008235360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         22577875575                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         500.765982                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  23325207000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1505400000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  20256073000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              31301760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              16633485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             88564560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             6201360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3558765600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        9263500350                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9512442720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         22477409835                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         498.537702                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  24645729250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1505400000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  18935550750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           11201                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7103                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18304                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          11201                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7103                       # number of overall hits
system.l2cache.overall_hits::total              18304                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         10287                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38870                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             49157                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        10287                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38870                       # number of overall misses
system.l2cache.overall_misses::total            49157                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   4178298000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  18182191000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  22360489000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   4178298000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  18182191000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  22360489000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        45973                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           67461                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        45973                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          67461                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.478732                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.845496                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.728673                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.478732                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.845496                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.728673                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 406172.645086                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 467769.256496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 454879.040625                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 406172.645086                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 467769.256496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 454879.040625                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8516                       # number of writebacks
system.l2cache.writebacks::total                 8516                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        10287                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38870                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        49157                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        10287                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38870                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        49157                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3972558000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  17404791000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  21377349000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3972558000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  17404791000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  21377349000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.478732                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.845496                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.728673                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.478732                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.845496                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.728673                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 386172.645086                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 447769.256496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 434879.040625                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 386172.645086                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 447769.256496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 434879.040625                       # average overall mshr miss latency
system.l2cache.replacements                     55324                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        19514                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        19514                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         1327                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1327                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1064                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1064                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     93196000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     93196000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         2391                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         2391                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.445002                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.445002                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 87590.225564                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 87590.225564                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1064                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1064                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     76619000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     76619000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.445002                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.445002                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 72010.338346                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 72010.338346                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1698                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1698                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5508                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5508                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3954349000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3954349000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.764363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.764363                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 717928.286129                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 717928.286129                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5508                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5508                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3844189000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3844189000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.764363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.764363                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 697928.286129                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 697928.286129                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        11201                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5405                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16606                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        10287                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        33362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        43649                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   4178298000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  14227842000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  18406140000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21488                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38767                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        60255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.478732                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.860577                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.724405                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 406172.645086                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 426468.497093                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 421685.261976                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        10287                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        33362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        43649                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3972558000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  13560602000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  17533160000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.478732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860577                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.724405                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 386172.645086                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 406468.497093                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 401685.261976                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1004.198829                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 116731                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                56348                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.071609                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   132.427254                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    85.902063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   785.869511                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.129323                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.083889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.767451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               192644                       # Number of tag accesses
system.l2cache.tags.data_accesses              192644                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             5123                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7306                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                12429                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            5123                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7306                       # number of overall hits
system.l3Dram.overall_hits::total               12429                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           5164                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          31561                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              36725                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          5164                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         31561                       # number of overall misses
system.l3Dram.overall_misses::total             36725                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3495258000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  16215644000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  19710902000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3495258000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  16215644000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  19710902000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        10287                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        38867                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            49154                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        10287                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        38867                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           49154                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.501993                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.812026                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.747142                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.501993                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.812026                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.747142                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 676850.890782                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 513787.395837                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 536716.187883                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 676850.890782                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 513787.395837                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 536716.187883                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            8287                       # number of writebacks
system.l3Dram.writebacks::total                  8287                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         5164                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        31561                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         36725                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         5164                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        31561                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        36725                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   3231894000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  14606033000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  17837927000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   3231894000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  14606033000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  17837927000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.501993                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.812026                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.747142                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.501993                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.812026                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.747142                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 625850.890782                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 462787.395837                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 485716.187883                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 625850.890782                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 462787.395837                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 485716.187883                       # average overall mshr miss latency
system.l3Dram.replacements                      35545                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8516                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8516                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8516                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8516                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         7399                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         7399                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1067                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1067                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data         1067                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1067                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            51                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                51                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5454                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5454                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3725701000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3725701000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5505                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5505                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.990736                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.990736                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 683113.494683                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 683113.494683                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5454                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5454                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3447547000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3447547000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.990736                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.990736                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 632113.494683                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 632113.494683                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         5123                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         7255                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         12378                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         5164                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data        26107                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        31271                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3495258000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data  12489943000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  15985201000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        10287                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        33362                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        43649                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.501993                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.782537                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.716420                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 676850.890782                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 478413.567243                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 511182.917080                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         5164                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data        26107                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        31271                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   3231894000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data  11158486000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  14390380000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.501993                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.782537                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.716420                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 625850.890782                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 427413.567243                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 460182.917080                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3592.284934                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   91018                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 39641                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.296057                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   284.318010                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   311.700289                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2996.266635                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.069414                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.076099                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.731510                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.877023                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1983                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1155                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                138058                       # Number of tag accesses
system.l3Dram.tags.data_accesses               138058                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1986692                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1986692                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1986692                       # number of overall hits
system.dcache.overall_hits::total             1986692                       # number of overall hits
system.dcache.demand_misses::.cpu.data          48364                       # number of demand (read+write) misses
system.dcache.demand_misses::total              48364                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         48364                       # number of overall misses
system.dcache.overall_misses::total             48364                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  18707057000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  18707057000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  18707057000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  18707057000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2035056                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2035056                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2035056                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2035056                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.023765                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.023765                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.023765                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.023765                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 386797.142503                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 386797.142503                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 386797.142503                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 386797.142503                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           13630                       # number of writebacks
system.dcache.writebacks::total                 13630                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        48364                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         48364                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        48364                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        48364                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  18610329000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  18610329000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  18610329000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  18610329000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.023765                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.023765                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.023765                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.023765                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 384797.142503                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 384797.142503                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 384797.142503                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 384797.142503                       # average overall mshr miss latency
system.dcache.replacements                      45461                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1264363                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1264363                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         38767                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             38767                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data  14538301000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total  14538301000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1303130                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1303130                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.029749                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.029749                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 375017.437511                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 375017.437511                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        38767                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        38767                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data  14460767000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total  14460767000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029749                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029749                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 373017.437511                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 373017.437511                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         722329                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             722329                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9597                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9597                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4168756000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4168756000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       731926                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         731926                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.013112                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.013112                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 434381.160779                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 434381.160779                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9597                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9597                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4149562000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4149562000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.013112                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 432381.160779                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 432381.160779                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               501.311073                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2035056                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 45973                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 44.266330                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1478000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   501.311073                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.979123                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.979123                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2081029                       # Number of tag accesses
system.dcache.tags.data_accesses              2081029                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           67                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data        11744                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          11811                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           67                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data        11744                       # number of overall hits
system.DynamicCache.overall_hits::total         11811                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         5097                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        19817                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        24914                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         5097                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        19817                       # number of overall misses
system.DynamicCache.overall_misses::total        24914                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2959820000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  11469702000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  14429522000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2959820000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  11469702000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  14429522000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         5164                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        31561                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        36725                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         5164                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        31561                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        36725                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.987026                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.627895                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.678393                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.987026                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.627895                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.678393                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580698.450069                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578780.945653                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579173.235932                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580698.450069                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578780.945653                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579173.235932                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         2378                       # number of writebacks
system.DynamicCache.writebacks::total            2378                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         5097                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        19817                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        24914                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         5097                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        19817                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        24914                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2297210000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   8893492000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  11190702000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2297210000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   8893492000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  11190702000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.987026                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.627895                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.678393                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.987026                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.627895                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.678393                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450698.450069                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448780.945653                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449173.235932                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450698.450069                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448780.945653                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449173.235932                       # average overall mshr miss latency
system.DynamicCache.replacements                21509                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         8287                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         8287                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         8287                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         8287                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        10577                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        10577                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           14                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5440                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5440                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3167573000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3167573000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5454                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5454                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.997433                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.997433                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 582274.448529                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 582274.448529                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5440                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5440                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2460373000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2460373000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.997433                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.997433                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 452274.448529                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 452274.448529                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           67                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data        11730                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        11797                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         5097                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data        14377                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        19474                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2959820000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   8302129000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  11261949000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         5164                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data        26107                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        31271                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.987026                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.550695                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.622750                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580698.450069                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 577459.066565                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 578306.922050                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         5097                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data        14377                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        19474                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2297210000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   6433119000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   8730329000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.987026                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.550695                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.622750                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450698.450069                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 447459.066565                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 448306.922050                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        6005.605006                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             58659                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           29615                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.980719                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1049.411533                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   350.087991                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  4606.105481                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.256204                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.085471                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.124537                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.466212                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8106                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          722                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2851                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         4474                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.979004                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           98851                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          98851                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               60255                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         32811                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            145552                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              2391                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             2391                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7206                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7206                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          60255                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       142189                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63960                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  206149                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3814592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5189824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            111918                       # Total snoops (count)
system.l2bar.snoopTraffic                     1227584                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             181770                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.213286                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.409643                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   143002     78.67%     78.67% # Request fanout histogram
system.l2bar.snoop_fanout::1                    38767     21.33%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               181770                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            163557000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            64464000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           140310000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45086680000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  45086680000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
