/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [3:0] _08_;
  reg [15:0] _09_;
  wire [8:0] _10_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [12:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_5z & celloutsig_1_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_1z[11] & in_data[95]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[8] ? in_data[139] : in_data[148]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[9] ? celloutsig_1_0z[2] : celloutsig_1_1z);
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_2z : _01_);
  assign celloutsig_1_10z = !(celloutsig_1_9z[1] ? celloutsig_1_1z : celloutsig_1_7z[4]);
  assign celloutsig_1_12z = !(celloutsig_1_11z[3] ? celloutsig_1_10z : celloutsig_1_8z);
  assign celloutsig_1_18z = !(celloutsig_1_9z[1] ? celloutsig_1_13z : _02_);
  assign celloutsig_0_16z = !(celloutsig_0_5z[5] ? celloutsig_0_11z : celloutsig_0_4z[5]);
  assign celloutsig_0_47z = ~((in_data[6] | celloutsig_0_13z[0]) & (celloutsig_0_11z | celloutsig_0_20z));
  assign celloutsig_1_5z = ~((_03_ | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_0z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_11z[0] | celloutsig_1_16z) & (celloutsig_1_13z | celloutsig_1_3z));
  assign celloutsig_0_36z = celloutsig_0_19z ^ celloutsig_0_11z;
  assign celloutsig_0_48z = celloutsig_0_3z ^ celloutsig_0_42z;
  assign celloutsig_1_6z = celloutsig_1_0z[9] ^ _05_;
  assign celloutsig_0_11z = celloutsig_0_1z[0] ^ celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[149:137] + in_data[160:148];
  assign celloutsig_1_11z = { _02_, _03_, _07_[1], _01_ } + { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_9z + { celloutsig_1_9z[0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z[6:1], celloutsig_0_0z } + in_data[34:21];
  assign celloutsig_0_13z = in_data[69:67] + { in_data[87:86], celloutsig_0_12z };
  reg [4:0] _32_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 5'h00;
    else _32_ <= in_data[126:122];
  assign { _02_, _03_, _07_[1], _01_, _05_ } = _32_;
  reg [3:0] _33_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 4'h0;
    else _33_ <= celloutsig_0_4z[6:3];
  assign { _04_, _06_[2:1], _08_[0] } = _33_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 16'h0000;
    else _09_ <= { celloutsig_0_4z[4:0], celloutsig_0_8z, celloutsig_0_0z };
  reg [8:0] _35_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _35_ <= 9'h000;
    else _35_ <= _09_[12:4];
  assign { _10_[8:2], _00_, _10_[0] } = _35_;
  assign celloutsig_1_16z = { celloutsig_1_0z[11:8], _02_, _03_, _07_[1], _01_, _05_, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z } && { in_data[165:153], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_17z = { _10_[8:2], _00_, _10_[0], celloutsig_0_4z } && { celloutsig_0_14z[9:8], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[61:55] && celloutsig_0_0z[7:1];
  assign celloutsig_0_18z = { celloutsig_0_4z[12:3], _10_[8:2], _00_, _10_[0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_8z } || { celloutsig_0_14z[12:2], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:5], celloutsig_0_2z, celloutsig_0_0z } || { celloutsig_0_1z[7:5], celloutsig_0_0z };
  assign celloutsig_1_7z = - { in_data[147:145], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_0z = ~ in_data[67:60];
  assign celloutsig_0_5z = ~ { celloutsig_0_4z[8], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = ~ in_data[89:87];
  assign celloutsig_1_9z = ~ { celloutsig_1_0z[3:2], celloutsig_1_5z };
  assign celloutsig_0_8z = ~ { _06_[2:1], celloutsig_0_2z };
  assign celloutsig_0_14z = ~ { celloutsig_0_4z[9:1], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_19z = _10_[0] & celloutsig_0_18z;
  assign celloutsig_0_10z = celloutsig_0_5z[7:5] >> celloutsig_0_8z;
  assign celloutsig_0_4z = celloutsig_0_1z[13:1] >>> in_data[40:28];
  assign celloutsig_0_42z = ~((celloutsig_0_36z & celloutsig_0_13z[0]) | celloutsig_0_21z);
  assign celloutsig_0_20z = ~((celloutsig_0_8z[0] & celloutsig_0_16z) | in_data[14]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_1z & in_data[138]));
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_0z[6]) | (celloutsig_0_10z[2] & celloutsig_0_2z));
  assign { _06_[3], _06_[0] } = { _04_, celloutsig_0_36z };
  assign { _07_[3:2], _07_[0] } = { _02_, _03_, _01_ };
  assign _08_[3:1] = { _04_, _06_[2:1] };
  assign _10_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
