state_ila.v,verilog,xil_defaultlib,../../../../lab_4.srcs/sources_1/ip/state_ila/sim/state_ila.v,incdir="../../../../lab_4.srcs/sources_1/ip/state_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
