
---------- Begin Simulation Statistics ----------
final_tick                               163258929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682976                       # Number of bytes of host memory used
host_op_rate                                   221048                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   453.28                       # Real time elapsed on the host
host_tick_rate                              360174122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163259                       # Number of seconds simulated
sim_ticks                                163258929000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615915                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103700                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728149                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478277                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.632589                       # CPI: cycles per instruction
system.cpu.discardedOps                        190818                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610653                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30736759                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612524                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163258929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132522170                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       196088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        396627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          616                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            624                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       148166                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47906                       # Transaction distribution
system.membus.trans_dist::ReadExReq            126892                       # Transaction distribution
system.membus.trans_dist::ReadExResp           126892                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       597182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 597182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44636288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44636288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200555                       # Request fanout histogram
system.membus.respLayer1.occupancy         1890406000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1581955000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          110746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352281                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    152830848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              152892032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          196683                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18965248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           825474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030329                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 824738     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    728      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             825474                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3519410000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141834995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               428211                       # number of demand (read+write) hits
system.l2.demand_hits::total                   428231                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              428211                       # number of overall hits
system.l2.overall_hits::total                  428231                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200155                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200560                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            200155                       # number of overall misses
system.l2.overall_misses::total                200560                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22722366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22765408000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43042000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22722366000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22765408000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.318533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318961                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.318533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318961                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106276.543210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113523.849017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113509.214200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106276.543210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113523.849017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113509.214200                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              148166                       # number of writebacks
system.l2.writebacks::total                    148166                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18718928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18753870000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18718928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18753870000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.318525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.318525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86276.543210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93524.496628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93509.860138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86276.543210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93524.496628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93509.860138                       # average overall mshr miss latency
system.l2.replacements                         196683                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       565625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           565625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       565625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       565625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           49                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               49                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           49                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           49                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            149193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          126892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              126892                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14632873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14632873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.459612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115317.537749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115317.537749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       126892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         126892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12095033000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12095033000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.459612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95317.537749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95317.537749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106276.543210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106276.543210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86276.543210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86276.543210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        279018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            279018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8089493000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8089493000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110417.168284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110417.168284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6623895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6623895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90418.725600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90418.725600                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.200712                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.258468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.247439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.497291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4017.455982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10253475                       # Number of tag accesses
system.l2.tags.data_accesses                 10253475                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25619200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25671040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18965248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18965248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       148166                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148166                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            317532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         156923729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157241262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       317532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           317532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116166681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116166681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116166681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           317532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        156923729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            273407943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    296332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    399221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040218044500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17206                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17206                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              773833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             279443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   296332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1079                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8353204750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2000155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15853786000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20881.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39631.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   289615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               296332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.777209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.852706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.615512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11951      5.84%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       153116     74.83%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15585      7.62%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4111      2.01%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2060      1.01%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1251      0.61%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          958      0.47%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          937      0.46%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14662      7.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.249274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.757913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.559418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17124     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           63      0.37%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17206                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.221434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.178141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.238591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7694     44.72%     44.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              425      2.47%     47.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7840     45.57%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              323      1.88%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              802      4.66%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      0.31%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.12%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.26%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17206                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25601984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18963968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25671040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18965248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163258898000                       # Total gap between requests
system.mem_ctrls.avgGap                     468164.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25550144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18963968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 317532.402775960858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 156500744.899533182383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116158841.149815455079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       400300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       296332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26254500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15827531500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3781458111500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32412.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39539.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12760883.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            724745700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            385184910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1419082140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          768467520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12887156880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34191088620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33898933440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84274659210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.202450                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87774039500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5451420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70033469500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            736419600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            391389735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1437139200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          778281120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12887156880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34342509120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33771421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84344317095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.629122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87440295500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5451420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70367213500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050757                       # number of overall hits
system.cpu.icache.overall_hits::total         8050757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          425                       # number of overall misses
system.cpu.icache.overall_misses::total           425                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45640000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45640000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45640000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45640000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051182                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051182                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107388.235294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107388.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107388.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107388.235294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.icache.writebacks::total                53                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44790000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44790000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105388.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105388.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105388.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105388.235294                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45640000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45640000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107388.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107388.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44790000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44790000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105388.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105388.235294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.660168                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18943.957647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.660168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.612618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.612618                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205153                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51405410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51405410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51406009                       # number of overall hits
system.cpu.dcache.overall_hits::total        51406009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       656514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       664334                       # number of overall misses
system.cpu.dcache.overall_misses::total        664334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37393114000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37393114000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37393114000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37393114000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52061924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52061924                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52070343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52070343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56957.070222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56957.070222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56286.617876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56286.617876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       565625                       # number of writebacks
system.cpu.dcache.writebacks::total            565625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32103                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33245065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33245065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33654071000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33654071000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012068                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53242.279524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53242.279524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53558.071251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53558.071251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40760931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40760931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15453809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15453809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44040.367511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44040.367511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14639734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14639734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42028.829315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42028.829315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21939305000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21939305000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71787.865699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71787.865699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18605331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18605331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67389.865440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67389.865440                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    409006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    409006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103414.917826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103414.917826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.897768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.809145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.897768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208910042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208910042                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163258929000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
