# Bubble Sort RTL - SystemVerilog

This project implements the Bubble Sort algorithm in RTL using SystemVerilog.

 Modules Included
- `alu.sv`: Arithmetic logic unit
- `register.sv`: Register file
- `memory_block.sv`: Memory module
- `control_unit.sv`: FSM to control sorting logic
- `design.sv`: Top-level integration
- `bubbletb.sv`, `testbench.sv`: Testbenches to verify functionality
