// Seed: 355428731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0
);
  output wire id_6;
  inout wire id_5;
  assign module_1.id_5 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  assign id_6 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6
);
  wire id_8;
  assign id_8 = -1;
  reg id_9;
  assign id_4 = id_0;
  logic id_10 = -1;
  localparam id_11 = 1, id_12 = id_9 == 1, id_13 = id_6;
  assign {id_3(1'b0) - id_11, id_10, id_6, id_12} = 1;
  genvar id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_11,
      id_11,
      id_8,
      id_8
  );
  wire id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_8  = id_8;
  assign id_15 = id_1;
  wire id_21 = -1;
  wire id_22;
  ;
  parameter id_23 = -1;
  wire id_24;
  wire [-1 'd0 : 1] id_25;
  wire [1 : 1] id_26;
  always id_9 <= #1 -1'b0;
endmodule
