--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.912 ns
From           : load
To             : BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.451 ns
From           : BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out
To             : q[15]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.775 ns
From           : d[10]
To             : BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

