library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity reg16_tb is
--  Port ( );
end reg16_tb;

architecture Behavioral of reg16_tb is

    -- declare component to test
    component reg16 is
        Port ( 
        	D : in std_logic_vector(15 downto 0);
			load : in std_logic;
			d_sel : in std_logic;
			Q : out std_logic_vector(15 downto 0)
		);
    end component;
    
    -- signals for tests (initialise to 0)
        
        signal D : std_logic_vector(15 downto 0):= x"0000";
        signal load : std_logic := '0';  
        signal d_sel : std_logic := '0';  
        signal Q : std_logic_vector(15 downto 0):= x"0000";
        
begin

    -- instantiate component for test, connect ports to internal signals
    UUT: reg16
    Port map(
        D => D,
        load => load,
        d_sel => d_sel,
        Q => Q
    );
    
    simulation_process :process
    begin
        --check that when load is 0 output stays the same (0x0000)
        D <= x"000A";
        load <= '0';
        d_sel <= '0';
        wait for 5ns;
        
        --check that when load is 1 & d_sel is 0 output stays the same
        d_sel <= '1';
        wait for 5ns;
        
        --check that when load is 1 output changes to 0x000A
        load <= '1';
        wait for 5ns;

        --check that when load is 0 remains as 0x000A
        D <= x"00FF";
        load <= '0';
        wait for 5ns;
        
        --check that when load is 1 output changes to 0x00FF
        load <= '1';
        d_sel <= '1';
        wait for 5ns;

     end process;
    
end Behavioral;
