% SPDX-FileCopyrightText: 2025 IObundle
%
% SPDX-License-Identifier: MIT

\documentclass [xcolor=svgnames, t] {beamer}
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage{booktabs, comment}
\usepackage[absolute, overlay]{textpos}
\useoutertheme{infolines}
\setbeamercolor{title in head/foot}{bg=internationalorange}
\setbeamercolor{author in head/foot}{bg=dodgerblue}
\usepackage{csquotes}
\usepackage[style=verbose-ibid,backend=bibtex]{biblatex}
\bibliography{bibfile}
\usepackage{amsmath}
\usepackage[makeroom]{cancel}
\usepackage{textpos}
\usepackage{tikz}
\usepackage{listings}
\graphicspath{ {./figures/} }
\usepackage{hyperref}
\hypersetup{
    colorlinks=true,
    linkcolor=blue,
    filecolor=magenta,
    urlcolor=cyan,
}

\usetheme{Madrid}
\definecolor{myuniversity}{RGB}{0, 60, 113}
\definecolor{internationalorange}{RGB}{231, 93,  42}
 	\definecolor{dodgerblue}{RGB}{0, 119,202}
\usecolortheme[named=myuniversity]{structure}

\title[IOb-System Presentation]{IOb-System}
\subtitle{Tutorial: Create a RISC-V-based System-on-Chip}
\institute[IObundle Lda.]{IObundle Lda.}
\titlegraphic{\includegraphics[height=2.5cm]{figures/Logo.png}}
%\author[Jos√© T. de Sousa]{Jos\'e T. de Sousa}
%\institute[IObundle Lda]{IObundle Lda}
\date{\today}


\addtobeamertemplate{navigation symbols}{}{%
    \usebeamerfont{footline}%
    \usebeamercolor[fg]{footline}%
    \hspace{1em}%
    \insertframenumber/\inserttotalframenumber
}

\begin{document}

\begin{frame}
 \titlepage
\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\logo{\includegraphics[scale=0.2]{figures/Logo.png}~%
}
%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{Outline}
\begin{center}
  \begin{columns}[onlytextwidth]
    \column{0.5\textwidth}
  \begin{itemize}
  \item Introduction
  \item Project setup
  \item Instantiate a RISC-V CPU in IOb-System
  \item Instantiate an IP core in your SoC
  \item Write the software to drive the IP core
  \item Simulate IOb-System
  \item Run IOb-System on an FPGA board
  \item Conclusion
  \end{itemize}
    \column{0.5\textwidth}
    \begin{figure}
      \centering
      \includegraphics[width=0.9\textwidth]{bd.pdf}
      \caption{IOb-System block diagram}
      \label{fig:my_label}
    \end{figure}
  \end{columns}
\end{center}
\end{frame}


\begin{frame}{Introduction}
\begin{center}
    \begin{itemize}
      \item Building processor-based systems from scratch is challenging
      \item The IOb-System template eases this task by providing a base Verilog SoC equipped with
        \begin{itemize}
        \item a RISC-V CPU
        \item a memory system including boot ROM, RAM, 2-level cache system and an AXI4 interface to external memory (DDR)
        \item a UART communications module
        \item an example firmware program
        \end{itemize}
      \item Users can add IP cores and software to build their SoCs
      \item This tutorial exemplifies the addition of a Timer IP core and the use of its software driver
    \end{itemize}
\end{center}
\end{frame}

\begin{frame}{Project setup}
\begin{center}
  \begin{itemize}
  \item Use a Linux real or virtual machine (see the README file to download a VM)
    \item Install {\tt nix-shell} to deal with dependencies, especially open-source simulators such as {\tt iverilog} or {\tt verilator} 
    \item Commercial EDA tools must be installed locally or on some remote server (Vivado, Quartus, Cadence, etc) 
    \item FPGA boards must be attached to your Linux machine or to some remote server
    \item Set up {\bf ssh} access key to GitHub (\url{github.com}) (using https will ask for your password many times)
    \item Follow the instructions in the IOb-System repository's README file to clone the repository and install the tools
  \end{itemize}
\end{center}
\end{frame}


\begin{frame}[fragile]{Instantiate an IP core in your SoC}
  \begin{itemize}
  \item The Timer IP core in \href{https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/peripherals/iob_timer} is used here as an example
  \item Add the Timer IP core to the list of subblocks in the {\tt iob\_system.py} file:
    \begin{tiny}
      \begin{lstlisting}
attributes_dict["subblocks"] = [
  {
    "core_name": "iob_timer",
    "instance_name": "TIMER0",
    "instance_description": "Timer peripheral",
    "is_peripheral": True,  # This attribute signals to iob\_system scripts that this block is a peripheral
    "parameters": {},
    "connect": {
      "clk_en_rst_s": "clk_en_rst_s",
      # Cbus connected automatically
    },
  },
]
      \end{lstlisting}
      Ensure that the {\tt "is\_peripheral"} attribute is set to {\tt True} in the {\tt iob\_system.py} file. This attribute signals to iob\_system scripts that this block is a peripheral and should have its Control Status Registers bus (Cbus) connected automatically.
      To be able to connect the cbus port of the peripheral automatically, the iob\_system scripts expect that the cbus port is named using the following convention: {\tt <peripheral\_core\_name>\_csrs\_cbus\_s}.
    \end{tiny}
  \end{itemize}
\end{frame}

\begin{frame}[fragile]{Write the software to drive the new peripheral}
    Edit the {\tt software/firmware/firmware.c} file to look as follows (or check
    {\tt \$(TIMER\_DIR)/software/example\_firmware.c}):
  \begin{tiny}
    \begin{lstlisting}
#include "mmap.h"
#include "iob_uart.h"
#include "iob_printf.h"

#include "iob_timer.h"

int main()
{
  unsigned long long elapsed;
  unsigned int elapsedu;

  //init timer and uart
  timer_init(TIMER_BASE);
  uart_init(UART_BASE, FREQ/BAUD);

  printf("\nHello world!\n");

  //read current timer count, compute elapsed time
  elapsed  = timer_get_count();
  elapsedu = timer_time_us();

  printf("\nExecution time: %d clock cycles\n", (unsigned int) elapsed);
  printf("\nExecution time: %dus @%dMHz\n\n", elapsedu, FREQ/1000000);

  uart_finish();
}
    \end{lstlisting}
  \end{tiny}
\end{frame}


\begin{frame}[fragile]{Simulate IOb-System}
\begin{itemize}
\item Run the simulation with the firmware pre-initialised in the memory:\\
  {\tt make sim-run}
\item The printed messages show that the firmware and bootloader C files are compiled
\item The whole system's Verilog files are also compiled
\item Finally the simulation is started and the following is printed:
\end{itemize}

\begin{tiny}
  \begin{lstlisting}

+-----------------------------------------------+
|                   IOb-Console                 |
+-----------------------------------------------+

IOb-Console: connecting...

IOb-Bootloader: connected!
IOb-Bootloader: Restart CPU to run user program...

Hello world!

Execution time: 4511 clock cycles

Execution time: 47us @100MHz

IOb-Console: exiting...

  \end{lstlisting}
\end{tiny}
\end{frame}


\begin{frame}{Run IOb-System on an FPGA board (1)}
\begin{itemize}
\item To compile and run your SoC in one of our FPGA boards, contacts us at info@iobundle.com.
\item To compile and run your SoC on your FPGA board, add a directory into {\tt ./hardware/fpga/<toolchain>/<new\_board>}, where <toolchain> is either *vivado* or *quartus*. Use the existing board directories as examples
\item Then issue the following command:\\
  {\tt make fpga-run BOARD=<board\_dir\_name> INIT\_MEM=0}\\
  This will compile the software and the hardware, produce an FPGA bitstream,
  load it to the device, load the firmware binary using the UART ({\tt INIT\_MEM=0} prevents the FPGA memory initialisation), start the
  program and direct the standard output to your PC terminal.
\item If you change only the firmware and repeat the above command, only the
  firmware will be recompiled, reloaded and rerun.
\end{itemize}
\end{frame}


\begin{frame}[fragile]{Run IOb-System on an FPGA board (2)}
\begin{itemize}
\item When running IOb-System on an FPGA with the default settings and the firmware
  pre-initialised in the memory, the following should be printed:
\end{itemize}

\begin{tiny}
  \begin{lstlisting}

+-----------------------------------------------+
|                   IOb-Console                 |
+-----------------------------------------------+

  BaudRate = 115200
  StopBits = 1
  Parity   = None

IOb-Console: connecting...

IOb-Bootloader: connected!
IOb-Bootloader: Restart CPU to run user program...

Hello world!

Execution time: 114466 clock cycles

Execution time: 1145us @100MHz

IOb-Console: exiting...

  \end{lstlisting}
\end{tiny}
\end{frame}

\begin{frame}{Conclusion}
  \begin{itemize}
  \item A tutorial on creating a simple SoC using IOb-System has been presented
  \item The addition of an example peripheral IP core has been illustrated
  \item A simple firmware that uses the IP core driver functions has been explained
  \item RTL simulation of the system running the firmware has been demonstrated
  \item FPGA board example of the system running the firmware has been demonstrated
  \end{itemize}
\end{frame}

% for including figures in slides:
%\begin{frame}{Introduction}
%\begin{center}
%  \begin{columns}[onlytextwidth]
%    \column{0.5\textwidth}
%    bla
%    \column{0.5\textwidth}
%    \begin{figure}
%      \centering
%       \includegraphics[width=0.9\textwidth]{turb.jpg}
%      \caption{1. Flow visualisation (source: www.bronkhorst.com).}
%      \label{fig:my_label}
%    \end{figure}
%  \end{columns}
%\end{center}
%\end{frame}

\end{document}
