|Processor
clk => clk.IN9
Reset => Reset.IN6


|Processor|MuxData:pcselectmux
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[16] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[17] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[18] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[19] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[20] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[21] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[22] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[23] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[24] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[25] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[26] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[27] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[28] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[29] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[30] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[31] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Input0[0] => Output.DATAA
Input0[1] => Output.DATAA
Input0[2] => Output.DATAA
Input0[3] => Output.DATAA
Input0[4] => Output.DATAA
Input0[5] => Output.DATAA
Input0[6] => Output.DATAA
Input0[7] => Output.DATAA
Input0[8] => Output.DATAA
Input0[9] => Output.DATAA
Input0[10] => Output.DATAA
Input0[11] => Output.DATAA
Input0[12] => Output.DATAA
Input0[13] => Output.DATAA
Input0[14] => Output.DATAA
Input0[15] => Output.DATAA
Input0[16] => Output.DATAA
Input0[17] => Output.DATAA
Input0[18] => Output.DATAA
Input0[19] => Output.DATAA
Input0[20] => Output.DATAA
Input0[21] => Output.DATAA
Input0[22] => Output.DATAA
Input0[23] => Output.DATAA
Input0[24] => Output.DATAA
Input0[25] => Output.DATAA
Input0[26] => Output.DATAA
Input0[27] => Output.DATAA
Input0[28] => Output.DATAA
Input0[29] => Output.DATAA
Input0[30] => Output.DATAA
Input0[31] => Output.DATAA
Input1[0] => Output.DATAB
Input1[1] => Output.DATAB
Input1[2] => Output.DATAB
Input1[3] => Output.DATAB
Input1[4] => Output.DATAB
Input1[5] => Output.DATAB
Input1[6] => Output.DATAB
Input1[7] => Output.DATAB
Input1[8] => Output.DATAB
Input1[9] => Output.DATAB
Input1[10] => Output.DATAB
Input1[11] => Output.DATAB
Input1[12] => Output.DATAB
Input1[13] => Output.DATAB
Input1[14] => Output.DATAB
Input1[15] => Output.DATAB
Input1[16] => Output.DATAB
Input1[17] => Output.DATAB
Input1[18] => Output.DATAB
Input1[19] => Output.DATAB
Input1[20] => Output.DATAB
Input1[21] => Output.DATAB
Input1[22] => Output.DATAB
Input1[23] => Output.DATAB
Input1[24] => Output.DATAB
Input1[25] => Output.DATAB
Input1[26] => Output.DATAB
Input1[27] => Output.DATAB
Input1[28] => Output.DATAB
Input1[29] => Output.DATAB
Input1[30] => Output.DATAB
Input1[31] => Output.DATAB
Selector[0] => Decoder0.IN0


|Processor|SimpleReg:pcreg
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
clk => DataOut[16]~reg0.CLK
clk => DataOut[17]~reg0.CLK
clk => DataOut[18]~reg0.CLK
clk => DataOut[19]~reg0.CLK
clk => DataOut[20]~reg0.CLK
clk => DataOut[21]~reg0.CLK
clk => DataOut[22]~reg0.CLK
clk => DataOut[23]~reg0.CLK
clk => DataOut[24]~reg0.CLK
clk => DataOut[25]~reg0.CLK
clk => DataOut[26]~reg0.CLK
clk => DataOut[27]~reg0.CLK
clk => DataOut[28]~reg0.CLK
clk => DataOut[29]~reg0.CLK
clk => DataOut[30]~reg0.CLK
clk => DataOut[31]~reg0.CLK
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
DataIn[0] => DataOut.DATAA
DataIn[1] => DataOut.DATAA
DataIn[2] => DataOut.DATAA
DataIn[3] => DataOut.DATAA
DataIn[4] => DataOut.DATAA
DataIn[5] => DataOut.DATAA
DataIn[6] => DataOut.DATAA
DataIn[7] => DataOut.DATAA
DataIn[8] => DataOut.DATAA
DataIn[9] => DataOut.DATAA
DataIn[10] => DataOut.DATAA
DataIn[11] => DataOut.DATAA
DataIn[12] => DataOut.DATAA
DataIn[13] => DataOut.DATAA
DataIn[14] => DataOut.DATAA
DataIn[15] => DataOut.DATAA
DataIn[16] => DataOut.DATAA
DataIn[17] => DataOut.DATAA
DataIn[18] => DataOut.DATAA
DataIn[19] => DataOut.DATAA
DataIn[20] => DataOut.DATAA
DataIn[21] => DataOut.DATAA
DataIn[22] => DataOut.DATAA
DataIn[23] => DataOut.DATAA
DataIn[24] => DataOut.DATAA
DataIn[25] => DataOut.DATAA
DataIn[26] => DataOut.DATAA
DataIn[27] => DataOut.DATAA
DataIn[28] => DataOut.DATAA
DataIn[29] => DataOut.DATAA
DataIn[30] => DataOut.DATAA
DataIn[31] => DataOut.DATAA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|InstructionMem:insmem
Pc[0] => Pc[0].IN1
Pc[1] => Pc[1].IN1
Pc[2] => Pc[2].IN1
Pc[3] => Pc[3].IN1
Pc[4] => Pc[4].IN1
Pc[5] => Pc[5].IN1
Pc[6] => Pc[6].IN1
Pc[7] => Pc[7].IN1
Pc[8] => Pc[8].IN1
Pc[9] => Pc[9].IN1
Pc[10] => Pc[10].IN1
Pc[11] => Pc[11].IN1
Pc[12] => Pc[12].IN1
Pc[13] => Pc[13].IN1
Pc[14] => Pc[14].IN1
Pc[15] => Pc[15].IN1
Pc[16] => Pc[16].IN1
Pc[17] => Pc[17].IN1
Pc[18] => Pc[18].IN1
Pc[19] => Pc[19].IN1
Pc[20] => Pc[20].IN1
Pc[21] => Pc[21].IN1
Pc[22] => Pc[22].IN1
Pc[23] => Pc[23].IN1
Pc[24] => Pc[24].IN1
Pc[25] => Pc[25].IN1
Pc[26] => Pc[26].IN1
Pc[27] => Pc[27].IN1
Pc[28] => Pc[28].IN1
Pc[29] => Pc[29].IN1
Pc[30] => Pc[30].IN1
Pc[31] => Pc[31].IN1
clk => clk.IN1
OpCode[0] <= <VCC>
OpCode[1] <= <VCC>
OpCode[2] <= <VCC>
OpCode[3] <= <VCC>
OpCode[4] <= <GND>
RS[0] <= <GND>
RS[1] <= <GND>
RS[2] <= <GND>
RS[3] <= <GND>
RS[4] <= <GND>
RT[0] <= <GND>
RT[1] <= <GND>
RT[2] <= <GND>
RT[3] <= <GND>
RT[4] <= <GND>
RD[0] <= <GND>
RD[1] <= <GND>
RD[2] <= <GND>
RD[3] <= <GND>
RD[4] <= <VCC>
IMM[0] <= <GND>
IMM[1] <= <GND>
IMM[2] <= <GND>
IMM[3] <= <GND>
IMM[4] <= <GND>
IMM[5] <= <GND>
IMM[6] <= <GND>
IMM[7] <= <GND>
IMM[8] <= <GND>
IMM[9] <= <GND>
IMM[10] <= <GND>
IMM[11] <= <GND>
IMM[12] <= <GND>
IMM[13] <= <GND>
IMM[14] <= <GND>
IMM[15] <= <GND>
IMM[16] <= <GND>
JADDR[0] <= <GND>
JADDR[1] <= <GND>
JADDR[2] <= <GND>
JADDR[3] <= <GND>
JADDR[4] <= <GND>
JADDR[5] <= <GND>
JADDR[6] <= <GND>
JADDR[7] <= <GND>
JADDR[8] <= <GND>
JADDR[9] <= <GND>
JADDR[10] <= <GND>
JADDR[11] <= <GND>
JADDR[12] <= <GND>
JADDR[13] <= <GND>
JADDR[14] <= <GND>
JADDR[15] <= <GND>
JADDR[16] <= <GND>
JADDR[17] <= <GND>
JADDR[18] <= <GND>
JADDR[19] <= <GND>
JADDR[20] <= <GND>
JADDR[21] <= <GND>
JADDR[22] <= <GND>
JADDR[23] <= <GND>
JADDR[24] <= <GND>
JADDR[25] <= <GND>
JADDR[26] <= <VCC>
JADDR[27] <= <GND>
JADDR[28] <= <GND>
JADDR[29] <= <GND>
JADDR[30] <= <GND>
JADDR[31] <= <GND>
UsableInstruc[0] <= <GND>
UsableInstruc[1] <= <GND>
UsableInstruc[2] <= <GND>
UsableInstruc[3] <= <GND>
UsableInstruc[4] <= <GND>
UsableInstruc[5] <= <GND>
UsableInstruc[6] <= <GND>
UsableInstruc[7] <= <GND>
UsableInstruc[8] <= <GND>
UsableInstruc[9] <= <GND>
UsableInstruc[10] <= <GND>
UsableInstruc[11] <= <GND>
UsableInstruc[12] <= <GND>
UsableInstruc[13] <= <GND>
UsableInstruc[14] <= <GND>
UsableInstruc[15] <= <GND>
UsableInstruc[16] <= <GND>
UsableInstruc[17] <= <GND>
UsableInstruc[18] <= <GND>
UsableInstruc[19] <= <GND>
UsableInstruc[20] <= <GND>
UsableInstruc[21] <= <GND>
UsableInstruc[22] <= <GND>
UsableInstruc[23] <= <GND>
UsableInstruc[24] <= <GND>
UsableInstruc[25] <= <GND>
UsableInstruc[26] <= <VCC>
UsableInstruc[27] <= <VCC>
UsableInstruc[28] <= <VCC>
UsableInstruc[29] <= <VCC>
UsableInstruc[30] <= <VCC>
UsableInstruc[31] <= <GND>
NEWPC[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
NEWPC[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|InstructionMem:insmem|rom:rom1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ni1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ni1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ni1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ni1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ni1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ni1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ni1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ni1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ni1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ni1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ni1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ni1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ni1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ni1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ni1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ni1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ni1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ni1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ni1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ni1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7ni1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7ni1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7ni1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7ni1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7ni1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7ni1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7ni1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7ni1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7ni1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7ni1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7ni1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7ni1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7ni1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7ni1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7ni1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7ni1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7ni1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7ni1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7ni1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7ni1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated
address_a[0] => altsyncram_d5k2:altsyncram1.address_a[0]
address_a[1] => altsyncram_d5k2:altsyncram1.address_a[1]
address_a[2] => altsyncram_d5k2:altsyncram1.address_a[2]
address_a[3] => altsyncram_d5k2:altsyncram1.address_a[3]
address_a[4] => altsyncram_d5k2:altsyncram1.address_a[4]
address_a[5] => altsyncram_d5k2:altsyncram1.address_a[5]
address_a[6] => altsyncram_d5k2:altsyncram1.address_a[6]
clock0 => altsyncram_d5k2:altsyncram1.clock0
q_a[0] <= altsyncram_d5k2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_d5k2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_d5k2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_d5k2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_d5k2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_d5k2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_d5k2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_d5k2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_d5k2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_d5k2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_d5k2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_d5k2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_d5k2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_d5k2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_d5k2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_d5k2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_d5k2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_d5k2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_d5k2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_d5k2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_d5k2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_d5k2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_d5k2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_d5k2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_d5k2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_d5k2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_d5k2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_d5k2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_d5k2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_d5k2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_d5k2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_d5k2:altsyncram1.q_a[31]


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated|altsyncram_d5k2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Processor|InstructionMem:insmem|rom:rom1|altsyncram:altsyncram_component|altsyncram_7ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_ID:ifid
clk => JADDR[0]~reg0.CLK
clk => JADDR[1]~reg0.CLK
clk => JADDR[2]~reg0.CLK
clk => JADDR[3]~reg0.CLK
clk => JADDR[4]~reg0.CLK
clk => JADDR[5]~reg0.CLK
clk => JADDR[6]~reg0.CLK
clk => JADDR[7]~reg0.CLK
clk => JADDR[8]~reg0.CLK
clk => JADDR[9]~reg0.CLK
clk => JADDR[10]~reg0.CLK
clk => JADDR[11]~reg0.CLK
clk => JADDR[12]~reg0.CLK
clk => JADDR[13]~reg0.CLK
clk => JADDR[14]~reg0.CLK
clk => JADDR[15]~reg0.CLK
clk => JADDR[16]~reg0.CLK
clk => JADDR[17]~reg0.CLK
clk => JADDR[18]~reg0.CLK
clk => JADDR[19]~reg0.CLK
clk => JADDR[20]~reg0.CLK
clk => JADDR[21]~reg0.CLK
clk => JADDR[22]~reg0.CLK
clk => JADDR[23]~reg0.CLK
clk => JADDR[24]~reg0.CLK
clk => JADDR[25]~reg0.CLK
clk => JADDR[26]~reg0.CLK
clk => JADDR[27]~reg0.CLK
clk => JADDR[28]~reg0.CLK
clk => JADDR[29]~reg0.CLK
clk => JADDR[30]~reg0.CLK
clk => JADDR[31]~reg0.CLK
clk => IMM[0]~reg0.CLK
clk => IMM[1]~reg0.CLK
clk => IMM[2]~reg0.CLK
clk => IMM[3]~reg0.CLK
clk => IMM[4]~reg0.CLK
clk => IMM[5]~reg0.CLK
clk => IMM[6]~reg0.CLK
clk => IMM[7]~reg0.CLK
clk => IMM[8]~reg0.CLK
clk => IMM[9]~reg0.CLK
clk => IMM[10]~reg0.CLK
clk => IMM[11]~reg0.CLK
clk => IMM[12]~reg0.CLK
clk => IMM[13]~reg0.CLK
clk => IMM[14]~reg0.CLK
clk => IMM[15]~reg0.CLK
clk => IMM[16]~reg0.CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
clk => PC[32]~reg0.CLK
clk => OPCODE[0]~reg0.CLK
clk => OPCODE[1]~reg0.CLK
clk => OPCODE[2]~reg0.CLK
clk => OPCODE[3]~reg0.CLK
clk => OPCODE[4]~reg0.CLK
clk => RT[0]~reg0.CLK
clk => RT[1]~reg0.CLK
clk => RT[2]~reg0.CLK
clk => RT[3]~reg0.CLK
clk => RT[4]~reg0.CLK
clk => RD[0]~reg0.CLK
clk => RD[1]~reg0.CLK
clk => RD[2]~reg0.CLK
clk => RD[3]~reg0.CLK
clk => RD[4]~reg0.CLK
clk => RS[0]~reg0.CLK
clk => RS[1]~reg0.CLK
clk => RS[2]~reg0.CLK
clk => RS[3]~reg0.CLK
clk => RS[4]~reg0.CLK
Reset => RS.OUTPUTSELECT
Reset => RS.OUTPUTSELECT
Reset => RS.OUTPUTSELECT
Reset => RS.OUTPUTSELECT
Reset => RS.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RT.OUTPUTSELECT
Reset => RT.OUTPUTSELECT
Reset => RT.OUTPUTSELECT
Reset => RT.OUTPUTSELECT
Reset => RT.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => IMM.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Reset => JADDR.OUTPUTSELECT
Enable => RS.OUTPUTSELECT
Enable => RS.OUTPUTSELECT
Enable => RS.OUTPUTSELECT
Enable => RS.OUTPUTSELECT
Enable => RS.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RT.OUTPUTSELECT
Enable => RT.OUTPUTSELECT
Enable => RT.OUTPUTSELECT
Enable => RT.OUTPUTSELECT
Enable => RT.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => PC.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => IMM.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Enable => JADDR.OUTPUTSELECT
Rd[0] => RD.DATAB
Rd[1] => RD.DATAB
Rd[2] => RD.DATAB
Rd[3] => RD.DATAB
Rd[4] => RD.DATAB
Rs[0] => RS.DATAB
Rs[1] => RS.DATAB
Rs[2] => RS.DATAB
Rs[3] => RS.DATAB
Rs[4] => RS.DATAB
Rt[0] => RT.DATAB
Rt[1] => RT.DATAB
Rt[2] => RT.DATAB
Rt[3] => RT.DATAB
Rt[4] => RT.DATAB
Imm[0] => IMM.DATAB
Imm[1] => IMM.DATAB
Imm[2] => IMM.DATAB
Imm[3] => IMM.DATAB
Imm[4] => IMM.DATAB
Imm[5] => IMM.DATAB
Imm[6] => IMM.DATAB
Imm[7] => IMM.DATAB
Imm[8] => IMM.DATAB
Imm[9] => IMM.DATAB
Imm[10] => IMM.DATAB
Imm[11] => IMM.DATAB
Imm[12] => IMM.DATAB
Imm[13] => IMM.DATAB
Imm[14] => IMM.DATAB
Imm[15] => IMM.DATAB
Imm[16] => IMM.DATAB
Jaddr[0] => JADDR.DATAB
Jaddr[1] => JADDR.DATAB
Jaddr[2] => JADDR.DATAB
Jaddr[3] => JADDR.DATAB
Jaddr[4] => JADDR.DATAB
Jaddr[5] => JADDR.DATAB
Jaddr[6] => JADDR.DATAB
Jaddr[7] => JADDR.DATAB
Jaddr[8] => JADDR.DATAB
Jaddr[9] => JADDR.DATAB
Jaddr[10] => JADDR.DATAB
Jaddr[11] => JADDR.DATAB
Jaddr[12] => JADDR.DATAB
Jaddr[13] => JADDR.DATAB
Jaddr[14] => JADDR.DATAB
Jaddr[15] => JADDR.DATAB
Jaddr[16] => JADDR.DATAB
Jaddr[17] => JADDR.DATAB
Jaddr[18] => JADDR.DATAB
Jaddr[19] => JADDR.DATAB
Jaddr[20] => JADDR.DATAB
Jaddr[21] => JADDR.DATAB
Jaddr[22] => JADDR.DATAB
Jaddr[23] => JADDR.DATAB
Jaddr[24] => JADDR.DATAB
Jaddr[25] => JADDR.DATAB
Jaddr[26] => JADDR.DATAB
Jaddr[27] => JADDR.DATAB
Jaddr[28] => JADDR.DATAB
Jaddr[29] => JADDR.DATAB
Jaddr[30] => JADDR.DATAB
Jaddr[31] => JADDR.DATAB
Opcode[0] => OPCODE.DATAB
Opcode[1] => OPCODE.DATAB
Opcode[2] => OPCODE.DATAB
Opcode[3] => OPCODE.DATAB
Opcode[4] => OPCODE.DATAB
Pc[0] => PC.DATAB
Pc[1] => PC.DATAB
Pc[2] => PC.DATAB
Pc[3] => PC.DATAB
Pc[4] => PC.DATAB
Pc[5] => PC.DATAB
Pc[6] => PC.DATAB
Pc[7] => PC.DATAB
Pc[8] => PC.DATAB
Pc[9] => PC.DATAB
Pc[10] => PC.DATAB
Pc[11] => PC.DATAB
Pc[12] => PC.DATAB
Pc[13] => PC.DATAB
Pc[14] => PC.DATAB
Pc[15] => PC.DATAB
Pc[16] => PC.DATAB
Pc[17] => PC.DATAB
Pc[18] => PC.DATAB
Pc[19] => PC.DATAB
Pc[20] => PC.DATAB
Pc[21] => PC.DATAB
Pc[22] => PC.DATAB
Pc[23] => PC.DATAB
Pc[24] => PC.DATAB
Pc[25] => PC.DATAB
Pc[26] => PC.DATAB
Pc[27] => PC.DATAB
Pc[28] => PC.DATAB
Pc[29] => PC.DATAB
Pc[30] => PC.DATAB
Pc[31] => PC.DATAB
RD[0] <= RD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= RD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= RD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[3] <= RD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[4] <= RD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[0] <= RS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[1] <= RS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[2] <= RS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[3] <= RS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS[4] <= RS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RT[0] <= RT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RT[1] <= RT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RT[2] <= RT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RT[3] <= RT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RT[4] <= RT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[0] <= IMM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[1] <= IMM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[2] <= IMM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[3] <= IMM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[4] <= IMM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[5] <= IMM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[6] <= IMM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[7] <= IMM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[8] <= IMM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[9] <= IMM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[10] <= IMM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[11] <= IMM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[12] <= IMM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[13] <= IMM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[14] <= IMM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[15] <= IMM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMM[16] <= IMM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[0] <= JADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[1] <= JADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[2] <= JADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[3] <= JADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[4] <= JADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[5] <= JADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[6] <= JADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[7] <= JADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[8] <= JADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[9] <= JADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[10] <= JADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[11] <= JADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[12] <= JADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[13] <= JADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[14] <= JADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[15] <= JADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[16] <= JADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[17] <= JADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[18] <= JADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[19] <= JADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[20] <= JADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[21] <= JADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[22] <= JADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[23] <= JADDR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[24] <= JADDR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[25] <= JADDR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[26] <= JADDR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[27] <= JADDR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[28] <= JADDR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[29] <= JADDR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[30] <= JADDR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JADDR[31] <= JADDR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[0] <= OPCODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[1] <= OPCODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[2] <= OPCODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[3] <= OPCODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[4] <= OPCODE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[32] <= PC[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|SignExt:signext
SEin[0] => SEout[0].DATAIN
SEin[1] => SEout[1].DATAIN
SEin[2] => SEout[2].DATAIN
SEin[3] => SEout[3].DATAIN
SEin[4] => SEout[4].DATAIN
SEin[5] => SEout[5].DATAIN
SEin[6] => SEout[6].DATAIN
SEin[7] => SEout[7].DATAIN
SEin[8] => SEout[8].DATAIN
SEin[9] => SEout[9].DATAIN
SEin[10] => SEout[10].DATAIN
SEin[11] => SEout[11].DATAIN
SEin[12] => SEout[12].DATAIN
SEin[13] => SEout[13].DATAIN
SEin[14] => SEout[14].DATAIN
SEin[15] => SEout[15].DATAIN
SEin[16] => SEout[16].DATAIN
SEin[16] => SEout[31].DATAIN
SEin[16] => SEout[30].DATAIN
SEin[16] => SEout[29].DATAIN
SEin[16] => SEout[28].DATAIN
SEin[16] => SEout[27].DATAIN
SEin[16] => SEout[26].DATAIN
SEin[16] => SEout[25].DATAIN
SEin[16] => SEout[24].DATAIN
SEin[16] => SEout[23].DATAIN
SEin[16] => SEout[22].DATAIN
SEin[16] => SEout[21].DATAIN
SEin[16] => SEout[20].DATAIN
SEin[16] => SEout[19].DATAIN
SEin[16] => SEout[18].DATAIN
SEin[16] => SEout[17].DATAIN
SEout[0] <= SEin[0].DB_MAX_OUTPUT_PORT_TYPE
SEout[1] <= SEin[1].DB_MAX_OUTPUT_PORT_TYPE
SEout[2] <= SEin[2].DB_MAX_OUTPUT_PORT_TYPE
SEout[3] <= SEin[3].DB_MAX_OUTPUT_PORT_TYPE
SEout[4] <= SEin[4].DB_MAX_OUTPUT_PORT_TYPE
SEout[5] <= SEin[5].DB_MAX_OUTPUT_PORT_TYPE
SEout[6] <= SEin[6].DB_MAX_OUTPUT_PORT_TYPE
SEout[7] <= SEin[7].DB_MAX_OUTPUT_PORT_TYPE
SEout[8] <= SEin[8].DB_MAX_OUTPUT_PORT_TYPE
SEout[9] <= SEin[9].DB_MAX_OUTPUT_PORT_TYPE
SEout[10] <= SEin[10].DB_MAX_OUTPUT_PORT_TYPE
SEout[11] <= SEin[11].DB_MAX_OUTPUT_PORT_TYPE
SEout[12] <= SEin[12].DB_MAX_OUTPUT_PORT_TYPE
SEout[13] <= SEin[13].DB_MAX_OUTPUT_PORT_TYPE
SEout[14] <= SEin[14].DB_MAX_OUTPUT_PORT_TYPE
SEout[15] <= SEin[15].DB_MAX_OUTPUT_PORT_TYPE
SEout[16] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[17] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[18] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[19] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[20] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[21] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[22] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[23] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[24] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[25] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[26] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[27] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[28] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[29] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[30] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE
SEout[31] <= SEin[16].DB_MAX_OUTPUT_PORT_TYPE


|Processor|ControlUnit:ctrlunit
clk => RegSelector[0]~reg0.CLK
clk => RegSelector[1]~reg0.CLK
clk => RegWrite[0]~reg0.CLK
clk => MemWD[0]~reg0.CLK
clk => MemRD[0]~reg0.CLK
clk => BSelector[0]~reg0.CLK
OPCODE[0] => Decoder0.IN4
OPCODE[1] => Decoder0.IN3
OPCODE[2] => Decoder0.IN2
OPCODE[3] => Decoder0.IN1
OPCODE[4] => Decoder0.IN0
BOpCode[0] => Equal0.IN1
BOpCode[0] => Equal1.IN4
BOpCode[1] => Equal0.IN4
BOpCode[1] => Equal1.IN3
BOpCode[2] => Equal0.IN3
BOpCode[2] => Equal1.IN2
BOpCode[3] => Equal0.IN2
BOpCode[3] => Equal1.IN1
BOpCode[4] => Equal0.IN0
BOpCode[4] => Equal1.IN0
Zero[0] => always1.IN1
Zero[0] => always1.IN1
BSelector[0] <= BSelector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRD[0] <= MemRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWD[0] <= MemWD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite[0] <= RegWrite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegSelector[0] <= RegSelector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegSelector[1] <= RegSelector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSelect[0] <= PCSelect.DB_MAX_OUTPUT_PORT_TYPE
Enable1[0] <= <VCC>
Enable2[0] <= <VCC>
Enable3[0] <= <VCC>
Enable4[0] <= <VCC>


|Processor|MuxReg:reg1
Output[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Input0[0] => Mux4.IN1
Input0[1] => Mux3.IN1
Input0[2] => Mux2.IN1
Input0[3] => Mux1.IN1
Input0[4] => Mux0.IN1
Input1[0] => Mux4.IN2
Input1[1] => Mux3.IN2
Input1[2] => Mux2.IN2
Input1[3] => Mux1.IN2
Input1[4] => Mux0.IN2
Input2[0] => Mux4.IN3
Input2[1] => Mux3.IN3
Input2[2] => Mux2.IN3
Input2[3] => Mux1.IN3
Input2[4] => Mux0.IN3
Selector[0] => Mux0.IN5
Selector[0] => Mux1.IN5
Selector[0] => Mux2.IN5
Selector[0] => Mux3.IN5
Selector[0] => Mux4.IN5
Selector[1] => Mux0.IN4
Selector[1] => Mux1.IN4
Selector[1] => Mux2.IN4
Selector[1] => Mux3.IN4
Selector[1] => Mux4.IN4


|Processor|MuxReg:reg2
Output[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Input0[0] => Mux4.IN1
Input0[1] => Mux3.IN1
Input0[2] => Mux2.IN1
Input0[3] => Mux1.IN1
Input0[4] => Mux0.IN1
Input1[0] => Mux4.IN2
Input1[1] => Mux3.IN2
Input1[2] => Mux2.IN2
Input1[3] => Mux1.IN2
Input1[4] => Mux0.IN2
Input2[0] => Mux4.IN3
Input2[1] => Mux3.IN3
Input2[2] => Mux2.IN3
Input2[3] => Mux1.IN3
Input2[4] => Mux0.IN3
Selector[0] => Mux0.IN5
Selector[0] => Mux1.IN5
Selector[0] => Mux2.IN5
Selector[0] => Mux3.IN5
Selector[0] => Mux4.IN5
Selector[1] => Mux0.IN4
Selector[1] => Mux1.IN4
Selector[1] => Mux2.IN4
Selector[1] => Mux3.IN4
Selector[1] => Mux4.IN4


|Processor|RegisterBanc:regbank
ReadData1[0] <= Register.DATAOUT
ReadData1[1] <= Register.DATAOUT1
ReadData1[2] <= Register.DATAOUT2
ReadData1[3] <= Register.DATAOUT3
ReadData1[4] <= Register.DATAOUT4
ReadData1[5] <= Register.DATAOUT5
ReadData1[6] <= Register.DATAOUT6
ReadData1[7] <= Register.DATAOUT7
ReadData1[8] <= Register.DATAOUT8
ReadData1[9] <= Register.DATAOUT9
ReadData1[10] <= Register.DATAOUT10
ReadData1[11] <= Register.DATAOUT11
ReadData1[12] <= Register.DATAOUT12
ReadData1[13] <= Register.DATAOUT13
ReadData1[14] <= Register.DATAOUT14
ReadData1[15] <= Register.DATAOUT15
ReadData1[16] <= Register.DATAOUT16
ReadData1[17] <= Register.DATAOUT17
ReadData1[18] <= Register.DATAOUT18
ReadData1[19] <= Register.DATAOUT19
ReadData1[20] <= Register.DATAOUT20
ReadData1[21] <= Register.DATAOUT21
ReadData1[22] <= Register.DATAOUT22
ReadData1[23] <= Register.DATAOUT23
ReadData1[24] <= Register.DATAOUT24
ReadData1[25] <= Register.DATAOUT25
ReadData1[26] <= Register.DATAOUT26
ReadData1[27] <= Register.DATAOUT27
ReadData1[28] <= Register.DATAOUT28
ReadData1[29] <= Register.DATAOUT29
ReadData1[30] <= Register.DATAOUT30
ReadData1[31] <= Register.DATAOUT31
ReadData2[0] <= Register.PORTBDATAOUT
ReadData2[1] <= Register.PORTBDATAOUT1
ReadData2[2] <= Register.PORTBDATAOUT2
ReadData2[3] <= Register.PORTBDATAOUT3
ReadData2[4] <= Register.PORTBDATAOUT4
ReadData2[5] <= Register.PORTBDATAOUT5
ReadData2[6] <= Register.PORTBDATAOUT6
ReadData2[7] <= Register.PORTBDATAOUT7
ReadData2[8] <= Register.PORTBDATAOUT8
ReadData2[9] <= Register.PORTBDATAOUT9
ReadData2[10] <= Register.PORTBDATAOUT10
ReadData2[11] <= Register.PORTBDATAOUT11
ReadData2[12] <= Register.PORTBDATAOUT12
ReadData2[13] <= Register.PORTBDATAOUT13
ReadData2[14] <= Register.PORTBDATAOUT14
ReadData2[15] <= Register.PORTBDATAOUT15
ReadData2[16] <= Register.PORTBDATAOUT16
ReadData2[17] <= Register.PORTBDATAOUT17
ReadData2[18] <= Register.PORTBDATAOUT18
ReadData2[19] <= Register.PORTBDATAOUT19
ReadData2[20] <= Register.PORTBDATAOUT20
ReadData2[21] <= Register.PORTBDATAOUT21
ReadData2[22] <= Register.PORTBDATAOUT22
ReadData2[23] <= Register.PORTBDATAOUT23
ReadData2[24] <= Register.PORTBDATAOUT24
ReadData2[25] <= Register.PORTBDATAOUT25
ReadData2[26] <= Register.PORTBDATAOUT26
ReadData2[27] <= Register.PORTBDATAOUT27
ReadData2[28] <= Register.PORTBDATAOUT28
ReadData2[29] <= Register.PORTBDATAOUT29
ReadData2[30] <= Register.PORTBDATAOUT30
ReadData2[31] <= Register.PORTBDATAOUT31
WriteData[0] => Register.data_a[0].DATAIN
WriteData[0] => Register.DATAIN
WriteData[1] => Register.data_a[1].DATAIN
WriteData[1] => Register.DATAIN1
WriteData[2] => Register.data_a[2].DATAIN
WriteData[2] => Register.DATAIN2
WriteData[3] => Register.data_a[3].DATAIN
WriteData[3] => Register.DATAIN3
WriteData[4] => Register.data_a[4].DATAIN
WriteData[4] => Register.DATAIN4
WriteData[5] => Register.data_a[5].DATAIN
WriteData[5] => Register.DATAIN5
WriteData[6] => Register.data_a[6].DATAIN
WriteData[6] => Register.DATAIN6
WriteData[7] => Register.data_a[7].DATAIN
WriteData[7] => Register.DATAIN7
WriteData[8] => Register.data_a[8].DATAIN
WriteData[8] => Register.DATAIN8
WriteData[9] => Register.data_a[9].DATAIN
WriteData[9] => Register.DATAIN9
WriteData[10] => Register.data_a[10].DATAIN
WriteData[10] => Register.DATAIN10
WriteData[11] => Register.data_a[11].DATAIN
WriteData[11] => Register.DATAIN11
WriteData[12] => Register.data_a[12].DATAIN
WriteData[12] => Register.DATAIN12
WriteData[13] => Register.data_a[13].DATAIN
WriteData[13] => Register.DATAIN13
WriteData[14] => Register.data_a[14].DATAIN
WriteData[14] => Register.DATAIN14
WriteData[15] => Register.data_a[15].DATAIN
WriteData[15] => Register.DATAIN15
WriteData[16] => Register.data_a[16].DATAIN
WriteData[16] => Register.DATAIN16
WriteData[17] => Register.data_a[17].DATAIN
WriteData[17] => Register.DATAIN17
WriteData[18] => Register.data_a[18].DATAIN
WriteData[18] => Register.DATAIN18
WriteData[19] => Register.data_a[19].DATAIN
WriteData[19] => Register.DATAIN19
WriteData[20] => Register.data_a[20].DATAIN
WriteData[20] => Register.DATAIN20
WriteData[21] => Register.data_a[21].DATAIN
WriteData[21] => Register.DATAIN21
WriteData[22] => Register.data_a[22].DATAIN
WriteData[22] => Register.DATAIN22
WriteData[23] => Register.data_a[23].DATAIN
WriteData[23] => Register.DATAIN23
WriteData[24] => Register.data_a[24].DATAIN
WriteData[24] => Register.DATAIN24
WriteData[25] => Register.data_a[25].DATAIN
WriteData[25] => Register.DATAIN25
WriteData[26] => Register.data_a[26].DATAIN
WriteData[26] => Register.DATAIN26
WriteData[27] => Register.data_a[27].DATAIN
WriteData[27] => Register.DATAIN27
WriteData[28] => Register.data_a[28].DATAIN
WriteData[28] => Register.DATAIN28
WriteData[29] => Register.data_a[29].DATAIN
WriteData[29] => Register.DATAIN29
WriteData[30] => Register.data_a[30].DATAIN
WriteData[30] => Register.DATAIN30
WriteData[31] => Register.data_a[31].DATAIN
WriteData[31] => Register.DATAIN31
ReadAddr1[0] => Register.RADDR
ReadAddr1[1] => Register.RADDR1
ReadAddr1[2] => Register.RADDR2
ReadAddr1[3] => Register.RADDR3
ReadAddr1[4] => Register.RADDR4
ReadAddr2[0] => Register.PORTBRADDR
ReadAddr2[1] => Register.PORTBRADDR1
ReadAddr2[2] => Register.PORTBRADDR2
ReadAddr2[3] => Register.PORTBRADDR3
ReadAddr2[4] => Register.PORTBRADDR4
WriteAddr[0] => Register.waddr_a[0].DATAIN
WriteAddr[0] => Register.WADDR
WriteAddr[1] => Register.waddr_a[1].DATAIN
WriteAddr[1] => Register.WADDR1
WriteAddr[2] => Register.waddr_a[2].DATAIN
WriteAddr[2] => Register.WADDR2
WriteAddr[3] => Register.waddr_a[3].DATAIN
WriteAddr[3] => Register.WADDR3
WriteAddr[4] => Register.waddr_a[4].DATAIN
WriteAddr[4] => Register.WADDR4
RegWrite => Register.we_a.DATAIN
RegWrite => Register.WE
clk => Register.we_a.CLK
clk => Register.waddr_a[4].CLK
clk => Register.waddr_a[3].CLK
clk => Register.waddr_a[2].CLK
clk => Register.waddr_a[1].CLK
clk => Register.waddr_a[0].CLK
clk => Register.data_a[31].CLK
clk => Register.data_a[30].CLK
clk => Register.data_a[29].CLK
clk => Register.data_a[28].CLK
clk => Register.data_a[27].CLK
clk => Register.data_a[26].CLK
clk => Register.data_a[25].CLK
clk => Register.data_a[24].CLK
clk => Register.data_a[23].CLK
clk => Register.data_a[22].CLK
clk => Register.data_a[21].CLK
clk => Register.data_a[20].CLK
clk => Register.data_a[19].CLK
clk => Register.data_a[18].CLK
clk => Register.data_a[17].CLK
clk => Register.data_a[16].CLK
clk => Register.data_a[15].CLK
clk => Register.data_a[14].CLK
clk => Register.data_a[13].CLK
clk => Register.data_a[12].CLK
clk => Register.data_a[11].CLK
clk => Register.data_a[10].CLK
clk => Register.data_a[9].CLK
clk => Register.data_a[8].CLK
clk => Register.data_a[7].CLK
clk => Register.data_a[6].CLK
clk => Register.data_a[5].CLK
clk => Register.data_a[4].CLK
clk => Register.data_a[3].CLK
clk => Register.data_a[2].CLK
clk => Register.data_a[1].CLK
clk => Register.data_a[0].CLK
clk => Register.CLK0


|Processor|ID_Ex:idex
clk => REGWRITE[0]~reg0.CLK
clk => MEMRD[0]~reg0.CLK
clk => MEMWD[0]~reg0.CLK
clk => IMMVALUE[0]~reg0.CLK
clk => IMMVALUE[1]~reg0.CLK
clk => IMMVALUE[2]~reg0.CLK
clk => IMMVALUE[3]~reg0.CLK
clk => IMMVALUE[4]~reg0.CLK
clk => IMMVALUE[5]~reg0.CLK
clk => IMMVALUE[6]~reg0.CLK
clk => IMMVALUE[7]~reg0.CLK
clk => IMMVALUE[8]~reg0.CLK
clk => IMMVALUE[9]~reg0.CLK
clk => IMMVALUE[10]~reg0.CLK
clk => IMMVALUE[11]~reg0.CLK
clk => IMMVALUE[12]~reg0.CLK
clk => IMMVALUE[13]~reg0.CLK
clk => IMMVALUE[14]~reg0.CLK
clk => IMMVALUE[15]~reg0.CLK
clk => IMMVALUE[16]~reg0.CLK
clk => IMMVALUE[17]~reg0.CLK
clk => IMMVALUE[18]~reg0.CLK
clk => IMMVALUE[19]~reg0.CLK
clk => IMMVALUE[20]~reg0.CLK
clk => IMMVALUE[21]~reg0.CLK
clk => IMMVALUE[22]~reg0.CLK
clk => IMMVALUE[23]~reg0.CLK
clk => IMMVALUE[24]~reg0.CLK
clk => IMMVALUE[25]~reg0.CLK
clk => IMMVALUE[26]~reg0.CLK
clk => IMMVALUE[27]~reg0.CLK
clk => IMMVALUE[28]~reg0.CLK
clk => IMMVALUE[29]~reg0.CLK
clk => IMMVALUE[30]~reg0.CLK
clk => IMMVALUE[31]~reg0.CLK
clk => RVALUE2[0]~reg0.CLK
clk => RVALUE2[1]~reg0.CLK
clk => RVALUE2[2]~reg0.CLK
clk => RVALUE2[3]~reg0.CLK
clk => RVALUE2[4]~reg0.CLK
clk => RVALUE2[5]~reg0.CLK
clk => RVALUE2[6]~reg0.CLK
clk => RVALUE2[7]~reg0.CLK
clk => RVALUE2[8]~reg0.CLK
clk => RVALUE2[9]~reg0.CLK
clk => RVALUE2[10]~reg0.CLK
clk => RVALUE2[11]~reg0.CLK
clk => RVALUE2[12]~reg0.CLK
clk => RVALUE2[13]~reg0.CLK
clk => RVALUE2[14]~reg0.CLK
clk => RVALUE2[15]~reg0.CLK
clk => RVALUE2[16]~reg0.CLK
clk => RVALUE2[17]~reg0.CLK
clk => RVALUE2[18]~reg0.CLK
clk => RVALUE2[19]~reg0.CLK
clk => RVALUE2[20]~reg0.CLK
clk => RVALUE2[21]~reg0.CLK
clk => RVALUE2[22]~reg0.CLK
clk => RVALUE2[23]~reg0.CLK
clk => RVALUE2[24]~reg0.CLK
clk => RVALUE2[25]~reg0.CLK
clk => RVALUE2[26]~reg0.CLK
clk => RVALUE2[27]~reg0.CLK
clk => RVALUE2[28]~reg0.CLK
clk => RVALUE2[29]~reg0.CLK
clk => RVALUE2[30]~reg0.CLK
clk => RVALUE2[31]~reg0.CLK
clk => RVALUE1[0]~reg0.CLK
clk => RVALUE1[1]~reg0.CLK
clk => RVALUE1[2]~reg0.CLK
clk => RVALUE1[3]~reg0.CLK
clk => RVALUE1[4]~reg0.CLK
clk => RVALUE1[5]~reg0.CLK
clk => RVALUE1[6]~reg0.CLK
clk => RVALUE1[7]~reg0.CLK
clk => RVALUE1[8]~reg0.CLK
clk => RVALUE1[9]~reg0.CLK
clk => RVALUE1[10]~reg0.CLK
clk => RVALUE1[11]~reg0.CLK
clk => RVALUE1[12]~reg0.CLK
clk => RVALUE1[13]~reg0.CLK
clk => RVALUE1[14]~reg0.CLK
clk => RVALUE1[15]~reg0.CLK
clk => RVALUE1[16]~reg0.CLK
clk => RVALUE1[17]~reg0.CLK
clk => RVALUE1[18]~reg0.CLK
clk => RVALUE1[19]~reg0.CLK
clk => RVALUE1[20]~reg0.CLK
clk => RVALUE1[21]~reg0.CLK
clk => RVALUE1[22]~reg0.CLK
clk => RVALUE1[23]~reg0.CLK
clk => RVALUE1[24]~reg0.CLK
clk => RVALUE1[25]~reg0.CLK
clk => RVALUE1[26]~reg0.CLK
clk => RVALUE1[27]~reg0.CLK
clk => RVALUE1[28]~reg0.CLK
clk => RVALUE1[29]~reg0.CLK
clk => RVALUE1[30]~reg0.CLK
clk => RVALUE1[31]~reg0.CLK
clk => RD[0]~reg0.CLK
clk => RD[1]~reg0.CLK
clk => RD[2]~reg0.CLK
clk => RD[3]~reg0.CLK
clk => RD[4]~reg0.CLK
clk => BSELECTOR[0]~reg0.CLK
clk => OPCODE[0]~reg0.CLK
clk => OPCODE[1]~reg0.CLK
clk => OPCODE[2]~reg0.CLK
clk => OPCODE[3]~reg0.CLK
clk => OPCODE[4]~reg0.CLK
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => OPCODE.OUTPUTSELECT
Reset => BSELECTOR.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RD.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE1.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => RVALUE2.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => IMMVALUE.OUTPUTSELECT
Reset => MEMWD.OUTPUTSELECT
Reset => MEMRD.OUTPUTSELECT
Reset => REGWRITE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => OPCODE.OUTPUTSELECT
Enable => BSELECTOR.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE1.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => RVALUE2.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => IMMVALUE.OUTPUTSELECT
Enable => MEMWD.OUTPUTSELECT
Enable => MEMRD.OUTPUTSELECT
Enable => REGWRITE.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Enable => RD.OUTPUTSELECT
Opcode[0] => OPCODE.DATAB
Opcode[1] => OPCODE.DATAB
Opcode[2] => OPCODE.DATAB
Opcode[3] => OPCODE.DATAB
Opcode[4] => OPCODE.DATAB
BSelector[0] => BSELECTOR.DATAB
Rd[0] => RD.DATAB
Rd[1] => RD.DATAB
Rd[2] => RD.DATAB
Rd[3] => RD.DATAB
Rd[4] => RD.DATAB
RValue1[0] => RVALUE1.DATAB
RValue1[1] => RVALUE1.DATAB
RValue1[2] => RVALUE1.DATAB
RValue1[3] => RVALUE1.DATAB
RValue1[4] => RVALUE1.DATAB
RValue1[5] => RVALUE1.DATAB
RValue1[6] => RVALUE1.DATAB
RValue1[7] => RVALUE1.DATAB
RValue1[8] => RVALUE1.DATAB
RValue1[9] => RVALUE1.DATAB
RValue1[10] => RVALUE1.DATAB
RValue1[11] => RVALUE1.DATAB
RValue1[12] => RVALUE1.DATAB
RValue1[13] => RVALUE1.DATAB
RValue1[14] => RVALUE1.DATAB
RValue1[15] => RVALUE1.DATAB
RValue1[16] => RVALUE1.DATAB
RValue1[17] => RVALUE1.DATAB
RValue1[18] => RVALUE1.DATAB
RValue1[19] => RVALUE1.DATAB
RValue1[20] => RVALUE1.DATAB
RValue1[21] => RVALUE1.DATAB
RValue1[22] => RVALUE1.DATAB
RValue1[23] => RVALUE1.DATAB
RValue1[24] => RVALUE1.DATAB
RValue1[25] => RVALUE1.DATAB
RValue1[26] => RVALUE1.DATAB
RValue1[27] => RVALUE1.DATAB
RValue1[28] => RVALUE1.DATAB
RValue1[29] => RVALUE1.DATAB
RValue1[30] => RVALUE1.DATAB
RValue1[31] => RVALUE1.DATAB
RValue2[0] => RVALUE2.DATAB
RValue2[1] => RVALUE2.DATAB
RValue2[2] => RVALUE2.DATAB
RValue2[3] => RVALUE2.DATAB
RValue2[4] => RVALUE2.DATAB
RValue2[5] => RVALUE2.DATAB
RValue2[6] => RVALUE2.DATAB
RValue2[7] => RVALUE2.DATAB
RValue2[8] => RVALUE2.DATAB
RValue2[9] => RVALUE2.DATAB
RValue2[10] => RVALUE2.DATAB
RValue2[11] => RVALUE2.DATAB
RValue2[12] => RVALUE2.DATAB
RValue2[13] => RVALUE2.DATAB
RValue2[14] => RVALUE2.DATAB
RValue2[15] => RVALUE2.DATAB
RValue2[16] => RVALUE2.DATAB
RValue2[17] => RVALUE2.DATAB
RValue2[18] => RVALUE2.DATAB
RValue2[19] => RVALUE2.DATAB
RValue2[20] => RVALUE2.DATAB
RValue2[21] => RVALUE2.DATAB
RValue2[22] => RVALUE2.DATAB
RValue2[23] => RVALUE2.DATAB
RValue2[24] => RVALUE2.DATAB
RValue2[25] => RVALUE2.DATAB
RValue2[26] => RVALUE2.DATAB
RValue2[27] => RVALUE2.DATAB
RValue2[28] => RVALUE2.DATAB
RValue2[29] => RVALUE2.DATAB
RValue2[30] => RVALUE2.DATAB
RValue2[31] => RVALUE2.DATAB
ImmValue[0] => IMMVALUE.DATAB
ImmValue[1] => IMMVALUE.DATAB
ImmValue[2] => IMMVALUE.DATAB
ImmValue[3] => IMMVALUE.DATAB
ImmValue[4] => IMMVALUE.DATAB
ImmValue[5] => IMMVALUE.DATAB
ImmValue[6] => IMMVALUE.DATAB
ImmValue[7] => IMMVALUE.DATAB
ImmValue[8] => IMMVALUE.DATAB
ImmValue[9] => IMMVALUE.DATAB
ImmValue[10] => IMMVALUE.DATAB
ImmValue[11] => IMMVALUE.DATAB
ImmValue[12] => IMMVALUE.DATAB
ImmValue[13] => IMMVALUE.DATAB
ImmValue[14] => IMMVALUE.DATAB
ImmValue[15] => IMMVALUE.DATAB
ImmValue[16] => IMMVALUE.DATAB
ImmValue[17] => IMMVALUE.DATAB
ImmValue[18] => IMMVALUE.DATAB
ImmValue[19] => IMMVALUE.DATAB
ImmValue[20] => IMMVALUE.DATAB
ImmValue[21] => IMMVALUE.DATAB
ImmValue[22] => IMMVALUE.DATAB
ImmValue[23] => IMMVALUE.DATAB
ImmValue[24] => IMMVALUE.DATAB
ImmValue[25] => IMMVALUE.DATAB
ImmValue[26] => IMMVALUE.DATAB
ImmValue[27] => IMMVALUE.DATAB
ImmValue[28] => IMMVALUE.DATAB
ImmValue[29] => IMMVALUE.DATAB
ImmValue[30] => IMMVALUE.DATAB
ImmValue[31] => IMMVALUE.DATAB
MemRD[0] => MEMRD.DATAB
memWD[0] => MEMWD.DATAB
RegWrite[0] => REGWRITE.DATAB
OPCODE[0] <= OPCODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[1] <= OPCODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[2] <= OPCODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[3] <= OPCODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[4] <= OPCODE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BSELECTOR[0] <= BSELECTOR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[0] <= RD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= RD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= RD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[3] <= RD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD[4] <= RD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[0] <= RVALUE1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[1] <= RVALUE1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[2] <= RVALUE1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[3] <= RVALUE1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[4] <= RVALUE1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[5] <= RVALUE1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[6] <= RVALUE1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[7] <= RVALUE1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[8] <= RVALUE1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[9] <= RVALUE1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[10] <= RVALUE1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[11] <= RVALUE1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[12] <= RVALUE1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[13] <= RVALUE1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[14] <= RVALUE1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[15] <= RVALUE1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[16] <= RVALUE1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[17] <= RVALUE1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[18] <= RVALUE1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[19] <= RVALUE1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[20] <= RVALUE1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[21] <= RVALUE1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[22] <= RVALUE1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[23] <= RVALUE1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[24] <= RVALUE1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[25] <= RVALUE1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[26] <= RVALUE1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[27] <= RVALUE1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[28] <= RVALUE1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[29] <= RVALUE1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[30] <= RVALUE1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE1[31] <= RVALUE1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[0] <= RVALUE2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[1] <= RVALUE2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[2] <= RVALUE2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[3] <= RVALUE2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[4] <= RVALUE2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[5] <= RVALUE2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[6] <= RVALUE2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[7] <= RVALUE2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[8] <= RVALUE2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[9] <= RVALUE2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[10] <= RVALUE2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[11] <= RVALUE2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[12] <= RVALUE2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[13] <= RVALUE2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[14] <= RVALUE2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[15] <= RVALUE2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[16] <= RVALUE2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[17] <= RVALUE2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[18] <= RVALUE2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[19] <= RVALUE2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[20] <= RVALUE2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[21] <= RVALUE2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[22] <= RVALUE2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[23] <= RVALUE2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[24] <= RVALUE2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[25] <= RVALUE2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[26] <= RVALUE2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[27] <= RVALUE2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[28] <= RVALUE2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[29] <= RVALUE2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[30] <= RVALUE2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RVALUE2[31] <= RVALUE2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[0] <= IMMVALUE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[1] <= IMMVALUE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[2] <= IMMVALUE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[3] <= IMMVALUE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[4] <= IMMVALUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[5] <= IMMVALUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[6] <= IMMVALUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[7] <= IMMVALUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[8] <= IMMVALUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[9] <= IMMVALUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[10] <= IMMVALUE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[11] <= IMMVALUE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[12] <= IMMVALUE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[13] <= IMMVALUE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[14] <= IMMVALUE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[15] <= IMMVALUE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[16] <= IMMVALUE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[17] <= IMMVALUE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[18] <= IMMVALUE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[19] <= IMMVALUE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[20] <= IMMVALUE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[21] <= IMMVALUE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[22] <= IMMVALUE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[23] <= IMMVALUE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[24] <= IMMVALUE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[25] <= IMMVALUE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[26] <= IMMVALUE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[27] <= IMMVALUE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[28] <= IMMVALUE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[29] <= IMMVALUE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[30] <= IMMVALUE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IMMVALUE[31] <= IMMVALUE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWD[0] <= MEMWD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMRD[0] <= MEMRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWRITE[0] <= REGWRITE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|MuxData:alumuxB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[16] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[17] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[18] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[19] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[20] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[21] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[22] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[23] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[24] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[25] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[26] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[27] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[28] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[29] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[30] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[31] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Input0[0] => Output.DATAA
Input0[1] => Output.DATAA
Input0[2] => Output.DATAA
Input0[3] => Output.DATAA
Input0[4] => Output.DATAA
Input0[5] => Output.DATAA
Input0[6] => Output.DATAA
Input0[7] => Output.DATAA
Input0[8] => Output.DATAA
Input0[9] => Output.DATAA
Input0[10] => Output.DATAA
Input0[11] => Output.DATAA
Input0[12] => Output.DATAA
Input0[13] => Output.DATAA
Input0[14] => Output.DATAA
Input0[15] => Output.DATAA
Input0[16] => Output.DATAA
Input0[17] => Output.DATAA
Input0[18] => Output.DATAA
Input0[19] => Output.DATAA
Input0[20] => Output.DATAA
Input0[21] => Output.DATAA
Input0[22] => Output.DATAA
Input0[23] => Output.DATAA
Input0[24] => Output.DATAA
Input0[25] => Output.DATAA
Input0[26] => Output.DATAA
Input0[27] => Output.DATAA
Input0[28] => Output.DATAA
Input0[29] => Output.DATAA
Input0[30] => Output.DATAA
Input0[31] => Output.DATAA
Input1[0] => Output.DATAB
Input1[1] => Output.DATAB
Input1[2] => Output.DATAB
Input1[3] => Output.DATAB
Input1[4] => Output.DATAB
Input1[5] => Output.DATAB
Input1[6] => Output.DATAB
Input1[7] => Output.DATAB
Input1[8] => Output.DATAB
Input1[9] => Output.DATAB
Input1[10] => Output.DATAB
Input1[11] => Output.DATAB
Input1[12] => Output.DATAB
Input1[13] => Output.DATAB
Input1[14] => Output.DATAB
Input1[15] => Output.DATAB
Input1[16] => Output.DATAB
Input1[17] => Output.DATAB
Input1[18] => Output.DATAB
Input1[19] => Output.DATAB
Input1[20] => Output.DATAB
Input1[21] => Output.DATAB
Input1[22] => Output.DATAB
Input1[23] => Output.DATAB
Input1[24] => Output.DATAB
Input1[25] => Output.DATAB
Input1[26] => Output.DATAB
Input1[27] => Output.DATAB
Input1[28] => Output.DATAB
Input1[29] => Output.DATAB
Input1[30] => Output.DATAB
Input1[31] => Output.DATAB
Selector[0] => Decoder0.IN0


|Processor|ALU:alu
A[0] => Add0.IN64
A[0] => Mult0.IN31
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ShiftRight0.IN32
A[0] => ShiftLeft0.IN32
A[0] => Add1.IN32
A[0] => LessThan0.IN32
A[0] => Equal0.IN31
A[1] => Add0.IN63
A[1] => Mult0.IN30
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ShiftRight0.IN31
A[1] => ShiftLeft0.IN31
A[1] => Add1.IN31
A[1] => LessThan0.IN31
A[1] => Equal0.IN30
A[2] => Add0.IN62
A[2] => Mult0.IN29
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ShiftRight0.IN30
A[2] => ShiftLeft0.IN30
A[2] => Add1.IN30
A[2] => LessThan0.IN30
A[2] => Equal0.IN29
A[3] => Add0.IN61
A[3] => Mult0.IN28
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ShiftRight0.IN29
A[3] => ShiftLeft0.IN29
A[3] => Add1.IN29
A[3] => LessThan0.IN29
A[3] => Equal0.IN28
A[4] => Add0.IN60
A[4] => Mult0.IN27
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ShiftRight0.IN28
A[4] => ShiftLeft0.IN28
A[4] => Add1.IN28
A[4] => LessThan0.IN28
A[4] => Equal0.IN27
A[5] => Add0.IN59
A[5] => Mult0.IN26
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ShiftRight0.IN27
A[5] => ShiftLeft0.IN27
A[5] => Add1.IN27
A[5] => LessThan0.IN27
A[5] => Equal0.IN26
A[6] => Add0.IN58
A[6] => Mult0.IN25
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ShiftRight0.IN26
A[6] => ShiftLeft0.IN26
A[6] => Add1.IN26
A[6] => LessThan0.IN26
A[6] => Equal0.IN25
A[7] => Add0.IN57
A[7] => Mult0.IN24
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ShiftRight0.IN25
A[7] => ShiftLeft0.IN25
A[7] => Add1.IN25
A[7] => LessThan0.IN25
A[7] => Equal0.IN24
A[8] => Add0.IN56
A[8] => Mult0.IN23
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ShiftRight0.IN24
A[8] => ShiftLeft0.IN24
A[8] => Add1.IN24
A[8] => LessThan0.IN24
A[8] => Equal0.IN23
A[9] => Add0.IN55
A[9] => Mult0.IN22
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ShiftRight0.IN23
A[9] => ShiftLeft0.IN23
A[9] => Add1.IN23
A[9] => LessThan0.IN23
A[9] => Equal0.IN22
A[10] => Add0.IN54
A[10] => Mult0.IN21
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ShiftRight0.IN22
A[10] => ShiftLeft0.IN22
A[10] => Add1.IN22
A[10] => LessThan0.IN22
A[10] => Equal0.IN21
A[11] => Add0.IN53
A[11] => Mult0.IN20
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ShiftRight0.IN21
A[11] => ShiftLeft0.IN21
A[11] => Add1.IN21
A[11] => LessThan0.IN21
A[11] => Equal0.IN20
A[12] => Add0.IN52
A[12] => Mult0.IN19
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ShiftRight0.IN20
A[12] => ShiftLeft0.IN20
A[12] => Add1.IN20
A[12] => LessThan0.IN20
A[12] => Equal0.IN19
A[13] => Add0.IN51
A[13] => Mult0.IN18
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ShiftRight0.IN19
A[13] => ShiftLeft0.IN19
A[13] => Add1.IN19
A[13] => LessThan0.IN19
A[13] => Equal0.IN18
A[14] => Add0.IN50
A[14] => Mult0.IN17
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ShiftRight0.IN18
A[14] => ShiftLeft0.IN18
A[14] => Add1.IN18
A[14] => LessThan0.IN18
A[14] => Equal0.IN17
A[15] => Add0.IN49
A[15] => Mult0.IN16
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ShiftRight0.IN17
A[15] => ShiftLeft0.IN17
A[15] => Add1.IN17
A[15] => LessThan0.IN17
A[15] => Equal0.IN16
A[16] => Add0.IN48
A[16] => Mult0.IN15
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => ShiftRight0.IN16
A[16] => ShiftLeft0.IN16
A[16] => Add1.IN16
A[16] => LessThan0.IN16
A[16] => Equal0.IN15
A[17] => Add0.IN47
A[17] => Mult0.IN14
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => ShiftRight0.IN15
A[17] => ShiftLeft0.IN15
A[17] => Add1.IN15
A[17] => LessThan0.IN15
A[17] => Equal0.IN14
A[18] => Add0.IN46
A[18] => Mult0.IN13
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => ShiftRight0.IN14
A[18] => ShiftLeft0.IN14
A[18] => Add1.IN14
A[18] => LessThan0.IN14
A[18] => Equal0.IN13
A[19] => Add0.IN45
A[19] => Mult0.IN12
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => ShiftRight0.IN13
A[19] => ShiftLeft0.IN13
A[19] => Add1.IN13
A[19] => LessThan0.IN13
A[19] => Equal0.IN12
A[20] => Add0.IN44
A[20] => Mult0.IN11
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => ShiftRight0.IN12
A[20] => ShiftLeft0.IN12
A[20] => Add1.IN12
A[20] => LessThan0.IN12
A[20] => Equal0.IN11
A[21] => Add0.IN43
A[21] => Mult0.IN10
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => ShiftRight0.IN11
A[21] => ShiftLeft0.IN11
A[21] => Add1.IN11
A[21] => LessThan0.IN11
A[21] => Equal0.IN10
A[22] => Add0.IN42
A[22] => Mult0.IN9
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => ShiftRight0.IN10
A[22] => ShiftLeft0.IN10
A[22] => Add1.IN10
A[22] => LessThan0.IN10
A[22] => Equal0.IN9
A[23] => Add0.IN41
A[23] => Mult0.IN8
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => ShiftRight0.IN9
A[23] => ShiftLeft0.IN9
A[23] => Add1.IN9
A[23] => LessThan0.IN9
A[23] => Equal0.IN8
A[24] => Add0.IN40
A[24] => Mult0.IN7
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => ShiftRight0.IN8
A[24] => ShiftLeft0.IN8
A[24] => Add1.IN8
A[24] => LessThan0.IN8
A[24] => Equal0.IN7
A[25] => Add0.IN39
A[25] => Mult0.IN6
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => ShiftRight0.IN7
A[25] => ShiftLeft0.IN7
A[25] => Add1.IN7
A[25] => LessThan0.IN7
A[25] => Equal0.IN6
A[26] => Add0.IN38
A[26] => Mult0.IN5
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => ShiftRight0.IN6
A[26] => ShiftLeft0.IN6
A[26] => Add1.IN6
A[26] => LessThan0.IN6
A[26] => Equal0.IN5
A[27] => Add0.IN37
A[27] => Mult0.IN4
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => ShiftRight0.IN5
A[27] => ShiftLeft0.IN5
A[27] => Add1.IN5
A[27] => LessThan0.IN5
A[27] => Equal0.IN4
A[28] => Add0.IN36
A[28] => Mult0.IN3
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => ShiftRight0.IN4
A[28] => ShiftLeft0.IN4
A[28] => Add1.IN4
A[28] => LessThan0.IN4
A[28] => Equal0.IN3
A[29] => Add0.IN35
A[29] => Mult0.IN2
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => ShiftRight0.IN3
A[29] => ShiftLeft0.IN3
A[29] => Add1.IN3
A[29] => LessThan0.IN3
A[29] => Equal0.IN2
A[30] => Add0.IN34
A[30] => Mult0.IN1
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => ShiftRight0.IN2
A[30] => ShiftLeft0.IN2
A[30] => Add1.IN2
A[30] => LessThan0.IN2
A[30] => Equal0.IN1
A[31] => Add0.IN33
A[31] => Mult0.IN0
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => ShiftRight0.IN1
A[31] => ShiftLeft0.IN1
A[31] => Add1.IN1
A[31] => LessThan0.IN1
A[31] => Equal0.IN0
B[0] => Mult0.IN63
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ShiftRight0.IN64
B[0] => ShiftLeft0.IN64
B[0] => Add1.IN64
B[0] => LessThan0.IN64
B[0] => Equal0.IN63
B[0] => Add0.IN32
B[1] => Mult0.IN62
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ShiftRight0.IN63
B[1] => ShiftLeft0.IN63
B[1] => Add1.IN63
B[1] => LessThan0.IN63
B[1] => Equal0.IN62
B[1] => Add0.IN31
B[2] => Mult0.IN61
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ShiftRight0.IN62
B[2] => ShiftLeft0.IN62
B[2] => Add1.IN62
B[2] => LessThan0.IN62
B[2] => Equal0.IN61
B[2] => Add0.IN30
B[3] => Mult0.IN60
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ShiftRight0.IN61
B[3] => ShiftLeft0.IN61
B[3] => Add1.IN61
B[3] => LessThan0.IN61
B[3] => Equal0.IN60
B[3] => Add0.IN29
B[4] => Mult0.IN59
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ShiftRight0.IN60
B[4] => ShiftLeft0.IN60
B[4] => Add1.IN60
B[4] => LessThan0.IN60
B[4] => Equal0.IN59
B[4] => Add0.IN28
B[5] => Mult0.IN58
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ShiftRight0.IN59
B[5] => ShiftLeft0.IN59
B[5] => Add1.IN59
B[5] => LessThan0.IN59
B[5] => Equal0.IN58
B[5] => Add0.IN27
B[6] => Mult0.IN57
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ShiftRight0.IN58
B[6] => ShiftLeft0.IN58
B[6] => Add1.IN58
B[6] => LessThan0.IN58
B[6] => Equal0.IN57
B[6] => Add0.IN26
B[7] => Mult0.IN56
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ShiftRight0.IN57
B[7] => ShiftLeft0.IN57
B[7] => Add1.IN57
B[7] => LessThan0.IN57
B[7] => Equal0.IN56
B[7] => Add0.IN25
B[8] => Mult0.IN55
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ShiftRight0.IN56
B[8] => ShiftLeft0.IN56
B[8] => Add1.IN56
B[8] => LessThan0.IN56
B[8] => Equal0.IN55
B[8] => Add0.IN24
B[9] => Mult0.IN54
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ShiftRight0.IN55
B[9] => ShiftLeft0.IN55
B[9] => Add1.IN55
B[9] => LessThan0.IN55
B[9] => Equal0.IN54
B[9] => Add0.IN23
B[10] => Mult0.IN53
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ShiftRight0.IN54
B[10] => ShiftLeft0.IN54
B[10] => Add1.IN54
B[10] => LessThan0.IN54
B[10] => Equal0.IN53
B[10] => Add0.IN22
B[11] => Mult0.IN52
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ShiftRight0.IN53
B[11] => ShiftLeft0.IN53
B[11] => Add1.IN53
B[11] => LessThan0.IN53
B[11] => Equal0.IN52
B[11] => Add0.IN21
B[12] => Mult0.IN51
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ShiftRight0.IN52
B[12] => ShiftLeft0.IN52
B[12] => Add1.IN52
B[12] => LessThan0.IN52
B[12] => Equal0.IN51
B[12] => Add0.IN20
B[13] => Mult0.IN50
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ShiftRight0.IN51
B[13] => ShiftLeft0.IN51
B[13] => Add1.IN51
B[13] => LessThan0.IN51
B[13] => Equal0.IN50
B[13] => Add0.IN19
B[14] => Mult0.IN49
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ShiftRight0.IN50
B[14] => ShiftLeft0.IN50
B[14] => Add1.IN50
B[14] => LessThan0.IN50
B[14] => Equal0.IN49
B[14] => Add0.IN18
B[15] => Mult0.IN48
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ShiftRight0.IN49
B[15] => ShiftLeft0.IN49
B[15] => Add1.IN49
B[15] => LessThan0.IN49
B[15] => Equal0.IN48
B[15] => Add0.IN17
B[16] => Mult0.IN47
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => ShiftRight0.IN48
B[16] => ShiftLeft0.IN48
B[16] => Add1.IN48
B[16] => LessThan0.IN48
B[16] => Equal0.IN47
B[16] => Add0.IN16
B[17] => Mult0.IN46
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => ShiftRight0.IN47
B[17] => ShiftLeft0.IN47
B[17] => Add1.IN47
B[17] => LessThan0.IN47
B[17] => Equal0.IN46
B[17] => Add0.IN15
B[18] => Mult0.IN45
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => ShiftRight0.IN46
B[18] => ShiftLeft0.IN46
B[18] => Add1.IN46
B[18] => LessThan0.IN46
B[18] => Equal0.IN45
B[18] => Add0.IN14
B[19] => Mult0.IN44
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => ShiftRight0.IN45
B[19] => ShiftLeft0.IN45
B[19] => Add1.IN45
B[19] => LessThan0.IN45
B[19] => Equal0.IN44
B[19] => Add0.IN13
B[20] => Mult0.IN43
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => ShiftRight0.IN44
B[20] => ShiftLeft0.IN44
B[20] => Add1.IN44
B[20] => LessThan0.IN44
B[20] => Equal0.IN43
B[20] => Add0.IN12
B[21] => Mult0.IN42
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => ShiftRight0.IN43
B[21] => ShiftLeft0.IN43
B[21] => Add1.IN43
B[21] => LessThan0.IN43
B[21] => Equal0.IN42
B[21] => Add0.IN11
B[22] => Mult0.IN41
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => ShiftRight0.IN42
B[22] => ShiftLeft0.IN42
B[22] => Add1.IN42
B[22] => LessThan0.IN42
B[22] => Equal0.IN41
B[22] => Add0.IN10
B[23] => Mult0.IN40
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => ShiftRight0.IN41
B[23] => ShiftLeft0.IN41
B[23] => Add1.IN41
B[23] => LessThan0.IN41
B[23] => Equal0.IN40
B[23] => Add0.IN9
B[24] => Mult0.IN39
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => ShiftRight0.IN40
B[24] => ShiftLeft0.IN40
B[24] => Add1.IN40
B[24] => LessThan0.IN40
B[24] => Equal0.IN39
B[24] => Add0.IN8
B[25] => Mult0.IN38
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => ShiftRight0.IN39
B[25] => ShiftLeft0.IN39
B[25] => Add1.IN39
B[25] => LessThan0.IN39
B[25] => Equal0.IN38
B[25] => Add0.IN7
B[26] => Mult0.IN37
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => ShiftRight0.IN38
B[26] => ShiftLeft0.IN38
B[26] => Add1.IN38
B[26] => LessThan0.IN38
B[26] => Equal0.IN37
B[26] => Add0.IN6
B[27] => Mult0.IN36
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => ShiftRight0.IN37
B[27] => ShiftLeft0.IN37
B[27] => Add1.IN37
B[27] => LessThan0.IN37
B[27] => Equal0.IN36
B[27] => Add0.IN5
B[28] => Mult0.IN35
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => ShiftRight0.IN36
B[28] => ShiftLeft0.IN36
B[28] => Add1.IN36
B[28] => LessThan0.IN36
B[28] => Equal0.IN35
B[28] => Add0.IN4
B[29] => Mult0.IN34
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => ShiftRight0.IN35
B[29] => ShiftLeft0.IN35
B[29] => Add1.IN35
B[29] => LessThan0.IN35
B[29] => Equal0.IN34
B[29] => Add0.IN3
B[30] => Mult0.IN33
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => ShiftRight0.IN34
B[30] => ShiftLeft0.IN34
B[30] => Add1.IN34
B[30] => LessThan0.IN34
B[30] => Equal0.IN33
B[30] => Add0.IN2
B[31] => Mult0.IN32
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => ShiftRight0.IN33
B[31] => ShiftLeft0.IN33
B[31] => Add1.IN33
B[31] => LessThan0.IN33
B[31] => Equal0.IN32
B[31] => Add0.IN1
ALUOp[0] => Mux0.IN36
ALUOp[0] => Mux1.IN36
ALUOp[0] => Mux2.IN36
ALUOp[0] => Mux3.IN36
ALUOp[0] => Mux4.IN36
ALUOp[0] => Mux5.IN36
ALUOp[0] => Mux6.IN36
ALUOp[0] => Mux7.IN36
ALUOp[0] => Mux8.IN36
ALUOp[0] => Mux9.IN36
ALUOp[0] => Mux10.IN36
ALUOp[0] => Mux11.IN36
ALUOp[0] => Mux12.IN36
ALUOp[0] => Mux13.IN36
ALUOp[0] => Mux14.IN36
ALUOp[0] => Mux15.IN36
ALUOp[0] => Mux16.IN36
ALUOp[0] => Mux17.IN36
ALUOp[0] => Mux18.IN36
ALUOp[0] => Mux19.IN36
ALUOp[0] => Mux20.IN36
ALUOp[0] => Mux21.IN36
ALUOp[0] => Mux22.IN36
ALUOp[0] => Mux23.IN36
ALUOp[0] => Mux24.IN36
ALUOp[0] => Mux25.IN36
ALUOp[0] => Mux26.IN36
ALUOp[0] => Mux27.IN36
ALUOp[0] => Mux28.IN36
ALUOp[0] => Mux29.IN36
ALUOp[0] => Mux30.IN36
ALUOp[0] => Mux31.IN36
ALUOp[0] => Decoder0.IN4
ALUOp[1] => Mux0.IN35
ALUOp[1] => Mux1.IN35
ALUOp[1] => Mux2.IN35
ALUOp[1] => Mux3.IN35
ALUOp[1] => Mux4.IN35
ALUOp[1] => Mux5.IN35
ALUOp[1] => Mux6.IN35
ALUOp[1] => Mux7.IN35
ALUOp[1] => Mux8.IN35
ALUOp[1] => Mux9.IN35
ALUOp[1] => Mux10.IN35
ALUOp[1] => Mux11.IN35
ALUOp[1] => Mux12.IN35
ALUOp[1] => Mux13.IN35
ALUOp[1] => Mux14.IN35
ALUOp[1] => Mux15.IN35
ALUOp[1] => Mux16.IN35
ALUOp[1] => Mux17.IN35
ALUOp[1] => Mux18.IN35
ALUOp[1] => Mux19.IN35
ALUOp[1] => Mux20.IN35
ALUOp[1] => Mux21.IN35
ALUOp[1] => Mux22.IN35
ALUOp[1] => Mux23.IN35
ALUOp[1] => Mux24.IN35
ALUOp[1] => Mux25.IN35
ALUOp[1] => Mux26.IN35
ALUOp[1] => Mux27.IN35
ALUOp[1] => Mux28.IN35
ALUOp[1] => Mux29.IN35
ALUOp[1] => Mux30.IN35
ALUOp[1] => Mux31.IN35
ALUOp[1] => Decoder0.IN3
ALUOp[2] => Mux0.IN34
ALUOp[2] => Mux1.IN34
ALUOp[2] => Mux2.IN34
ALUOp[2] => Mux3.IN34
ALUOp[2] => Mux4.IN34
ALUOp[2] => Mux5.IN34
ALUOp[2] => Mux6.IN34
ALUOp[2] => Mux7.IN34
ALUOp[2] => Mux8.IN34
ALUOp[2] => Mux9.IN34
ALUOp[2] => Mux10.IN34
ALUOp[2] => Mux11.IN34
ALUOp[2] => Mux12.IN34
ALUOp[2] => Mux13.IN34
ALUOp[2] => Mux14.IN34
ALUOp[2] => Mux15.IN34
ALUOp[2] => Mux16.IN34
ALUOp[2] => Mux17.IN34
ALUOp[2] => Mux18.IN34
ALUOp[2] => Mux19.IN34
ALUOp[2] => Mux20.IN34
ALUOp[2] => Mux21.IN34
ALUOp[2] => Mux22.IN34
ALUOp[2] => Mux23.IN34
ALUOp[2] => Mux24.IN34
ALUOp[2] => Mux25.IN34
ALUOp[2] => Mux26.IN34
ALUOp[2] => Mux27.IN34
ALUOp[2] => Mux28.IN34
ALUOp[2] => Mux29.IN34
ALUOp[2] => Mux30.IN34
ALUOp[2] => Mux31.IN34
ALUOp[2] => Decoder0.IN2
ALUOp[3] => Mux0.IN33
ALUOp[3] => Mux1.IN33
ALUOp[3] => Mux2.IN33
ALUOp[3] => Mux3.IN33
ALUOp[3] => Mux4.IN33
ALUOp[3] => Mux5.IN33
ALUOp[3] => Mux6.IN33
ALUOp[3] => Mux7.IN33
ALUOp[3] => Mux8.IN33
ALUOp[3] => Mux9.IN33
ALUOp[3] => Mux10.IN33
ALUOp[3] => Mux11.IN33
ALUOp[3] => Mux12.IN33
ALUOp[3] => Mux13.IN33
ALUOp[3] => Mux14.IN33
ALUOp[3] => Mux15.IN33
ALUOp[3] => Mux16.IN33
ALUOp[3] => Mux17.IN33
ALUOp[3] => Mux18.IN33
ALUOp[3] => Mux19.IN33
ALUOp[3] => Mux20.IN33
ALUOp[3] => Mux21.IN33
ALUOp[3] => Mux22.IN33
ALUOp[3] => Mux23.IN33
ALUOp[3] => Mux24.IN33
ALUOp[3] => Mux25.IN33
ALUOp[3] => Mux26.IN33
ALUOp[3] => Mux27.IN33
ALUOp[3] => Mux28.IN33
ALUOp[3] => Mux29.IN33
ALUOp[3] => Mux30.IN33
ALUOp[3] => Mux31.IN33
ALUOp[3] => Decoder0.IN1
ALUOp[4] => Mux0.IN32
ALUOp[4] => Mux1.IN32
ALUOp[4] => Mux2.IN32
ALUOp[4] => Mux3.IN32
ALUOp[4] => Mux4.IN32
ALUOp[4] => Mux5.IN32
ALUOp[4] => Mux6.IN32
ALUOp[4] => Mux7.IN32
ALUOp[4] => Mux8.IN32
ALUOp[4] => Mux9.IN32
ALUOp[4] => Mux10.IN32
ALUOp[4] => Mux11.IN32
ALUOp[4] => Mux12.IN32
ALUOp[4] => Mux13.IN32
ALUOp[4] => Mux14.IN32
ALUOp[4] => Mux15.IN32
ALUOp[4] => Mux16.IN32
ALUOp[4] => Mux17.IN32
ALUOp[4] => Mux18.IN32
ALUOp[4] => Mux19.IN32
ALUOp[4] => Mux20.IN32
ALUOp[4] => Mux21.IN32
ALUOp[4] => Mux22.IN32
ALUOp[4] => Mux23.IN32
ALUOp[4] => Mux24.IN32
ALUOp[4] => Mux25.IN32
ALUOp[4] => Mux26.IN32
ALUOp[4] => Mux27.IN32
ALUOp[4] => Mux28.IN32
ALUOp[4] => Mux29.IN32
ALUOp[4] => Mux30.IN32
ALUOp[4] => Mux31.IN32
ALUOp[4] => Decoder0.IN0
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Zero[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_MEM:exmen
clk => REGWRITE[0]~reg0.CLK
clk => MEMWD[0]~reg0.CLK
clk => MEMRD[0]~reg0.CLK
clk => DATAIN[0]~reg0.CLK
clk => DATAIN[1]~reg0.CLK
clk => DATAIN[2]~reg0.CLK
clk => DATAIN[3]~reg0.CLK
clk => DATAIN[4]~reg0.CLK
clk => DATAIN[5]~reg0.CLK
clk => DATAIN[6]~reg0.CLK
clk => DATAIN[7]~reg0.CLK
clk => DATAIN[8]~reg0.CLK
clk => DATAIN[9]~reg0.CLK
clk => DATAIN[10]~reg0.CLK
clk => DATAIN[11]~reg0.CLK
clk => DATAIN[12]~reg0.CLK
clk => DATAIN[13]~reg0.CLK
clk => DATAIN[14]~reg0.CLK
clk => DATAIN[15]~reg0.CLK
clk => DATAIN[16]~reg0.CLK
clk => DATAIN[17]~reg0.CLK
clk => DATAIN[18]~reg0.CLK
clk => DATAIN[19]~reg0.CLK
clk => DATAIN[20]~reg0.CLK
clk => DATAIN[21]~reg0.CLK
clk => DATAIN[22]~reg0.CLK
clk => DATAIN[23]~reg0.CLK
clk => DATAIN[24]~reg0.CLK
clk => DATAIN[25]~reg0.CLK
clk => DATAIN[26]~reg0.CLK
clk => DATAIN[27]~reg0.CLK
clk => DATAIN[28]~reg0.CLK
clk => DATAIN[29]~reg0.CLK
clk => DATAIN[30]~reg0.CLK
clk => DATAIN[31]~reg0.CLK
clk => MEMORYADDRESS[0]~reg0.CLK
clk => MEMORYADDRESS[1]~reg0.CLK
clk => MEMORYADDRESS[2]~reg0.CLK
clk => MEMORYADDRESS[3]~reg0.CLK
clk => MEMORYADDRESS[4]~reg0.CLK
clk => MEMORYADDRESS[5]~reg0.CLK
clk => MEMORYADDRESS[6]~reg0.CLK
clk => MEMORYADDRESS[7]~reg0.CLK
clk => MEMORYADDRESS[8]~reg0.CLK
clk => MEMORYADDRESS[9]~reg0.CLK
clk => MEMORYADDRESS[10]~reg0.CLK
clk => MEMORYADDRESS[11]~reg0.CLK
clk => MEMORYADDRESS[12]~reg0.CLK
clk => MEMORYADDRESS[13]~reg0.CLK
clk => MEMORYADDRESS[14]~reg0.CLK
clk => MEMORYADDRESS[15]~reg0.CLK
clk => MEMORYADDRESS[16]~reg0.CLK
clk => MEMORYADDRESS[17]~reg0.CLK
clk => MEMORYADDRESS[18]~reg0.CLK
clk => MEMORYADDRESS[19]~reg0.CLK
clk => MEMORYADDRESS[20]~reg0.CLK
clk => MEMORYADDRESS[21]~reg0.CLK
clk => MEMORYADDRESS[22]~reg0.CLK
clk => MEMORYADDRESS[23]~reg0.CLK
clk => MEMORYADDRESS[24]~reg0.CLK
clk => MEMORYADDRESS[25]~reg0.CLK
clk => MEMORYADDRESS[26]~reg0.CLK
clk => MEMORYADDRESS[27]~reg0.CLK
clk => MEMORYADDRESS[28]~reg0.CLK
clk => MEMORYADDRESS[29]~reg0.CLK
clk => MEMORYADDRESS[30]~reg0.CLK
clk => MEMORYADDRESS[31]~reg0.CLK
clk => WRITEADDRESS[0]~reg0.CLK
clk => WRITEADDRESS[1]~reg0.CLK
clk => WRITEADDRESS[2]~reg0.CLK
clk => WRITEADDRESS[3]~reg0.CLK
clk => WRITEADDRESS[4]~reg0.CLK
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => MEMORYADDRESS.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => DATAIN.OUTPUTSELECT
Reset => MEMRD.OUTPUTSELECT
Reset => MEMWD.OUTPUTSELECT
Reset => REGWRITE.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => MEMORYADDRESS.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => DATAIN.OUTPUTSELECT
Enable => MEMRD.OUTPUTSELECT
Enable => MEMWD.OUTPUTSELECT
Enable => REGWRITE.OUTPUTSELECT
MemoryAddress[0] => MEMORYADDRESS.DATAB
MemoryAddress[1] => MEMORYADDRESS.DATAB
MemoryAddress[2] => MEMORYADDRESS.DATAB
MemoryAddress[3] => MEMORYADDRESS.DATAB
MemoryAddress[4] => MEMORYADDRESS.DATAB
MemoryAddress[5] => MEMORYADDRESS.DATAB
MemoryAddress[6] => MEMORYADDRESS.DATAB
MemoryAddress[7] => MEMORYADDRESS.DATAB
MemoryAddress[8] => MEMORYADDRESS.DATAB
MemoryAddress[9] => MEMORYADDRESS.DATAB
MemoryAddress[10] => MEMORYADDRESS.DATAB
MemoryAddress[11] => MEMORYADDRESS.DATAB
MemoryAddress[12] => MEMORYADDRESS.DATAB
MemoryAddress[13] => MEMORYADDRESS.DATAB
MemoryAddress[14] => MEMORYADDRESS.DATAB
MemoryAddress[15] => MEMORYADDRESS.DATAB
MemoryAddress[16] => MEMORYADDRESS.DATAB
MemoryAddress[17] => MEMORYADDRESS.DATAB
MemoryAddress[18] => MEMORYADDRESS.DATAB
MemoryAddress[19] => MEMORYADDRESS.DATAB
MemoryAddress[20] => MEMORYADDRESS.DATAB
MemoryAddress[21] => MEMORYADDRESS.DATAB
MemoryAddress[22] => MEMORYADDRESS.DATAB
MemoryAddress[23] => MEMORYADDRESS.DATAB
MemoryAddress[24] => MEMORYADDRESS.DATAB
MemoryAddress[25] => MEMORYADDRESS.DATAB
MemoryAddress[26] => MEMORYADDRESS.DATAB
MemoryAddress[27] => MEMORYADDRESS.DATAB
MemoryAddress[28] => MEMORYADDRESS.DATAB
MemoryAddress[29] => MEMORYADDRESS.DATAB
MemoryAddress[30] => MEMORYADDRESS.DATAB
MemoryAddress[31] => MEMORYADDRESS.DATAB
WriteAddress[0] => WRITEADDRESS.DATAB
WriteAddress[1] => WRITEADDRESS.DATAB
WriteAddress[2] => WRITEADDRESS.DATAB
WriteAddress[3] => WRITEADDRESS.DATAB
WriteAddress[4] => WRITEADDRESS.DATAB
DataIn[0] => DATAIN.DATAB
DataIn[1] => DATAIN.DATAB
DataIn[2] => DATAIN.DATAB
DataIn[3] => DATAIN.DATAB
DataIn[4] => DATAIN.DATAB
DataIn[5] => DATAIN.DATAB
DataIn[6] => DATAIN.DATAB
DataIn[7] => DATAIN.DATAB
DataIn[8] => DATAIN.DATAB
DataIn[9] => DATAIN.DATAB
DataIn[10] => DATAIN.DATAB
DataIn[11] => DATAIN.DATAB
DataIn[12] => DATAIN.DATAB
DataIn[13] => DATAIN.DATAB
DataIn[14] => DATAIN.DATAB
DataIn[15] => DATAIN.DATAB
DataIn[16] => DATAIN.DATAB
DataIn[17] => DATAIN.DATAB
DataIn[18] => DATAIN.DATAB
DataIn[19] => DATAIN.DATAB
DataIn[20] => DATAIN.DATAB
DataIn[21] => DATAIN.DATAB
DataIn[22] => DATAIN.DATAB
DataIn[23] => DATAIN.DATAB
DataIn[24] => DATAIN.DATAB
DataIn[25] => DATAIN.DATAB
DataIn[26] => DATAIN.DATAB
DataIn[27] => DATAIN.DATAB
DataIn[28] => DATAIN.DATAB
DataIn[29] => DATAIN.DATAB
DataIn[30] => DATAIN.DATAB
DataIn[31] => DATAIN.DATAB
MemRD[0] => MEMRD.DATAB
MemWD[0] => MEMWD.DATAB
RegWrite[0] => REGWRITE.DATAB
MEMORYADDRESS[0] <= MEMORYADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[1] <= MEMORYADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[2] <= MEMORYADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[3] <= MEMORYADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[4] <= MEMORYADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[5] <= MEMORYADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[6] <= MEMORYADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[7] <= MEMORYADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[8] <= MEMORYADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[9] <= MEMORYADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[10] <= MEMORYADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[11] <= MEMORYADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[12] <= MEMORYADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[13] <= MEMORYADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[14] <= MEMORYADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[15] <= MEMORYADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[16] <= MEMORYADDRESS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[17] <= MEMORYADDRESS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[18] <= MEMORYADDRESS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[19] <= MEMORYADDRESS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[20] <= MEMORYADDRESS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[21] <= MEMORYADDRESS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[22] <= MEMORYADDRESS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[23] <= MEMORYADDRESS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[24] <= MEMORYADDRESS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[25] <= MEMORYADDRESS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[26] <= MEMORYADDRESS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[27] <= MEMORYADDRESS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[28] <= MEMORYADDRESS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[29] <= MEMORYADDRESS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[30] <= MEMORYADDRESS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMORYADDRESS[31] <= MEMORYADDRESS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[0] <= WRITEADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[1] <= WRITEADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[2] <= WRITEADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[3] <= WRITEADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[4] <= WRITEADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[0] <= DATAIN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[1] <= DATAIN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[2] <= DATAIN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[3] <= DATAIN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[4] <= DATAIN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[5] <= DATAIN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[6] <= DATAIN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[7] <= DATAIN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[8] <= DATAIN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[9] <= DATAIN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[10] <= DATAIN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[11] <= DATAIN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[12] <= DATAIN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[13] <= DATAIN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[14] <= DATAIN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[15] <= DATAIN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[16] <= DATAIN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[17] <= DATAIN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[18] <= DATAIN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[19] <= DATAIN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[20] <= DATAIN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[21] <= DATAIN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[22] <= DATAIN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[23] <= DATAIN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[24] <= DATAIN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[25] <= DATAIN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[26] <= DATAIN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[27] <= DATAIN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[28] <= DATAIN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[29] <= DATAIN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[30] <= DATAIN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[31] <= DATAIN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMRD[0] <= MEMRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWD[0] <= MEMWD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWRITE[0] <= REGWRITE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|DataMemory:datamen
clk => ~NO_FANOUT~
Reset => ~NO_FANOUT~
MemoryAddress[0] => DataOut.DATAA
MemoryAddress[1] => DataOut.DATAA
MemoryAddress[2] => DataOut.DATAA
MemoryAddress[3] => DataOut.DATAA
MemoryAddress[4] => DataOut.DATAA
MemoryAddress[5] => DataOut.DATAA
MemoryAddress[6] => DataOut.DATAA
MemoryAddress[7] => DataOut.DATAA
MemoryAddress[8] => DataOut.DATAA
MemoryAddress[9] => DataOut.DATAA
MemoryAddress[10] => DataOut.DATAA
MemoryAddress[11] => DataOut.DATAA
MemoryAddress[12] => DataOut.DATAA
MemoryAddress[13] => DataOut.DATAA
MemoryAddress[14] => DataOut.DATAA
MemoryAddress[15] => DataOut.DATAA
MemoryAddress[16] => DataOut.DATAA
MemoryAddress[17] => DataOut.DATAA
MemoryAddress[18] => DataOut.DATAA
MemoryAddress[19] => DataOut.DATAA
MemoryAddress[20] => DataOut.DATAA
MemoryAddress[21] => DataOut.DATAA
MemoryAddress[22] => DataOut.DATAA
MemoryAddress[23] => DataOut.DATAA
MemoryAddress[24] => DataOut.DATAA
MemoryAddress[25] => DataOut.DATAA
MemoryAddress[26] => DataOut.DATAA
MemoryAddress[27] => DataOut.DATAA
MemoryAddress[28] => DataOut.DATAA
MemoryAddress[29] => DataOut.DATAA
MemoryAddress[30] => DataOut.DATAA
MemoryAddress[31] => DataOut.DATAA
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memWD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
memRD => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] => ~NO_FANOUT~
DataIn[1] => ~NO_FANOUT~
DataIn[2] => ~NO_FANOUT~
DataIn[3] => ~NO_FANOUT~
DataIn[4] => ~NO_FANOUT~
DataIn[5] => ~NO_FANOUT~
DataIn[6] => ~NO_FANOUT~
DataIn[7] => ~NO_FANOUT~
DataIn[8] => ~NO_FANOUT~
DataIn[9] => ~NO_FANOUT~
DataIn[10] => ~NO_FANOUT~
DataIn[11] => ~NO_FANOUT~
DataIn[12] => ~NO_FANOUT~
DataIn[13] => ~NO_FANOUT~
DataIn[14] => ~NO_FANOUT~
DataIn[15] => ~NO_FANOUT~
DataIn[16] => ~NO_FANOUT~
DataIn[17] => ~NO_FANOUT~
DataIn[18] => ~NO_FANOUT~
DataIn[19] => ~NO_FANOUT~
DataIn[20] => ~NO_FANOUT~
DataIn[21] => ~NO_FANOUT~
DataIn[22] => ~NO_FANOUT~
DataIn[23] => ~NO_FANOUT~
DataIn[24] => ~NO_FANOUT~
DataIn[25] => ~NO_FANOUT~
DataIn[26] => ~NO_FANOUT~
DataIn[27] => ~NO_FANOUT~
DataIn[28] => ~NO_FANOUT~
DataIn[29] => ~NO_FANOUT~
DataIn[30] => ~NO_FANOUT~
DataIn[31] => ~NO_FANOUT~


|Processor|MEM_WB:menwb
clk => WRITEDATA[0]~reg0.CLK
clk => WRITEDATA[1]~reg0.CLK
clk => WRITEDATA[2]~reg0.CLK
clk => WRITEDATA[3]~reg0.CLK
clk => WRITEDATA[4]~reg0.CLK
clk => WRITEDATA[5]~reg0.CLK
clk => WRITEDATA[6]~reg0.CLK
clk => WRITEDATA[7]~reg0.CLK
clk => WRITEDATA[8]~reg0.CLK
clk => WRITEDATA[9]~reg0.CLK
clk => WRITEDATA[10]~reg0.CLK
clk => WRITEDATA[11]~reg0.CLK
clk => WRITEDATA[12]~reg0.CLK
clk => WRITEDATA[13]~reg0.CLK
clk => WRITEDATA[14]~reg0.CLK
clk => WRITEDATA[15]~reg0.CLK
clk => WRITEDATA[16]~reg0.CLK
clk => WRITEDATA[17]~reg0.CLK
clk => WRITEDATA[18]~reg0.CLK
clk => WRITEDATA[19]~reg0.CLK
clk => WRITEDATA[20]~reg0.CLK
clk => WRITEDATA[21]~reg0.CLK
clk => WRITEDATA[22]~reg0.CLK
clk => WRITEDATA[23]~reg0.CLK
clk => WRITEDATA[24]~reg0.CLK
clk => WRITEDATA[25]~reg0.CLK
clk => WRITEDATA[26]~reg0.CLK
clk => WRITEDATA[27]~reg0.CLK
clk => WRITEDATA[28]~reg0.CLK
clk => WRITEDATA[29]~reg0.CLK
clk => WRITEDATA[30]~reg0.CLK
clk => WRITEDATA[31]~reg0.CLK
clk => WRITEADDRESS[0]~reg0.CLK
clk => WRITEADDRESS[1]~reg0.CLK
clk => WRITEADDRESS[2]~reg0.CLK
clk => WRITEADDRESS[3]~reg0.CLK
clk => WRITEADDRESS[4]~reg0.CLK
clk => REGWRITE[0]~reg0.CLK
Reset => REGWRITE.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEADDRESS.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Reset => WRITEDATA.OUTPUTSELECT
Enable => REGWRITE.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEADDRESS.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
Enable => WRITEDATA.OUTPUTSELECT
RegWrite[0] => REGWRITE.DATAB
WriteAddress[0] => WRITEADDRESS.DATAB
WriteAddress[1] => WRITEADDRESS.DATAB
WriteAddress[2] => WRITEADDRESS.DATAB
WriteAddress[3] => WRITEADDRESS.DATAB
WriteAddress[4] => WRITEADDRESS.DATAB
WriteData[0] => WRITEDATA.DATAB
WriteData[1] => WRITEDATA.DATAB
WriteData[2] => WRITEDATA.DATAB
WriteData[3] => WRITEDATA.DATAB
WriteData[4] => WRITEDATA.DATAB
WriteData[5] => WRITEDATA.DATAB
WriteData[6] => WRITEDATA.DATAB
WriteData[7] => WRITEDATA.DATAB
WriteData[8] => WRITEDATA.DATAB
WriteData[9] => WRITEDATA.DATAB
WriteData[10] => WRITEDATA.DATAB
WriteData[11] => WRITEDATA.DATAB
WriteData[12] => WRITEDATA.DATAB
WriteData[13] => WRITEDATA.DATAB
WriteData[14] => WRITEDATA.DATAB
WriteData[15] => WRITEDATA.DATAB
WriteData[16] => WRITEDATA.DATAB
WriteData[17] => WRITEDATA.DATAB
WriteData[18] => WRITEDATA.DATAB
WriteData[19] => WRITEDATA.DATAB
WriteData[20] => WRITEDATA.DATAB
WriteData[21] => WRITEDATA.DATAB
WriteData[22] => WRITEDATA.DATAB
WriteData[23] => WRITEDATA.DATAB
WriteData[24] => WRITEDATA.DATAB
WriteData[25] => WRITEDATA.DATAB
WriteData[26] => WRITEDATA.DATAB
WriteData[27] => WRITEDATA.DATAB
WriteData[28] => WRITEDATA.DATAB
WriteData[29] => WRITEDATA.DATAB
WriteData[30] => WRITEDATA.DATAB
WriteData[31] => WRITEDATA.DATAB
REGWRITE[0] <= REGWRITE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[0] <= WRITEADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[1] <= WRITEADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[2] <= WRITEADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[3] <= WRITEADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEADDRESS[4] <= WRITEADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[0] <= WRITEDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[1] <= WRITEDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[2] <= WRITEDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[3] <= WRITEDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[4] <= WRITEDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[5] <= WRITEDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[6] <= WRITEDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[7] <= WRITEDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[8] <= WRITEDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[9] <= WRITEDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[10] <= WRITEDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[11] <= WRITEDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[12] <= WRITEDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[13] <= WRITEDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[14] <= WRITEDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[15] <= WRITEDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[16] <= WRITEDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[17] <= WRITEDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[18] <= WRITEDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[19] <= WRITEDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[20] <= WRITEDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[21] <= WRITEDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[22] <= WRITEDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[23] <= WRITEDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[24] <= WRITEDATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[25] <= WRITEDATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[26] <= WRITEDATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[27] <= WRITEDATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[28] <= WRITEDATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[29] <= WRITEDATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[30] <= WRITEDATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEDATA[31] <= WRITEDATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


