<stg><name>lab4_z2</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale

]]></Node>
<StgValue><ssdm name="scale_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:11 %tempA1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempA1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:12 %tempA2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempA2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13 %store_ln5 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln5 = br void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln5 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln5 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln5 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln5 = br i1 %icmp_ln5, void %.split4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:1 %data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split4:2 %data_in_load = load i4 %data_in_addr

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:8 %store_ln5 = store i5 %add_ln5, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.preheader:1 %store_ln11 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2 %br_ln11 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split4:2 %data_in_load = load i4 %data_in_addr

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:3 %res = mul i32 %data_in_load, i32 %scale_read

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %tempA1_addr = getelementptr i32 %tempA1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tempA1_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split4:5 %store_ln8 = store i32 %res, i4 %tempA1_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tempA2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split4:7 %store_ln9 = store i32 %res, i4 %tempA2_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.split4:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:1 %zext_ln11 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:2 %icmp_ln11 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:4 %add_ln11 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln11 = br i1 %icmp_ln11, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1 %tempA1_addr_1 = getelementptr i32 %tempA1, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="tempA1_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
.split2:2 %tempA1_load = load i4 %tempA1_addr_1

]]></Node>
<StgValue><ssdm name="tempA1_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:6 %store_ln11 = store i5 %add_ln11, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1 %store_ln15 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln15 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
.split2:2 %tempA1_load = load i4 %tempA1_addr_1

]]></Node>
<StgValue><ssdm name="tempA1_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:3 %mul_ln13 = mul i32 %tempA1_load, i32 22

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="data_out1_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split2:5 %store_ln13 = store i32 %mul_ln13, i4 %data_out1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.split2:7 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0 %k_1 = load i5 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
.preheader:1 %zext_ln15 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln15 = icmp_eq  i5 %k_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4 %add_ln15 = add i5 %k_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln15 = br i1 %icmp_ln15, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %tempA2_addr_1 = getelementptr i32 %tempA2, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="tempA2_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split:2 %tempA2_load = load i4 %tempA2_addr_1

]]></Node>
<StgValue><ssdm name="tempA2_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:7 %store_ln15 = store i5 %add_ln15, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
:0 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split:2 %tempA2_load = load i4 %tempA2_addr_1

]]></Node>
<StgValue><ssdm name="tempA2_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %shl_ln17 = shl i32 %tempA2_load, i32 5

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %add_ln17 = add i32 %tempA2_load, i32 %shl_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="data_out2_addr"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split:6 %store_ln17 = store i32 %add_ln17, i4 %data_out2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="data_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="scale" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="scale"/></StgValue>
</port>
<port id="92" name="data_out1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="data_out2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="i" fromId="94" toId="8">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="99" from="empty_2" to="spectopmodule_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="data_in" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="104" from="empty" to="specinterface_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="117" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="119" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="11">
</dataflow>
<dataflow id="124" from="data_in" to="specbitsmap_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="126" from="scale" to="specbitsmap_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="128" from="scale" to="specinterface_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="130" from="empty_1" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="14">
</dataflow>
<dataflow id="146" from="data_out1" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="147" from="empty" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="152" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="156" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="157" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="163" from="data_out1" to="specbitsmap_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="165" from="data_out2" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="166" from="empty" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="167" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="168" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="170" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="175" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="176" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="177" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="178" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="182" from="data_out2" to="specbitsmap_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_auto.i32" to="scale_read" fromId="183" toId="18">
</dataflow>
<dataflow id="185" from="scale" to="scale_read" fromId="91" toId="18">
</dataflow>
<dataflow id="187" from="StgValue_186" to="tempA1" fromId="186" toId="19">
</dataflow>
<dataflow id="188" from="StgValue_186" to="tempA2" fromId="186" toId="20">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln5" fromId="189" toId="21">
</dataflow>
<dataflow id="191" from="i" to="store_ln5" fromId="8" toId="21">
</dataflow>
<dataflow id="192" from="i" to="i_1" fromId="8" toId="23">
</dataflow>
<dataflow id="193" from="i_1" to="zext_ln5" fromId="23" toId="24">
</dataflow>
<dataflow id="194" from="i_1" to="icmp_ln5" fromId="23" toId="25">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln5" fromId="195" toId="25">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="197" toId="26">
</dataflow>
<dataflow id="200" from="StgValue_199" to="empty" fromId="199" toId="26">
</dataflow>
<dataflow id="201" from="StgValue_199" to="empty" fromId="199" toId="26">
</dataflow>
<dataflow id="202" from="StgValue_199" to="empty" fromId="199" toId="26">
</dataflow>
<dataflow id="203" from="i_1" to="add_ln5" fromId="23" toId="27">
</dataflow>
<dataflow id="205" from="StgValue_204" to="add_ln5" fromId="204" toId="27">
</dataflow>
<dataflow id="206" from="icmp_ln5" to="br_ln5" fromId="25" toId="28">
</dataflow>
<dataflow id="207" from="data_in" to="data_in_addr" fromId="90" toId="29">
</dataflow>
<dataflow id="209" from="StgValue_208" to="data_in_addr" fromId="208" toId="29">
</dataflow>
<dataflow id="210" from="zext_ln5" to="data_in_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="211" from="data_in_addr" to="data_in_load" fromId="29" toId="30">
</dataflow>
<dataflow id="212" from="add_ln5" to="store_ln5" fromId="27" toId="31">
</dataflow>
<dataflow id="213" from="i" to="store_ln5" fromId="8" toId="31">
</dataflow>
<dataflow id="214" from="StgValue_94" to="j" fromId="94" toId="32">
</dataflow>
<dataflow id="215" from="StgValue_189" to="store_ln11" fromId="189" toId="33">
</dataflow>
<dataflow id="216" from="j" to="store_ln11" fromId="32" toId="33">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="217" toId="35">
</dataflow>
<dataflow id="220" from="empty_5" to="specloopname_ln5" fromId="219" toId="35">
</dataflow>
<dataflow id="221" from="data_in_addr" to="data_in_load" fromId="29" toId="36">
</dataflow>
<dataflow id="222" from="data_in_load" to="res" fromId="36" toId="37">
</dataflow>
<dataflow id="223" from="scale_read" to="res" fromId="18" toId="37">
</dataflow>
<dataflow id="224" from="tempA1" to="tempA1_addr" fromId="19" toId="38">
</dataflow>
<dataflow id="225" from="StgValue_208" to="tempA1_addr" fromId="208" toId="38">
</dataflow>
<dataflow id="226" from="zext_ln5" to="tempA1_addr" fromId="24" toId="38">
</dataflow>
<dataflow id="227" from="res" to="store_ln8" fromId="37" toId="39">
</dataflow>
<dataflow id="228" from="tempA1_addr" to="store_ln8" fromId="38" toId="39">
</dataflow>
<dataflow id="229" from="tempA2" to="tempA2_addr" fromId="20" toId="40">
</dataflow>
<dataflow id="230" from="StgValue_208" to="tempA2_addr" fromId="208" toId="40">
</dataflow>
<dataflow id="231" from="zext_ln5" to="tempA2_addr" fromId="24" toId="40">
</dataflow>
<dataflow id="232" from="res" to="store_ln9" fromId="37" toId="41">
</dataflow>
<dataflow id="233" from="tempA2_addr" to="store_ln9" fromId="40" toId="41">
</dataflow>
<dataflow id="234" from="j" to="j_1" fromId="32" toId="43">
</dataflow>
<dataflow id="235" from="j_1" to="zext_ln11" fromId="43" toId="44">
</dataflow>
<dataflow id="236" from="j_1" to="icmp_ln11" fromId="43" toId="45">
</dataflow>
<dataflow id="237" from="StgValue_195" to="icmp_ln11" fromId="195" toId="45">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="197" toId="46">
</dataflow>
<dataflow id="239" from="StgValue_199" to="empty_9" fromId="199" toId="46">
</dataflow>
<dataflow id="240" from="StgValue_199" to="empty_9" fromId="199" toId="46">
</dataflow>
<dataflow id="241" from="StgValue_199" to="empty_9" fromId="199" toId="46">
</dataflow>
<dataflow id="242" from="j_1" to="add_ln11" fromId="43" toId="47">
</dataflow>
<dataflow id="243" from="StgValue_204" to="add_ln11" fromId="204" toId="47">
</dataflow>
<dataflow id="244" from="icmp_ln11" to="br_ln11" fromId="45" toId="48">
</dataflow>
<dataflow id="245" from="tempA1" to="tempA1_addr_1" fromId="19" toId="49">
</dataflow>
<dataflow id="246" from="StgValue_208" to="tempA1_addr_1" fromId="208" toId="49">
</dataflow>
<dataflow id="247" from="zext_ln11" to="tempA1_addr_1" fromId="44" toId="49">
</dataflow>
<dataflow id="248" from="tempA1_addr_1" to="tempA1_load" fromId="49" toId="50">
</dataflow>
<dataflow id="249" from="add_ln11" to="store_ln11" fromId="47" toId="51">
</dataflow>
<dataflow id="250" from="j" to="store_ln11" fromId="32" toId="51">
</dataflow>
<dataflow id="251" from="StgValue_94" to="k" fromId="94" toId="52">
</dataflow>
<dataflow id="252" from="StgValue_189" to="store_ln15" fromId="189" toId="53">
</dataflow>
<dataflow id="253" from="k" to="store_ln15" fromId="52" toId="53">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="217" toId="55">
</dataflow>
<dataflow id="256" from="empty_4" to="specloopname_ln11" fromId="255" toId="55">
</dataflow>
<dataflow id="257" from="tempA1_addr_1" to="tempA1_load" fromId="49" toId="56">
</dataflow>
<dataflow id="258" from="tempA1_load" to="mul_ln13" fromId="56" toId="57">
</dataflow>
<dataflow id="260" from="StgValue_259" to="mul_ln13" fromId="259" toId="57">
</dataflow>
<dataflow id="261" from="data_out1" to="data_out1_addr" fromId="92" toId="58">
</dataflow>
<dataflow id="262" from="StgValue_208" to="data_out1_addr" fromId="208" toId="58">
</dataflow>
<dataflow id="263" from="zext_ln11" to="data_out1_addr" fromId="44" toId="58">
</dataflow>
<dataflow id="264" from="mul_ln13" to="store_ln13" fromId="57" toId="59">
</dataflow>
<dataflow id="265" from="data_out1_addr" to="store_ln13" fromId="58" toId="59">
</dataflow>
<dataflow id="266" from="k" to="k_1" fromId="52" toId="61">
</dataflow>
<dataflow id="267" from="k_1" to="zext_ln15" fromId="61" toId="62">
</dataflow>
<dataflow id="268" from="k_1" to="icmp_ln15" fromId="61" toId="63">
</dataflow>
<dataflow id="269" from="StgValue_195" to="icmp_ln15" fromId="195" toId="63">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="197" toId="64">
</dataflow>
<dataflow id="271" from="StgValue_199" to="empty_10" fromId="199" toId="64">
</dataflow>
<dataflow id="272" from="StgValue_199" to="empty_10" fromId="199" toId="64">
</dataflow>
<dataflow id="273" from="StgValue_199" to="empty_10" fromId="199" toId="64">
</dataflow>
<dataflow id="274" from="k_1" to="add_ln15" fromId="61" toId="65">
</dataflow>
<dataflow id="275" from="StgValue_204" to="add_ln15" fromId="204" toId="65">
</dataflow>
<dataflow id="276" from="icmp_ln15" to="br_ln15" fromId="63" toId="66">
</dataflow>
<dataflow id="277" from="tempA2" to="tempA2_addr_1" fromId="20" toId="67">
</dataflow>
<dataflow id="278" from="StgValue_208" to="tempA2_addr_1" fromId="208" toId="67">
</dataflow>
<dataflow id="279" from="zext_ln15" to="tempA2_addr_1" fromId="62" toId="67">
</dataflow>
<dataflow id="280" from="tempA2_addr_1" to="tempA2_load" fromId="67" toId="68">
</dataflow>
<dataflow id="281" from="add_ln15" to="store_ln15" fromId="65" toId="69">
</dataflow>
<dataflow id="282" from="k" to="store_ln15" fromId="52" toId="69">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="217" toId="71">
</dataflow>
<dataflow id="285" from="empty_3" to="specloopname_ln15" fromId="284" toId="71">
</dataflow>
<dataflow id="286" from="tempA2_addr_1" to="tempA2_load" fromId="67" toId="72">
</dataflow>
<dataflow id="287" from="tempA2_load" to="shl_ln17" fromId="72" toId="73">
</dataflow>
<dataflow id="289" from="StgValue_288" to="shl_ln17" fromId="288" toId="73">
</dataflow>
<dataflow id="290" from="tempA2_load" to="add_ln17" fromId="72" toId="74">
</dataflow>
<dataflow id="291" from="shl_ln17" to="add_ln17" fromId="73" toId="74">
</dataflow>
<dataflow id="292" from="data_out2" to="data_out2_addr" fromId="93" toId="75">
</dataflow>
<dataflow id="293" from="StgValue_208" to="data_out2_addr" fromId="208" toId="75">
</dataflow>
<dataflow id="294" from="zext_ln15" to="data_out2_addr" fromId="62" toId="75">
</dataflow>
<dataflow id="295" from="add_ln17" to="store_ln17" fromId="74" toId="76">
</dataflow>
<dataflow id="296" from="data_out2_addr" to="store_ln17" fromId="75" toId="76">
</dataflow>
<dataflow id="297" from="icmp_ln5" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="298" from="icmp_ln11" to="StgValue_4" fromId="45" toId="4">
</dataflow>
<dataflow id="299" from="icmp_ln15" to="StgValue_6" fromId="63" toId="6">
</dataflow>
</dataflows>


</stg>
