
stream_manager.h,11917
#define STREAM_MANAGER_H_INCLUDEDSTREAM_MANAGER_H_INCLUDED29,1637
enum stream_operation_type {stream_operation_type46,2069
    stream_no_op,stream_no_op47,2098
    stream_memcpy_host_to_device,stream_memcpy_host_to_device48,2116
    stream_memcpy_device_to_host,stream_memcpy_device_to_host49,2150
    stream_memcpy_device_to_device,stream_memcpy_device_to_device50,2184
    stream_memcpy_to_symbol,stream_memcpy_to_symbol51,2220
    stream_memcpy_from_symbol,stream_memcpy_from_symbol52,2249
    stream_kernel_launch,stream_kernel_launch53,2280
    stream_eventstream_event54,2306
class stream_operation {stream_operation57,2327
    stream_operation()stream_operation59,2360
    stream_operation()stream_operation::stream_operation59,2360
    stream_operation( const void *src, const char *symbol, size_t count, size_t offset, struct CUstream_st *stream )stream_operation66,2495
    stream_operation( const void *src, const char *symbol, size_t count, size_t offset, struct CUstream_st *stream )stream_operation::stream_operation66,2495
    stream_operation( const char *symbol, void *dst, size_t count, size_t offset, struct CUstream_st *stream )stream_operation77,2839
    stream_operation( const char *symbol, void *dst, size_t count, size_t offset, struct CUstream_st *stream )stream_operation::stream_operation77,2839
    stream_operation( kernel_info_t *kernel, bool sim_mode, struct CUstream_st *stream )stream_operation88,3179
    stream_operation( kernel_info_t *kernel, bool sim_mode, struct CUstream_st *stream )stream_operation::stream_operation88,3179
    stream_operation( class CUevent_st *e, struct CUstream_st *stream )stream_operation96,3418
    stream_operation( class CUevent_st *e, struct CUstream_st *stream )stream_operation::stream_operation96,3418
    stream_operation( const void *host_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream )stream_operation104,3620
    stream_operation( const void *host_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream )stream_operation::stream_operation104,3620
    stream_operation( size_t device_address_src, void *host_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation117,4073
    stream_operation( size_t device_address_src, void *host_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation::stream_operation117,4073
    stream_operation( size_t device_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation130,4519
    stream_operation( size_t device_address_src, size_t device_address_dst, size_t cnt, struct CUstream_st *stream  )stream_operation::stream_operation130,4519
    bool is_kernel() const { return m_type == stream_kernel_launch; }is_kernel144,4976
    bool is_kernel() const { return m_type == stream_kernel_launch; }stream_operation::is_kernel144,4976
    bool is_mem() const {is_mem145,5046
    bool is_mem() const {stream_operation::is_mem145,5046
    bool is_noop() const { return m_type == stream_no_op; }is_noop150,5247
    bool is_noop() const { return m_type == stream_no_op; }stream_operation::is_noop150,5247
    bool is_done() const { return m_done; }is_done151,5307
    bool is_done() const { return m_done; }stream_operation::is_done151,5307
    kernel_info_t *get_kernel() { return m_kernel; }get_kernel152,5351
    kernel_info_t *get_kernel() { return m_kernel; }stream_operation::get_kernel152,5351
    void do_operation( gpgpu_sim *gpu );do_operation153,5404
    void do_operation( gpgpu_sim *gpu );stream_operation::do_operation153,5404
    void print( FILE *fp ) const;print154,5445
    void print( FILE *fp ) const;stream_operation::print154,5445
    struct CUstream_st *get_stream() { return m_stream; }get_stream155,5479
    struct CUstream_st *get_stream() { return m_stream; }stream_operation::get_stream155,5479
    void set_stream( CUstream_st *stream ) { m_stream = stream; }set_stream156,5537
    void set_stream( CUstream_st *stream ) { m_stream = stream; }stream_operation::set_stream156,5537
    struct CUstream_st *m_stream;m_stream159,5613
    struct CUstream_st *m_stream;stream_operation::m_stream159,5613
    bool m_done;m_done161,5648
    bool m_done;stream_operation::m_done161,5648
    stream_operation_type m_type;m_type163,5666
    stream_operation_type m_type;stream_operation::m_type163,5666
    size_t      m_device_address_dst;m_device_address_dst164,5700
    size_t      m_device_address_dst;stream_operation::m_device_address_dst164,5700
    size_t      m_device_address_src;m_device_address_src165,5738
    size_t      m_device_address_src;stream_operation::m_device_address_src165,5738
    void       *m_host_address_dst;m_host_address_dst166,5776
    void       *m_host_address_dst;stream_operation::m_host_address_dst166,5776
    const void *m_host_address_src;m_host_address_src167,5812
    const void *m_host_address_src;stream_operation::m_host_address_src167,5812
    size_t      m_cnt;m_cnt168,5848
    size_t      m_cnt;stream_operation::m_cnt168,5848
    const char *m_symbol;m_symbol170,5872
    const char *m_symbol;stream_operation::m_symbol170,5872
    size_t m_offset;m_offset171,5898
    size_t m_offset;stream_operation::m_offset171,5898
    bool m_sim_mode;m_sim_mode173,5920
    bool m_sim_mode;stream_operation::m_sim_mode173,5920
    kernel_info_t *m_kernel;m_kernel174,5941
    kernel_info_t *m_kernel;stream_operation::m_kernel174,5941
    class CUevent_st *m_event;m_event175,5970
    class CUevent_st *m_event;stream_operation::m_event175,5970
class CUevent_st {CUevent_st178,6005
   CUevent_st( bool blocking )CUevent_st180,6032
   CUevent_st( bool blocking )CUevent_st::CUevent_st180,6032
   void update( double cycle, time_t clk )update189,6233
   void update( double cycle, time_t clk )CUevent_st::update189,6233
   int get_uid() const { return m_uid; }get_uid197,6437
   int get_uid() const { return m_uid; }CUevent_st::get_uid197,6437
   unsigned num_updates() const { return m_updates; }num_updates198,6478
   unsigned num_updates() const { return m_updates; }CUevent_st::num_updates198,6478
   bool done() const { return m_done; }done199,6532
   bool done() const { return m_done; }CUevent_st::done199,6532
   time_t clock() const { return m_wallclock; }clock200,6572
   time_t clock() const { return m_wallclock; }CUevent_st::clock200,6572
   int m_uid;m_uid202,6629
   int m_uid;CUevent_st::m_uid202,6629
   bool m_blocking;m_blocking203,6643
   bool m_blocking;CUevent_st::m_blocking203,6643
   bool m_done;m_done204,6663
   bool m_done;CUevent_st::m_done204,6663
   int m_updates;m_updates205,6679
   int m_updates;CUevent_st::m_updates205,6679
   time_t m_wallclock;m_wallclock206,6697
   time_t m_wallclock;CUevent_st::m_wallclock206,6697
   double m_gpu_tot_sim_cycle;m_gpu_tot_sim_cycle207,6720
   double m_gpu_tot_sim_cycle;CUevent_st::m_gpu_tot_sim_cycle207,6720
   static int m_next_event_uid;m_next_event_uid209,6752
   static int m_next_event_uid;CUevent_st::m_next_event_uid209,6752
struct CUstream_st {CUstream_st212,6788
    CUstream_st(); CUstream_st214,6817
    CUstream_st(); CUstream_st::CUstream_st214,6817
    bool empty();empty215,6837
    bool empty();CUstream_st::empty215,6837
    bool busy();busy216,6855
    bool busy();CUstream_st::busy216,6855
    void synchronize();synchronize217,6872
    void synchronize();CUstream_st::synchronize217,6872
    void push( const stream_operation &op );push218,6896
    void push( const stream_operation &op );CUstream_st::push218,6896
    void record_next_done();record_next_done219,6941
    void record_next_done();CUstream_st::record_next_done219,6941
    stream_operation next();next220,6970
    stream_operation next();CUstream_st::next220,6970
    stream_operation &front() { return m_operations.front(); }front221,6999
    stream_operation &front() { return m_operations.front(); }CUstream_st::front221,6999
    void print( FILE *fp );print222,7062
    void print( FILE *fp );CUstream_st::print222,7062
    unsigned get_uid() const { return m_uid; }get_uid223,7090
    unsigned get_uid() const { return m_uid; }CUstream_st::get_uid223,7090
    unsigned m_uid;m_uid226,7147
    unsigned m_uid;CUstream_st::m_uid226,7147
    static unsigned sm_next_stream_uid;sm_next_stream_uid227,7167
    static unsigned sm_next_stream_uid;CUstream_st::sm_next_stream_uid227,7167
    std::list<stream_operation> m_operations;m_operations229,7208
    std::list<stream_operation> m_operations;CUstream_st::m_operations229,7208
    bool m_pending; // front operation has started but not yet completedm_pending230,7254
    bool m_pending; // front operation has started but not yet completedCUstream_st::m_pending230,7254
    pthread_mutex_t m_lock; // ensure only one host or gpu manipulates stream operation at one timem_lock232,7328
    pthread_mutex_t m_lock; // ensure only one host or gpu manipulates stream operation at one timeCUstream_st::m_lock232,7328
class stream_manager {stream_manager235,7432
    stream_manager( gpgpu_sim *gpu, bool cuda_launch_blocking );stream_manager237,7463
    stream_manager( gpgpu_sim *gpu, bool cuda_launch_blocking );stream_manager::stream_manager237,7463
    bool register_finished_kernel(unsigned grid_uid  );register_finished_kernel238,7528
    bool register_finished_kernel(unsigned grid_uid  );stream_manager::register_finished_kernel238,7528
    bool check_finished_kernel(  );check_finished_kernel239,7584
    bool check_finished_kernel(  );stream_manager::check_finished_kernel239,7584
    stream_operation front();front240,7620
    stream_operation front();stream_manager::front240,7620
    void add_stream( CUstream_st *stream );add_stream241,7650
    void add_stream( CUstream_st *stream );stream_manager::add_stream241,7650
    void destroy_stream( CUstream_st *stream );destroy_stream242,7694
    void destroy_stream( CUstream_st *stream );stream_manager::destroy_stream242,7694
    bool concurrent_streams_empty();concurrent_streams_empty243,7742
    bool concurrent_streams_empty();stream_manager::concurrent_streams_empty243,7742
    bool empty_protected();empty_protected244,7779
    bool empty_protected();stream_manager::empty_protected244,7779
    bool empty();empty245,7807
    bool empty();stream_manager::empty245,7807
    void print( FILE *fp);print246,7825
    void print( FILE *fp);stream_manager::print246,7825
    void push( stream_operation op );push247,7852
    void push( stream_operation op );stream_manager::push247,7852
    bool operation(bool * sim);operation248,7890
    bool operation(bool * sim);stream_manager::operation248,7890
    void print_impl( FILE *fp);print_impl250,7931
    void print_impl( FILE *fp);stream_manager::print_impl250,7931
    bool m_cuda_launch_blocking;m_cuda_launch_blocking252,7964
    bool m_cuda_launch_blocking;stream_manager::m_cuda_launch_blocking252,7964
    gpgpu_sim *m_gpu;m_gpu253,7997
    gpgpu_sim *m_gpu;stream_manager::m_gpu253,7997
    std::list<CUstream_st *> m_streams;m_streams254,8019
    std::list<CUstream_st *> m_streams;stream_manager::m_streams254,8019
    std::map<unsigned,CUstream_st *> m_grid_id_to_stream;m_grid_id_to_stream255,8059
    std::map<unsigned,CUstream_st *> m_grid_id_to_stream;stream_manager::m_grid_id_to_stream255,8059
    CUstream_st m_stream_zero;m_stream_zero256,8117
    CUstream_st m_stream_zero;stream_manager::m_stream_zero256,8117
    bool m_service_stream_zero;m_service_stream_zero257,8148
    bool m_service_stream_zero;stream_manager::m_service_stream_zero257,8148
    pthread_mutex_t m_lock;m_lock258,8180
    pthread_mutex_t m_lock;stream_manager::m_lock258,8180

statwrapper.cc,367
Stats* StatCreate (const char * name, double bin_size, int num_bins) {StatCreate5,87
void StatClear(void * st)StatClear11,264
void StatAddSample (void * st, int val)StatAddSample16,322
double StatAverage(void * st) StatAverage21,401
double StatMax(void * st) StatMax26,472
double StatMin(void * st) StatMin31,535
void StatDisp (void * st)StatDisp36,598

option_parser.h,962
typedef class OptionParser *option_parser_t;option_parser_t35,1701
enum option_dtype {option_dtype38,1774
    OPT_INT32,OPT_INT3239,1794
    OPT_UINT32,OPT_UINT3240,1809
    OPT_INT64,OPT_INT6441,1825
    OPT_UINT64,OPT_UINT6442,1840
    OPT_BOOL,OPT_BOOL43,1856
    OPT_FLOAT,OPT_FLOAT44,1870
    OPT_DOUBLE,OPT_DOUBLE45,1885
    OPT_CHAR,OPT_CHAR46,1901
    OPT_CSTROPT_CSTR47,1915
option_parser_t option_parser_create();option_parser_create51,1968
void option_parser_destroy(option_parser_t opp);option_parser_destroy52,2008
void option_parser_register(option_parser_t opp, option_parser_register55,2081
void option_parser_cmdline(option_parser_t opp,option_parser_cmdline63,2402
void option_parser_cfgfile(option_parser_t opp,option_parser_cfgfile69,2532
void option_parser_delimited_string(option_parser_t opp,option_parser_delimited_string73,2659
void option_parser_print(option_parser_t opp, option_parser_print77,2856

trace.cc,958
namespace Trace {Trace31,1660
#define TS_TUP_BEGIN(TS_TUP_BEGIN34,1680
#define TS_TUP(TS_TUP35,1740
#define TS_TUP_END(TS_TUP_END36,1761
#undef TS_TUP_BEGINTS_TUP_BEGIN38,1815
#undef TS_TUPTS_TUP39,1835
#undef TS_TUP_ENDTS_TUP_END40,1849
    bool enabled = false;enabled42,1868
    bool enabled = false;Trace::enabled42,1868
    int sampling_core = 0;sampling_core43,1894
    int sampling_core = 0;Trace::sampling_core43,1894
    int sampling_memory_partition = -1;sampling_memory_partition44,1921
    int sampling_memory_partition = -1;Trace::sampling_memory_partition44,1921
    bool trace_streams_enabled[NUM_TRACE_STREAMS] = {false};trace_streams_enabled45,1961
    bool trace_streams_enabled[NUM_TRACE_STREAMS] = {false};Trace::trace_streams_enabled45,1961
    const char* config_str;config_str46,2022
    const char* config_str;Trace::config_str46,2022
    void init()init48,2051
    void init()Trace::init48,2051

trace.h,468
#define __TRACE_H____TRACE_H__32,1755
namespace Trace {Trace37,1865
#define TS_TUP_BEGIN(TS_TUP_BEGIN39,1884
#define TS_TUP(TS_TUP40,1917
#define TS_TUP_END(TS_TUP_END41,1937
#undef TS_TUP_BEGINTS_TUP_BEGIN43,1991
#undef TS_TUPTS_TUP44,2011
#undef TS_TUP_ENDTS_TUP_END45,2025
    void init();init54,2279
    void init();Trace::init54,2279
#define SIM_PRINT_STR SIM_PRINT_STR61,2336
#define DTRACE(DTRACE62,2388
#define DPRINTF(DPRINTF63,2467

gpgpusim_entrypoint.h,407
#define GPGPUSIM_ENTRYPOINT_H_INCLUDEDGPGPUSIM_ENTRYPOINT_H_INCLUDED29,1642
class gpgpu_sim *gpgpu_ptx_sim_init_perf();gpgpu_ptx_sim_init_perf38,1779
void start_sim_thread(int api);start_sim_thread39,1823
int gpgpu_opencl_ptx_sim_main_perf( kernel_info_t *grid );gpgpu_opencl_ptx_sim_main_perf41,1856
int gpgpu_opencl_ptx_sim_main_func( kernel_info_t *grid );gpgpu_opencl_ptx_sim_main_func42,1915

gpgpu-sim/power_interface.cc,538
void init_mcpat(const gpgpu_sim_config &config, class gpgpu_sim_wrapper *wrapper, unsigned stat_sample_freq, unsigned tot_inst, unsigned inst){init_mcpat30,1672
void mcpat_cycle(const gpgpu_sim_config &config, const struct shader_core_config *shdr_config, class gpgpu_sim_wrapper *wrapper, class power_stat_t *power_stats, unsigned stat_sample_freq, unsigned tot_cycle, unsigned cycle, unsigned tot_inst, unsigned inst){mcpat_cycle41,2295
void mcpat_reset_perf_count(class gpgpu_sim_wrapper *wrapper){mcpat_reset_perf_count123,6019

gpgpu-sim/mem_latency_stat.cc,1490
memory_stats_t::memory_stats_t( unsigned n_shader, const struct shader_core_config *shader_config, const struct memory_config *mem_config )memory_stats_t45,1993
memory_stats_t::memory_stats_t( unsigned n_shader, const struct shader_core_config *shader_config, const struct memory_config *mem_config )memory_stats_t::memory_stats_t45,1993
unsigned memory_stats_t::memlatstat_done(mem_fetch *mf )memlatstat_done137,7062
unsigned memory_stats_t::memlatstat_done(mem_fetch *mf )memory_stats_t::memlatstat_done137,7062
void memory_stats_t::memlatstat_read_done(mem_fetch *mf)memlatstat_read_done153,7581
void memory_stats_t::memlatstat_read_done(mem_fetch *mf)memory_stats_t::memlatstat_read_done153,7581
void memory_stats_t::memlatstat_dram_access(mem_fetch *mf)memlatstat_dram_access167,8192
void memory_stats_t::memlatstat_dram_access(mem_fetch *mf)memory_stats_t::memlatstat_dram_access167,8192
void memory_stats_t::memlatstat_icnt2mem_pop(mem_fetch *mf)memlatstat_icnt2mem_pop189,9061
void memory_stats_t::memlatstat_icnt2mem_pop(mem_fetch *mf)memory_stats_t::memlatstat_icnt2mem_pop189,9061
void memory_stats_t::memlatstat_lat_pw()memlatstat_lat_pw200,9449
void memory_stats_t::memlatstat_lat_pw()memory_stats_t::memlatstat_lat_pw200,9449
void memory_stats_t::memlatstat_print( unsigned n_mem, unsigned gpu_mem_n_bk )memlatstat_print213,9776
void memory_stats_t::memlatstat_print( unsigned n_mem, unsigned gpu_mem_n_bk )memory_stats_t::memlatstat_print213,9776

gpgpu-sim/gpu-misc.h,191
#define GPU_MISC_HGPU_MISC_H30,1669
#define DEBUGL1MISS DEBUGL1MISS34,1811
unsigned int LOGB2( unsigned int v );LOGB236,1834
#define gs_min2(gs_min238,1873
#define min3(min339,1914

gpgpu-sim/stats.h,963
#define STATS_INCLUDEDSTATS_INCLUDED29,1627
enum mem_stage_access_type {mem_stage_access_type31,1651
   C_MEM,C_MEM32,1680
   T_MEM,T_MEM33,1690
   S_MEM,S_MEM34,1700
   G_MEM_LD,G_MEM_LD35,1710
   L_MEM_LD,L_MEM_LD36,1723
   G_MEM_ST,G_MEM_ST37,1736
   L_MEM_ST,L_MEM_ST38,1749
   N_MEM_STAGE_ACCESS_TYPEN_MEM_STAGE_ACCESS_TYPE39,1762
enum tlb_request_status {tlb_request_status41,1792
	TLB_HIT = 0,TLB_HIT42,1818
	TLB_READY,TLB_READY43,1832
	TLB_PENDINGTLB_PENDING44,1844
enum mem_stage_stall_type {mem_stage_stall_type46,1860
   NO_RC_FAIL = 0, NO_RC_FAIL47,1888
   BK_CONF,BK_CONF48,1908
   MSHR_RC_FAIL,MSHR_RC_FAIL49,1920
   ICNT_RC_FAIL,ICNT_RC_FAIL50,1937
   COAL_STALL,COAL_STALL51,1954
   TLB_STALL,TLB_STALL52,1969
   DATA_PORT_STALL,DATA_PORT_STALL53,1983
   WB_ICNT_RC_FAIL,WB_ICNT_RC_FAIL54,2003
   WB_CACHE_RSRV_FAIL,WB_CACHE_RSRV_FAIL55,2023
   N_MEM_STAGE_STALL_TYPEN_MEM_STAGE_STALL_TYPE56,2046

gpgpu-sim/gpu-sim.h,28380
#define GPU_SIM_HGPU_SIM_H29,1639
#define GPU_RSTAT_SHD_INFO GPU_RSTAT_SHD_INFO44,1906
#define GPU_RSTAT_BW_STAT GPU_RSTAT_BW_STAT45,1937
#define GPU_RSTAT_WARP_DIS GPU_RSTAT_WARP_DIS46,1968
#define GPU_RSTAT_DWF_MAP GPU_RSTAT_DWF_MAP47,1999
#define GPU_RSTAT_L1MISS GPU_RSTAT_L1MISS48,2030
#define GPU_RSTAT_PDOM GPU_RSTAT_PDOM49,2060
#define GPU_RSTAT_SCHED GPU_RSTAT_SCHED50,2088
#define GPU_MEMLATSTAT_MC GPU_MEMLATSTAT_MC51,2117
#define TEX_MSHR_MERGE TEX_MSHR_MERGE54,2222
#define CONST_MSHR_MERGE CONST_MSHR_MERGE55,2249
#define GLOBAL_MSHR_MERGE GLOBAL_MSHR_MERGE56,2278
#define MhZ MhZ59,2328
#define CREATELOG CREATELOG61,2350
#define SAMPLELOG SAMPLELOG62,2372
#define DUMPLOG DUMPLOG63,2394
enum dram_ctrl_t {dram_ctrl_t69,2419
   DRAM_FIFO=0,DRAM_FIFO70,2438
   DRAM_FRFCFS=1DRAM_FRFCFS71,2454
struct power_config {power_config76,2477
	power_config()power_config77,2499
	power_config()power_config::power_config77,2499
	void init()init81,2539
	void init()power_config::init81,2539
	void reg_options(class OptionParser * opp);reg_options117,3920
	void reg_options(class OptionParser * opp);power_config::reg_options117,3920
	char *g_power_config_name;g_power_config_name119,3966
	char *g_power_config_name;power_config::g_power_config_name119,3966
	bool m_valid;m_valid121,3995
	bool m_valid;power_config::m_valid121,3995
    bool g_power_simulation_enabled;g_power_simulation_enabled122,4010
    bool g_power_simulation_enabled;power_config::g_power_simulation_enabled122,4010
    bool g_power_trace_enabled;g_power_trace_enabled123,4047
    bool g_power_trace_enabled;power_config::g_power_trace_enabled123,4047
    bool g_steady_power_levels_enabled;g_steady_power_levels_enabled124,4079
    bool g_steady_power_levels_enabled;power_config::g_steady_power_levels_enabled124,4079
    bool g_power_per_cycle_dump;g_power_per_cycle_dump125,4119
    bool g_power_per_cycle_dump;power_config::g_power_per_cycle_dump125,4119
    bool g_power_simulator_debug;g_power_simulator_debug126,4152
    bool g_power_simulator_debug;power_config::g_power_simulator_debug126,4152
    char *g_power_filename;g_power_filename127,4186
    char *g_power_filename;power_config::g_power_filename127,4186
    char *g_power_trace_filename;g_power_trace_filename128,4214
    char *g_power_trace_filename;power_config::g_power_trace_filename128,4214
    char *g_metric_trace_filename;g_metric_trace_filename129,4248
    char *g_metric_trace_filename;power_config::g_metric_trace_filename129,4248
    char * g_steady_state_tracking_filename;g_steady_state_tracking_filename130,4283
    char * g_steady_state_tracking_filename;power_config::g_steady_state_tracking_filename130,4283
    int g_power_trace_zlevel;g_power_trace_zlevel131,4328
    int g_power_trace_zlevel;power_config::g_power_trace_zlevel131,4328
    char * gpu_steady_state_definition;gpu_steady_state_definition132,4358
    char * gpu_steady_state_definition;power_config::gpu_steady_state_definition132,4358
    double gpu_steady_power_deviation;gpu_steady_power_deviation133,4398
    double gpu_steady_power_deviation;power_config::gpu_steady_power_deviation133,4398
    double gpu_steady_min_period;gpu_steady_min_period134,4437
    double gpu_steady_min_period;power_config::gpu_steady_min_period134,4437
    bool g_use_nonlinear_model;g_use_nonlinear_model137,4500
    bool g_use_nonlinear_model;power_config::g_use_nonlinear_model137,4500
    char * gpu_nonlinear_model_config;gpu_nonlinear_model_config138,4532
    char * gpu_nonlinear_model_config;power_config::gpu_nonlinear_model_config138,4532
    double gpu_idle_core_power;gpu_idle_core_power139,4571
    double gpu_idle_core_power;power_config::gpu_idle_core_power139,4571
    double gpu_min_inc_per_active_sm;gpu_min_inc_per_active_sm140,4603
    double gpu_min_inc_per_active_sm;power_config::gpu_min_inc_per_active_sm140,4603
struct memory_config {memory_config147,4649
   memory_config()memory_config148,4672
   memory_config()memory_config::memory_config148,4672
   void init()init154,4795
   void init()memory_config::init154,4795
   void reg_options(class OptionParser * opp);reg_options218,8361
   void reg_options(class OptionParser * opp);memory_config::reg_options218,8361
   bool m_valid;m_valid220,8409
   bool m_valid;memory_config::m_valid220,8409
   mutable l2_cache_config m_L2_config;m_L2_config221,8426
   mutable l2_cache_config m_L2_config;memory_config::m_L2_config221,8426
   bool m_L2_texure_only;m_L2_texure_only222,8466
   bool m_L2_texure_only;memory_config::m_L2_texure_only222,8466
   char *gpgpu_dram_timing_opt;gpgpu_dram_timing_opt224,8493
   char *gpgpu_dram_timing_opt;memory_config::gpgpu_dram_timing_opt224,8493
   char *gpgpu_L2_queue_config;gpgpu_L2_queue_config225,8525
   char *gpgpu_L2_queue_config;memory_config::gpgpu_L2_queue_config225,8525
   bool l2_ideal;l2_ideal226,8557
   bool l2_ideal;memory_config::l2_ideal226,8557
   unsigned gpgpu_frfcfs_dram_sched_queue_size;gpgpu_frfcfs_dram_sched_queue_size227,8575
   unsigned gpgpu_frfcfs_dram_sched_queue_size;memory_config::gpgpu_frfcfs_dram_sched_queue_size227,8575
   unsigned gpgpu_dram_return_queue_size;gpgpu_dram_return_queue_size228,8623
   unsigned gpgpu_dram_return_queue_size;memory_config::gpgpu_dram_return_queue_size228,8623
   enum dram_ctrl_t scheduler_type;scheduler_type229,8665
   enum dram_ctrl_t scheduler_type;memory_config::scheduler_type229,8665
   bool gpgpu_memlatency_stat;gpgpu_memlatency_stat230,8701
   bool gpgpu_memlatency_stat;memory_config::gpgpu_memlatency_stat230,8701
   unsigned m_n_mem;m_n_mem231,8732
   unsigned m_n_mem;memory_config::m_n_mem231,8732
   unsigned m_n_sub_partition_per_memory_channel;m_n_sub_partition_per_memory_channel232,8753
   unsigned m_n_sub_partition_per_memory_channel;memory_config::m_n_sub_partition_per_memory_channel232,8753
   unsigned m_n_mem_sub_partition;m_n_mem_sub_partition233,8803
   unsigned m_n_mem_sub_partition;memory_config::m_n_mem_sub_partition233,8803
   unsigned gpu_n_mem_per_ctrlr;gpu_n_mem_per_ctrlr234,8838
   unsigned gpu_n_mem_per_ctrlr;memory_config::gpu_n_mem_per_ctrlr234,8838
   unsigned rop_latency;rop_latency236,8872
   unsigned rop_latency;memory_config::rop_latency236,8872
   unsigned dram_latency;dram_latency237,8897
   unsigned dram_latency;memory_config::dram_latency237,8897
   unsigned tCCDL;  //column to column delay when bank groups are enabledtCCDL241,8947
   unsigned tCCDL;  //column to column delay when bank groups are enabledmemory_config::tCCDL241,8947
   unsigned tRTPL;  //read to precharge delay when bank groups are enabled for GDDR5 this is identical to RTPS, if for other DRAM this is different, you will need to split them in twotRTPL242,9021
   unsigned tRTPL;  //read to precharge delay when bank groups are enabled for GDDR5 this is identical to RTPS, if for other DRAM this is different, you will need to split them in twomemory_config::tRTPL242,9021
   unsigned tCCD;   //column to column delaytCCD244,9206
   unsigned tCCD;   //column to column delaymemory_config::tCCD244,9206
   unsigned tRRD;   //minimal time required between activation of rows in different bankstRRD245,9251
   unsigned tRRD;   //minimal time required between activation of rows in different banksmemory_config::tRRD245,9251
   unsigned tRCD;   //row to column delay - time required to activate a row before a readtRCD246,9341
   unsigned tRCD;   //row to column delay - time required to activate a row before a readmemory_config::tRCD246,9341
   unsigned tRCDWR; //row to column delay for a write commandtRCDWR247,9431
   unsigned tRCDWR; //row to column delay for a write commandmemory_config::tRCDWR247,9431
   unsigned tRAS;   //time needed to activate rowtRAS248,9493
   unsigned tRAS;   //time needed to activate rowmemory_config::tRAS248,9493
   unsigned tRP;    //row precharge ie. deactivate rowtRP249,9543
   unsigned tRP;    //row precharge ie. deactivate rowmemory_config::tRP249,9543
   unsigned tRC;    //row cycle time ie. precharge current, then activate different rowtRC250,9598
   unsigned tRC;    //row cycle time ie. precharge current, then activate different rowmemory_config::tRC250,9598
   unsigned tCDLR;  //Last data-in to Read command (switching from write to read)tCDLR251,9686
   unsigned tCDLR;  //Last data-in to Read command (switching from write to read)memory_config::tCDLR251,9686
   unsigned tWR;    //Last data-in to Row precharge tWR252,9768
   unsigned tWR;    //Last data-in to Row precharge memory_config::tWR252,9768
   unsigned CL;     //CAS latencyCL254,9822
   unsigned CL;     //CAS latencymemory_config::CL254,9822
   unsigned WL;     //WRITE latencyWL255,9856
   unsigned WL;     //WRITE latencymemory_config::WL255,9856
   unsigned BL;     //Burst Length in bytes (4 in GDDR3, 8 in GDDR5)BL256,9892
   unsigned BL;     //Burst Length in bytes (4 in GDDR3, 8 in GDDR5)memory_config::BL256,9892
   unsigned tRTW;   //time to switch from read to writetRTW257,9961
   unsigned tRTW;   //time to switch from read to writememory_config::tRTW257,9961
   unsigned tWTR;   //time to switch from write to read tWTR258,10017
   unsigned tWTR;   //time to switch from write to read memory_config::tWTR258,10017
   unsigned tWTP;   //time to switch from write to precharge in the same banktWTP259,10074
   unsigned tWTP;   //time to switch from write to precharge in the same bankmemory_config::tWTP259,10074
   unsigned busW;busW260,10152
   unsigned busW;memory_config::busW260,10152
   unsigned nbkgrp; // number of bank groups (has to be power of 2)nbkgrp262,10171
   unsigned nbkgrp; // number of bank groups (has to be power of 2)memory_config::nbkgrp262,10171
   unsigned bk_tag_length; //number of bits that define a bank inside a bank groupbk_tag_length263,10239
   unsigned bk_tag_length; //number of bits that define a bank inside a bank groupmemory_config::bk_tag_length263,10239
   unsigned nbk;nbk265,10323
   unsigned nbk;memory_config::nbk265,10323
   unsigned data_command_freq_ratio; // frequency ratio between DRAM data bus and command bus (2 for GDDR3, 4 for GDDR5)data_command_freq_ratio267,10341
   unsigned data_command_freq_ratio; // frequency ratio between DRAM data bus and command bus (2 for GDDR3, 4 for GDDR5)memory_config::data_command_freq_ratio267,10341
   unsigned dram_atom_size; // number of bytes transferred per read or write command dram_atom_size268,10462
   unsigned dram_atom_size; // number of bytes transferred per read or write command memory_config::dram_atom_size268,10462
   linear_to_raw_address_translation m_address_mapping;m_address_mapping270,10549
   linear_to_raw_address_translation m_address_mapping;memory_config::m_address_mapping270,10549
   unsigned icnt_flit_size;icnt_flit_size272,10606
   unsigned icnt_flit_size;memory_config::icnt_flit_size272,10606
class gpgpu_sim_config : public power_config, public gpgpu_functional_sim_config {gpgpu_sim_config280,10840
    gpgpu_sim_config() { m_valid = false; }gpgpu_sim_config282,10931
    gpgpu_sim_config() { m_valid = false; }gpgpu_sim_config::gpgpu_sim_config282,10931
    void reg_options(class OptionParser * opp);reg_options283,10975
    void reg_options(class OptionParser * opp);gpgpu_sim_config::reg_options283,10975
    void init() init284,11023
    void init() gpgpu_sim_config::init284,11023
    unsigned num_shader() const { return m_shader_config.num_shader(); }num_shader314,11935
    unsigned num_shader() const { return m_shader_config.num_shader(); }gpgpu_sim_config::num_shader314,11935
    unsigned num_cluster() const { return m_shader_config.n_simt_clusters; }num_cluster315,12008
    unsigned num_cluster() const { return m_shader_config.n_simt_clusters; }gpgpu_sim_config::num_cluster315,12008
    unsigned get_max_concurrent_kernel() const { return max_concurrent_kernel; }get_max_concurrent_kernel316,12085
    unsigned get_max_concurrent_kernel() const { return max_concurrent_kernel; }gpgpu_sim_config::get_max_concurrent_kernel316,12085
    void init_clock_domains(void ); init_clock_domains319,12176
    void init_clock_domains(void ); gpgpu_sim_config::init_clock_domains319,12176
    bool m_valid;m_valid322,12215
    bool m_valid;gpgpu_sim_config::m_valid322,12215
    shader_core_config m_shader_config;m_shader_config323,12233
    shader_core_config m_shader_config;gpgpu_sim_config::m_shader_config323,12233
    memory_config m_memory_config;m_memory_config324,12273
    memory_config m_memory_config;gpgpu_sim_config::m_memory_config324,12273
    double core_freq;core_freq326,12341
    double core_freq;gpgpu_sim_config::core_freq326,12341
    double icnt_freq;icnt_freq327,12363
    double icnt_freq;gpgpu_sim_config::icnt_freq327,12363
    double dram_freq;dram_freq328,12385
    double dram_freq;gpgpu_sim_config::dram_freq328,12385
    double l2_freq;l2_freq329,12407
    double l2_freq;gpgpu_sim_config::l2_freq329,12407
    double core_period;core_period330,12427
    double core_period;gpgpu_sim_config::core_period330,12427
    double icnt_period;icnt_period331,12451
    double icnt_period;gpgpu_sim_config::icnt_period331,12451
    double dram_period;dram_period332,12475
    double dram_period;gpgpu_sim_config::dram_period332,12475
    double l2_period;l2_period333,12499
    double l2_period;gpgpu_sim_config::l2_period333,12499
    unsigned gpu_max_cycle_opt;gpu_max_cycle_opt336,12560
    unsigned gpu_max_cycle_opt;gpgpu_sim_config::gpu_max_cycle_opt336,12560
    unsigned gpu_max_insn_opt;gpu_max_insn_opt337,12592
    unsigned gpu_max_insn_opt;gpgpu_sim_config::gpu_max_insn_opt337,12592
    unsigned gpu_max_cta_opt;gpu_max_cta_opt338,12623
    unsigned gpu_max_cta_opt;gpgpu_sim_config::gpu_max_cta_opt338,12623
    char *gpgpu_runtime_stat;gpgpu_runtime_stat339,12653
    char *gpgpu_runtime_stat;gpgpu_sim_config::gpgpu_runtime_stat339,12653
    bool  gpgpu_flush_l1_cache;gpgpu_flush_l1_cache340,12683
    bool  gpgpu_flush_l1_cache;gpgpu_sim_config::gpgpu_flush_l1_cache340,12683
    bool  gpgpu_flush_l2_cache;gpgpu_flush_l2_cache341,12715
    bool  gpgpu_flush_l2_cache;gpgpu_sim_config::gpgpu_flush_l2_cache341,12715
    bool  gpu_deadlock_detect;gpu_deadlock_detect342,12747
    bool  gpu_deadlock_detect;gpgpu_sim_config::gpu_deadlock_detect342,12747
    int   gpgpu_frfcfs_dram_sched_queue_size; gpgpu_frfcfs_dram_sched_queue_size343,12778
    int   gpgpu_frfcfs_dram_sched_queue_size; gpgpu_sim_config::gpgpu_frfcfs_dram_sched_queue_size343,12778
    int   gpgpu_cflog_interval;gpgpu_cflog_interval344,12825
    int   gpgpu_cflog_interval;gpgpu_sim_config::gpgpu_cflog_interval344,12825
    char * gpgpu_clock_domains;gpgpu_clock_domains345,12857
    char * gpgpu_clock_domains;gpgpu_sim_config::gpgpu_clock_domains345,12857
    unsigned max_concurrent_kernel;max_concurrent_kernel346,12889
    unsigned max_concurrent_kernel;gpgpu_sim_config::max_concurrent_kernel346,12889
    bool  g_visualizer_enabled;g_visualizer_enabled349,12944
    bool  g_visualizer_enabled;gpgpu_sim_config::g_visualizer_enabled349,12944
    char *g_visualizer_filename;g_visualizer_filename350,12976
    char *g_visualizer_filename;gpgpu_sim_config::g_visualizer_filename350,12976
    int   g_visualizer_zlevel;g_visualizer_zlevel351,13009
    int   g_visualizer_zlevel;gpgpu_sim_config::g_visualizer_zlevel351,13009
    int gpu_stat_sample_freq;gpu_stat_sample_freq355,13071
    int gpu_stat_sample_freq;gpgpu_sim_config::gpu_stat_sample_freq355,13071
    int gpu_runtime_stat_flag;gpu_runtime_stat_flag356,13101
    int gpu_runtime_stat_flag;gpgpu_sim_config::gpu_runtime_stat_flag356,13101
    unsigned long long liveness_message_freq; liveness_message_freq360,13135
    unsigned long long liveness_message_freq; gpgpu_sim_config::liveness_message_freq360,13135
class gpgpu_sim : public gpgpu_t {gpgpu_sim365,13215
   gpgpu_sim( const gpgpu_sim_config &config );gpgpu_sim367,13258
   gpgpu_sim( const gpgpu_sim_config &config );gpgpu_sim::gpgpu_sim367,13258
   void set_prop( struct cudaDeviceProp *prop );set_prop369,13307
   void set_prop( struct cudaDeviceProp *prop );gpgpu_sim::set_prop369,13307
   void launch( kernel_info_t *kinfo );launch371,13357
   void launch( kernel_info_t *kinfo );gpgpu_sim::launch371,13357
   bool can_start_kernel();can_start_kernel372,13397
   bool can_start_kernel();gpgpu_sim::can_start_kernel372,13397
   unsigned finished_kernel();finished_kernel373,13425
   unsigned finished_kernel();gpgpu_sim::finished_kernel373,13425
   void set_kernel_done( kernel_info_t *kernel );set_kernel_done374,13456
   void set_kernel_done( kernel_info_t *kernel );gpgpu_sim::set_kernel_done374,13456
   void init();init376,13507
   void init();gpgpu_sim::init376,13507
   void cycle();cycle377,13523
   void cycle();gpgpu_sim::cycle377,13523
   bool active(); active378,13540
   bool active(); gpgpu_sim::active378,13540
   void print_stats();print_stats379,13559
   void print_stats();gpgpu_sim::print_stats379,13559
   void update_stats();update_stats380,13582
   void update_stats();gpgpu_sim::update_stats380,13582
   void deadlock_check();deadlock_check381,13606
   void deadlock_check();gpgpu_sim::deadlock_check381,13606
   void get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc );get_pdom_stack_top_info383,13633
   void get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc );gpgpu_sim::get_pdom_stack_top_info383,13633
   int shared_mem_size() const;shared_mem_size385,13726
   int shared_mem_size() const;gpgpu_sim::shared_mem_size385,13726
   int num_registers_per_core() const;num_registers_per_core386,13758
   int num_registers_per_core() const;gpgpu_sim::num_registers_per_core386,13758
   int wrp_size() const;wrp_size387,13797
   int wrp_size() const;gpgpu_sim::wrp_size387,13797
   int shader_clock() const;shader_clock388,13822
   int shader_clock() const;gpgpu_sim::shader_clock388,13822
   const struct cudaDeviceProp *get_prop() const;get_prop389,13851
   const struct cudaDeviceProp *get_prop() const;gpgpu_sim::get_prop389,13851
   enum divergence_support_t simd_model() const; simd_model390,13901
   enum divergence_support_t simd_model() const; gpgpu_sim::simd_model390,13901
   unsigned threads_per_core() const;threads_per_core392,13952
   unsigned threads_per_core() const;gpgpu_sim::threads_per_core392,13952
   bool get_more_cta_left() const;get_more_cta_left393,13990
   bool get_more_cta_left() const;gpgpu_sim::get_more_cta_left393,13990
   kernel_info_t *select_kernel();select_kernel394,14025
   kernel_info_t *select_kernel();gpgpu_sim::select_kernel394,14025
   const gpgpu_sim_config &get_config() const { return m_config; }get_config396,14061
   const gpgpu_sim_config &get_config() const { return m_config; }gpgpu_sim::get_config396,14061
   void gpu_print_stat();gpu_print_stat397,14128
   void gpu_print_stat();gpgpu_sim::gpu_print_stat397,14128
   void dump_pipeline( int mask, int s, int m ) const;dump_pipeline398,14154
   void dump_pipeline( int mask, int s, int m ) const;gpgpu_sim::dump_pipeline398,14154
   const struct shader_core_config * getShaderCoreConfig();getShaderCoreConfig406,14450
   const struct shader_core_config * getShaderCoreConfig();gpgpu_sim::getShaderCoreConfig406,14450
   const struct memory_config * getMemoryConfig();getMemoryConfig413,14684
   const struct memory_config * getMemoryConfig();gpgpu_sim::getMemoryConfig413,14684
    simt_core_cluster * getSIMTCluster();getSIMTCluster420,14885
    simt_core_cluster * getSIMTCluster();gpgpu_sim::getSIMTCluster420,14885
   void reinit_clock_domains(void);reinit_clock_domains425,14951
   void reinit_clock_domains(void);gpgpu_sim::reinit_clock_domains425,14951
   int  next_clock_domain(void);next_clock_domain426,14987
   int  next_clock_domain(void);gpgpu_sim::next_clock_domain426,14987
   void issue_block2core();issue_block2core427,15020
   void issue_block2core();gpgpu_sim::issue_block2core427,15020
   void print_dram_stats(FILE *fout) const;print_dram_stats428,15048
   void print_dram_stats(FILE *fout) const;gpgpu_sim::print_dram_stats428,15048
   void shader_print_runtime_stat( FILE *fout );shader_print_runtime_stat429,15092
   void shader_print_runtime_stat( FILE *fout );gpgpu_sim::shader_print_runtime_stat429,15092
   void shader_print_l1_miss_stat( FILE *fout ) const;shader_print_l1_miss_stat430,15141
   void shader_print_l1_miss_stat( FILE *fout ) const;gpgpu_sim::shader_print_l1_miss_stat430,15141
   void shader_print_cache_stats( FILE *fout ) const;shader_print_cache_stats431,15196
   void shader_print_cache_stats( FILE *fout ) const;gpgpu_sim::shader_print_cache_stats431,15196
   void shader_print_scheduler_stat( FILE* fout, bool print_dynamic_info ) const;shader_print_scheduler_stat432,15250
   void shader_print_scheduler_stat( FILE* fout, bool print_dynamic_info ) const;gpgpu_sim::shader_print_scheduler_stat432,15250
   void visualizer_printstat();visualizer_printstat433,15332
   void visualizer_printstat();gpgpu_sim::visualizer_printstat433,15332
   void print_shader_cycle_distro( FILE *fout ) const;print_shader_cycle_distro434,15364
   void print_shader_cycle_distro( FILE *fout ) const;gpgpu_sim::print_shader_cycle_distro434,15364
   void gpgpu_debug();gpgpu_debug436,15420
   void gpgpu_debug();gpgpu_sim::gpgpu_debug436,15420
   class simt_core_cluster **m_cluster;m_cluster440,15462
   class simt_core_cluster **m_cluster;gpgpu_sim::m_cluster440,15462
   class memory_partition_unit **m_memory_partition_unit;m_memory_partition_unit441,15502
   class memory_partition_unit **m_memory_partition_unit;gpgpu_sim::m_memory_partition_unit441,15502
   class memory_sub_partition **m_memory_sub_partition;m_memory_sub_partition442,15560
   class memory_sub_partition **m_memory_sub_partition;gpgpu_sim::m_memory_sub_partition442,15560
   std::vector<kernel_info_t*> m_running_kernels;m_running_kernels444,15617
   std::vector<kernel_info_t*> m_running_kernels;gpgpu_sim::m_running_kernels444,15617
   unsigned m_last_issued_kernel;m_last_issued_kernel445,15667
   unsigned m_last_issued_kernel;gpgpu_sim::m_last_issued_kernel445,15667
   std::list<unsigned> m_finished_kernel;m_finished_kernel447,15702
   std::list<unsigned> m_finished_kernel;gpgpu_sim::m_finished_kernel447,15702
   unsigned m_total_cta_launched;m_total_cta_launched448,15744
   unsigned m_total_cta_launched;gpgpu_sim::m_total_cta_launched448,15744
   unsigned m_last_cluster_issue;m_last_cluster_issue449,15778
   unsigned m_last_cluster_issue;gpgpu_sim::m_last_cluster_issue449,15778
   float * average_pipeline_duty_cycle;average_pipeline_duty_cycle450,15812
   float * average_pipeline_duty_cycle;gpgpu_sim::average_pipeline_duty_cycle450,15812
   float * active_sms;active_sms451,15852
   float * active_sms;gpgpu_sim::active_sms451,15852
   double core_time;core_time453,15907
   double core_time;gpgpu_sim::core_time453,15907
   double icnt_time;icnt_time454,15928
   double icnt_time;gpgpu_sim::icnt_time454,15928
   double dram_time;dram_time455,15949
   double dram_time;gpgpu_sim::dram_time455,15949
   double l2_time;l2_time456,15970
   double l2_time;gpgpu_sim::l2_time456,15970
   bool gpu_deadlock;gpu_deadlock459,16002
   bool gpu_deadlock;gpgpu_sim::gpu_deadlock459,16002
   const gpgpu_sim_config &m_config;m_config462,16063
   const gpgpu_sim_config &m_config;gpgpu_sim::m_config462,16063
   const struct cudaDeviceProp     *m_cuda_properties;m_cuda_properties464,16103
   const struct cudaDeviceProp     *m_cuda_properties;gpgpu_sim::m_cuda_properties464,16103
   const struct shader_core_config *m_shader_config;m_shader_config465,16158
   const struct shader_core_config *m_shader_config;gpgpu_sim::m_shader_config465,16158
   const struct memory_config      *m_memory_config;m_memory_config466,16211
   const struct memory_config      *m_memory_config;gpgpu_sim::m_memory_config466,16211
   class shader_core_stats  *m_shader_stats;m_shader_stats469,16277
   class shader_core_stats  *m_shader_stats;gpgpu_sim::m_shader_stats469,16277
   class memory_stats_t     *m_memory_stats;m_memory_stats470,16322
   class memory_stats_t     *m_memory_stats;gpgpu_sim::m_memory_stats470,16322
   class power_stat_t *m_power_stats;m_power_stats471,16367
   class power_stat_t *m_power_stats;gpgpu_sim::m_power_stats471,16367
   class gpgpu_sim_wrapper *m_gpgpusim_wrapper;m_gpgpusim_wrapper472,16405
   class gpgpu_sim_wrapper *m_gpgpusim_wrapper;gpgpu_sim::m_gpgpusim_wrapper472,16405
   unsigned long long  gpu_tot_issued_cta;gpu_tot_issued_cta473,16453
   unsigned long long  gpu_tot_issued_cta;gpgpu_sim::gpu_tot_issued_cta473,16453
   unsigned long long  last_gpu_sim_insn;last_gpu_sim_insn474,16496
   unsigned long long  last_gpu_sim_insn;gpgpu_sim::last_gpu_sim_insn474,16496
   unsigned long long  last_liveness_message_time; last_liveness_message_time476,16539
   unsigned long long  last_liveness_message_time; gpgpu_sim::last_liveness_message_time476,16539
   std::map<std::string, FuncCache> m_special_cache_config;m_special_cache_config478,16592
   std::map<std::string, FuncCache> m_special_cache_config;gpgpu_sim::m_special_cache_config478,16592
   std::vector<std::string> m_executed_kernel_names; //< names of kernel for stat printout m_executed_kernel_names480,16653
   std::vector<std::string> m_executed_kernel_names; //< names of kernel for stat printout gpgpu_sim::m_executed_kernel_names480,16653
   std::vector<unsigned> m_executed_kernel_uids; //< uids of kernel launches for stat printoutm_executed_kernel_uids481,16745
   std::vector<unsigned> m_executed_kernel_uids; //< uids of kernel launches for stat printoutgpgpu_sim::m_executed_kernel_uids481,16745
   std::string executed_kernel_info_string(); //< format the kernel information into a string for stat printoutexecuted_kernel_info_string482,16840
   std::string executed_kernel_info_string(); //< format the kernel information into a string for stat printoutgpgpu_sim::executed_kernel_info_string482,16840
   void clear_executed_kernel_info(); //< clear the kernel information after stat printoutclear_executed_kernel_info483,16952
   void clear_executed_kernel_info(); //< clear the kernel information after stat printoutgpgpu_sim::clear_executed_kernel_info483,16952
   unsigned long long  gpu_sim_insn;gpu_sim_insn486,17052
   unsigned long long  gpu_sim_insn;gpgpu_sim::gpu_sim_insn486,17052
   unsigned long long  gpu_tot_sim_insn;gpu_tot_sim_insn487,17089
   unsigned long long  gpu_tot_sim_insn;gpgpu_sim::gpu_tot_sim_insn487,17089
   unsigned long long  gpu_sim_insn_last_update;gpu_sim_insn_last_update488,17130
   unsigned long long  gpu_sim_insn_last_update;gpgpu_sim::gpu_sim_insn_last_update488,17130
   unsigned gpu_sim_insn_last_update_sid;gpu_sim_insn_last_update_sid489,17179
   unsigned gpu_sim_insn_last_update_sid;gpgpu_sim::gpu_sim_insn_last_update_sid489,17179
   FuncCache get_cache_config(std::string kernel_name);get_cache_config493,17224
   FuncCache get_cache_config(std::string kernel_name);gpgpu_sim::get_cache_config493,17224
   void set_cache_config(std::string kernel_name, FuncCache cacheConfig );set_cache_config494,17280
   void set_cache_config(std::string kernel_name, FuncCache cacheConfig );gpgpu_sim::set_cache_config494,17280
   bool has_special_cache_config(std::string kernel_name);has_special_cache_config495,17355
   bool has_special_cache_config(std::string kernel_name);gpgpu_sim::has_special_cache_config495,17355
   void change_cache_config(FuncCache cache_config);change_cache_config496,17414
   void change_cache_config(FuncCache cache_config);gpgpu_sim::change_cache_config496,17414
   void set_cache_config(std::string kernel_name);set_cache_config497,17467
   void set_cache_config(std::string kernel_name);gpgpu_sim::set_cache_config497,17467

gpgpu-sim/gpu-cache.h,47927
#define GPU_CACHE_HGPU_CACHE_H29,1644
enum cache_block_state {cache_block_state40,1841
    INVALID,INVALID41,1866
    RESERVED,RESERVED42,1879
    VALID,VALID43,1893
    MODIFIEDMODIFIED44,1904
enum cache_request_status {cache_request_status47,1921
    HIT = 0,HIT48,1949
    HIT_RESERVED,HIT_RESERVED49,1962
    MISS,MISS50,1980
    RESERVATION_FAIL, RESERVATION_FAIL51,1990
    NUM_CACHE_REQUEST_STATUSNUM_CACHE_REQUEST_STATUS52,2013
enum cache_event {cache_event55,2046
    WRITE_BACK_REQUEST_SENT,WRITE_BACK_REQUEST_SENT56,2065
    READ_REQUEST_SENT,READ_REQUEST_SENT57,2094
    WRITE_REQUEST_SENTWRITE_REQUEST_SENT58,2117
const char * cache_request_status_str(enum cache_request_status status); cache_request_status_str61,2144
struct cache_block_t {cache_block_t63,2219
    cache_block_t()cache_block_t64,2242
    cache_block_t()cache_block_t::cache_block_t64,2242
    void allocate( new_addr_type tag, new_addr_type block_addr, unsigned time )allocate73,2418
    void allocate( new_addr_type tag, new_addr_type block_addr, unsigned time )cache_block_t::allocate73,2418
    void fill( unsigned time )fill82,2672
    void fill( unsigned time )cache_block_t::fill82,2672
    new_addr_type    m_tag;m_tag89,2806
    new_addr_type    m_tag;cache_block_t::m_tag89,2806
    new_addr_type    m_block_addr;m_block_addr90,2834
    new_addr_type    m_block_addr;cache_block_t::m_block_addr90,2834
    unsigned         m_alloc_time;m_alloc_time91,2869
    unsigned         m_alloc_time;cache_block_t::m_alloc_time91,2869
    unsigned         m_last_access_time;m_last_access_time92,2904
    unsigned         m_last_access_time;cache_block_t::m_last_access_time92,2904
    unsigned         m_fill_time;m_fill_time93,2945
    unsigned         m_fill_time;cache_block_t::m_fill_time93,2945
    cache_block_state    m_status;m_status94,2979
    cache_block_state    m_status;cache_block_t::m_status94,2979
enum replacement_policy_t {replacement_policy_t97,3018
    LRU,LRU98,3046
    FIFOFIFO99,3055
enum write_policy_t {write_policy_t102,3068
    READ_ONLY,READ_ONLY103,3090
    WRITE_BACK,WRITE_BACK104,3105
    WRITE_THROUGH,WRITE_THROUGH105,3121
    WRITE_EVICT,WRITE_EVICT106,3140
    LOCAL_WB_GLOBAL_WTLOCAL_WB_GLOBAL_WT107,3157
enum allocation_policy_t {allocation_policy_t110,3184
    ON_MISS,ON_MISS111,3211
    ON_FILLON_FILL112,3224
enum write_allocate_policy_t {write_allocate_policy_t116,3241
	NO_WRITE_ALLOCATE,NO_WRITE_ALLOCATE117,3272
	WRITE_ALLOCATEWRITE_ALLOCATE118,3292
enum mshr_config_t {mshr_config_t121,3312
    TEX_FIFO,TEX_FIFO122,3333
    ASSOC // normal cache ASSOC123,3347
class cache_config {cache_config127,3379
    cache_config() cache_config129,3408
    cache_config() cache_config::cache_config129,3408
    void init(char * config, FuncCache status)init138,3663
    void init(char * config, FuncCache status)cache_config::init138,3663
    bool disabled() const { return m_disabled;}disabled210,6673
    bool disabled() const { return m_disabled;}cache_config::disabled210,6673
    unsigned get_line_sz() constget_line_sz211,6721
    unsigned get_line_sz() constcache_config::get_line_sz211,6721
    unsigned get_num_lines() constget_num_lines216,6819
    unsigned get_num_lines() constcache_config::get_num_lines216,6819
    void print( FILE *fp ) constprint222,6927
    void print( FILE *fp ) constcache_config::print222,6927
    virtual unsigned set_index( new_addr_type addr ) constset_index229,7139
    virtual unsigned set_index( new_addr_type addr ) constcache_config::set_index229,7139
    new_addr_type tag( new_addr_type addr ) consttag234,7264
    new_addr_type tag( new_addr_type addr ) constcache_config::tag234,7264
    new_addr_type block_addr( new_addr_type addr ) constblock_addr243,7712
    new_addr_type block_addr( new_addr_type addr ) constcache_config::block_addr243,7712
    FuncCache get_cache_status() {return cache_status;}get_cache_status247,7819
    FuncCache get_cache_status() {return cache_status;}cache_config::get_cache_status247,7819
    char *m_config_string;m_config_string248,7875
    char *m_config_string;cache_config::m_config_string248,7875
    char *m_config_stringPrefL1;m_config_stringPrefL1249,7902
    char *m_config_stringPrefL1;cache_config::m_config_stringPrefL1249,7902
    char *m_config_stringPrefShared;m_config_stringPrefShared250,7935
    char *m_config_stringPrefShared;cache_config::m_config_stringPrefShared250,7935
    FuncCache cache_status;cache_status251,7972
    FuncCache cache_status;cache_config::cache_status251,7972
    void exit_parse_error()exit_parse_error254,8012
    void exit_parse_error()cache_config::exit_parse_error254,8012
    bool m_valid;m_valid260,8165
    bool m_valid;cache_config::m_valid260,8165
    bool m_disabled;m_disabled261,8183
    bool m_disabled;cache_config::m_disabled261,8183
    unsigned m_line_sz;m_line_sz262,8204
    unsigned m_line_sz;cache_config::m_line_sz262,8204
    unsigned m_line_sz_log2;m_line_sz_log2263,8228
    unsigned m_line_sz_log2;cache_config::m_line_sz_log2263,8228
    unsigned m_nset;m_nset264,8257
    unsigned m_nset;cache_config::m_nset264,8257
    unsigned m_nset_log2;m_nset_log2265,8278
    unsigned m_nset_log2;cache_config::m_nset_log2265,8278
    unsigned m_assoc;m_assoc266,8304
    unsigned m_assoc;cache_config::m_assoc266,8304
    enum replacement_policy_t m_replacement_policy; // 'L' = LRU, 'F' = FIFOm_replacement_policy268,8327
    enum replacement_policy_t m_replacement_policy; // 'L' = LRU, 'F' = FIFOcache_config::m_replacement_policy268,8327
    enum write_policy_t m_write_policy;             // 'T' = write through, 'B' = write back, 'R' = read onlym_write_policy269,8404
    enum write_policy_t m_write_policy;             // 'T' = write through, 'B' = write back, 'R' = read onlycache_config::m_write_policy269,8404
    enum allocation_policy_t m_alloc_policy;        // 'm' = allocate on miss, 'f' = allocate on fillm_alloc_policy270,8514
    enum allocation_policy_t m_alloc_policy;        // 'm' = allocate on miss, 'f' = allocate on fillcache_config::m_alloc_policy270,8514
    enum mshr_config_t m_mshr_type;m_mshr_type271,8616
    enum mshr_config_t m_mshr_type;cache_config::m_mshr_type271,8616
    write_allocate_policy_t m_write_alloc_policy;	// 'W' = Write allocate, 'N' = No write allocatem_write_alloc_policy273,8653
    write_allocate_policy_t m_write_alloc_policy;	// 'W' = Write allocate, 'N' = No write allocatecache_config::m_write_alloc_policy273,8653
        unsigned m_mshr_entries;m_mshr_entries276,8765
        unsigned m_mshr_entries;cache_config::__anon1::m_mshr_entries276,8765
        unsigned m_fragment_fifo_entries;m_fragment_fifo_entries277,8798
        unsigned m_fragment_fifo_entries;cache_config::__anon1::m_fragment_fifo_entries277,8798
        unsigned m_mshr_max_merge;m_mshr_max_merge280,8859
        unsigned m_mshr_max_merge;cache_config::__anon2::m_mshr_max_merge280,8859
        unsigned m_request_fifo_entries;m_request_fifo_entries281,8894
        unsigned m_request_fifo_entries;cache_config::__anon2::m_request_fifo_entries281,8894
        unsigned m_miss_queue_size;m_miss_queue_size284,8954
        unsigned m_miss_queue_size;cache_config::__anon3::m_miss_queue_size284,8954
        unsigned m_rob_entries;m_rob_entries285,8990
        unsigned m_rob_entries;cache_config::__anon3::m_rob_entries285,8990
    unsigned m_result_fifo_entries;m_result_fifo_entries287,9029
    unsigned m_result_fifo_entries;cache_config::m_result_fifo_entries287,9029
    unsigned m_data_port_width; //< number of byte the cache can access per cycle m_data_port_width289,9066
    unsigned m_data_port_width; //< number of byte the cache can access per cycle cache_config::m_data_port_width289,9066
class l2_cache_config : public cache_config {l2_cache_config301,9361
	l2_cache_config() : cache_config(){}l2_cache_config303,9415
	l2_cache_config() : cache_config(){}l2_cache_config::l2_cache_config303,9415
	void init(linear_to_raw_address_translation *address_mapping);init304,9453
	void init(linear_to_raw_address_translation *address_mapping);l2_cache_config::init304,9453
	virtual unsigned set_index(new_addr_type addr) const;set_index305,9517
	virtual unsigned set_index(new_addr_type addr) const;l2_cache_config::set_index305,9517
	linear_to_raw_address_translation *m_address_mapping;m_address_mapping308,9582
	linear_to_raw_address_translation *m_address_mapping;l2_cache_config::m_address_mapping308,9582
class tag_array {tag_array311,9641
    tag_array(cache_config &config, int core_id, int type_id );tag_array314,9695
    tag_array(cache_config &config, int core_id, int type_id );tag_array::tag_array314,9695
    ~tag_array();~tag_array315,9759
    ~tag_array();tag_array::~tag_array315,9759
    enum cache_request_status probe( new_addr_type addr, unsigned &idx ) const;probe317,9778
    enum cache_request_status probe( new_addr_type addr, unsigned &idx ) const;tag_array::probe317,9778
    enum cache_request_status access( new_addr_type addr, unsigned time, unsigned &idx );access318,9858
    enum cache_request_status access( new_addr_type addr, unsigned time, unsigned &idx );tag_array::access318,9858
    enum cache_request_status access( new_addr_type addr, unsigned time, unsigned &idx, bool &wb, cache_block_t &evicted );access319,9948
    enum cache_request_status access( new_addr_type addr, unsigned time, unsigned &idx, bool &wb, cache_block_t &evicted );tag_array::access319,9948
    void fill( new_addr_type addr, unsigned time );fill321,10073
    void fill( new_addr_type addr, unsigned time );tag_array::fill321,10073
    void fill( unsigned idx, unsigned time );fill322,10125
    void fill( unsigned idx, unsigned time );tag_array::fill322,10125
    unsigned size() const { return m_config.get_num_lines();}size324,10172
    unsigned size() const { return m_config.get_num_lines();}tag_array::size324,10172
    cache_block_t &get_block(unsigned idx) { return m_lines[idx];}get_block325,10234
    cache_block_t &get_block(unsigned idx) { return m_lines[idx];}tag_array::get_block325,10234
    void flush(); // flash invalidate all entriesflush327,10302
    void flush(); // flash invalidate all entriestag_array::flush327,10302
    void new_window();new_window328,10352
    void new_window();tag_array::new_window328,10352
    void print( FILE *stream, unsigned &total_access, unsigned &total_misses ) const;print330,10376
    void print( FILE *stream, unsigned &total_access, unsigned &total_misses ) const;tag_array::print330,10376
    float windowed_miss_rate( ) const;windowed_miss_rate331,10462
    float windowed_miss_rate( ) const;tag_array::windowed_miss_rate331,10462
    void get_stats(unsigned &total_access, unsigned &total_misses, unsigned &total_hit_res, unsigned &total_res_fail) const;get_stats332,10501
    void get_stats(unsigned &total_access, unsigned &total_misses, unsigned &total_hit_res, unsigned &total_res_fail) const;tag_array::get_stats332,10501
	void update_cache_parameters(cache_config &config);update_cache_parameters334,10627
	void update_cache_parameters(cache_config &config);tag_array::update_cache_parameters334,10627
    tag_array( cache_config &config,tag_array339,10876
    tag_array( cache_config &config,tag_array::tag_array339,10876
    void init( int core_id, int type_id );init343,11012
    void init( int core_id, int type_id );tag_array::init343,11012
    cache_config &m_config;m_config347,11068
    cache_config &m_config;tag_array::m_config347,11068
    cache_block_t *m_lines; /* nbanks x nset x assoc lines in total */m_lines349,11097
    cache_block_t *m_lines; /* nbanks x nset x assoc lines in total */tag_array::m_lines349,11097
    unsigned m_access;m_access351,11169
    unsigned m_access;tag_array::m_access351,11169
    unsigned m_miss;m_miss352,11192
    unsigned m_miss;tag_array::m_miss352,11192
    unsigned m_pending_hit; // number of cache miss that hit a line that is allocated but not filledm_pending_hit353,11213
    unsigned m_pending_hit; // number of cache miss that hit a line that is allocated but not filledtag_array::m_pending_hit353,11213
    unsigned m_res_fail;m_res_fail354,11314
    unsigned m_res_fail;tag_array::m_res_fail354,11314
    unsigned m_prev_snapshot_access;m_prev_snapshot_access357,11426
    unsigned m_prev_snapshot_access;tag_array::m_prev_snapshot_access357,11426
    unsigned m_prev_snapshot_miss;m_prev_snapshot_miss358,11463
    unsigned m_prev_snapshot_miss;tag_array::m_prev_snapshot_miss358,11463
    unsigned m_prev_snapshot_pending_hit;m_prev_snapshot_pending_hit359,11498
    unsigned m_prev_snapshot_pending_hit;tag_array::m_prev_snapshot_pending_hit359,11498
    int m_core_id; // which shader core is using thism_core_id361,11541
    int m_core_id; // which shader core is using thistag_array::m_core_id361,11541
    int m_type_id; // what kind of cache is this (normal, texture, constant)m_type_id362,11595
    int m_type_id; // what kind of cache is this (normal, texture, constant)tag_array::m_type_id362,11595
class mshr_table {mshr_table365,11676
    mshr_table( unsigned num_entries, unsigned max_merged )mshr_table367,11703
    mshr_table( unsigned num_entries, unsigned max_merged )mshr_table::mshr_table367,11703
    bool probe( new_addr_type block_addr ) const;probe377,11982
    bool probe( new_addr_type block_addr ) const;mshr_table::probe377,11982
    bool full( new_addr_type block_addr ) const;full379,12098
    bool full( new_addr_type block_addr ) const;mshr_table::full379,12098
    void add( new_addr_type block_addr, mem_fetch *mf );add381,12180
    void add( new_addr_type block_addr, mem_fetch *mf );mshr_table::add381,12180
    bool busy() const {return false;}busy383,12294
    bool busy() const {return false;}mshr_table::busy383,12294
    void mark_ready( new_addr_type block_addr, bool &has_atomic );mark_ready385,12406
    void mark_ready( new_addr_type block_addr, bool &has_atomic );mshr_table::mark_ready385,12406
    bool access_ready() const {return !m_current_response.empty();}access_ready387,12518
    bool access_ready() const {return !m_current_response.empty();}mshr_table::access_ready387,12518
    mem_fetch *next_access();next_access389,12620
    mem_fetch *next_access();mshr_table::next_access389,12620
    void display( FILE *fp ) const;display390,12650
    void display( FILE *fp ) const;mshr_table::display390,12650
    void check_mshr_parameters( unsigned num_entries, unsigned max_merged )check_mshr_parameters392,12687
    void check_mshr_parameters( unsigned num_entries, unsigned max_merged )mshr_table::check_mshr_parameters392,12687
    const unsigned m_num_entries;m_num_entries401,13084
    const unsigned m_num_entries;mshr_table::m_num_entries401,13084
    const unsigned m_max_merged;m_max_merged402,13118
    const unsigned m_max_merged;mshr_table::m_max_merged402,13118
    struct mshr_entry {mshr_entry404,13152
    struct mshr_entry {mshr_table::mshr_entry404,13152
        std::list<mem_fetch*> m_list;m_list405,13176
        std::list<mem_fetch*> m_list;mshr_table::mshr_entry::m_list405,13176
        bool m_has_atomic; m_has_atomic406,13214
        bool m_has_atomic; mshr_table::mshr_entry::m_has_atomic406,13214
        mshr_entry() : m_has_atomic(false) { }mshr_entry407,13242
        mshr_entry() : m_has_atomic(false) { }mshr_table::mshr_entry::mshr_entry407,13242
    typedef tr1_hash_map<new_addr_type,mshr_entry> table;table409,13297
    typedef tr1_hash_map<new_addr_type,mshr_entry> table;mshr_table::table409,13297
    table m_data;m_data410,13355
    table m_data;mshr_table::m_data410,13355
    bool m_current_response_ready;m_current_response_ready413,13439
    bool m_current_response_ready;mshr_table::m_current_response_ready413,13439
    std::list<new_addr_type> m_current_response;m_current_response414,13474
    std::list<new_addr_type> m_current_response;mshr_table::m_current_response414,13474
struct cache_sub_stats{cache_sub_stats422,13768
    unsigned accesses;accesses423,13792
    unsigned accesses;cache_sub_stats::accesses423,13792
    unsigned misses;misses424,13815
    unsigned misses;cache_sub_stats::misses424,13815
    unsigned pending_hits;pending_hits425,13836
    unsigned pending_hits;cache_sub_stats::pending_hits425,13836
    unsigned res_fails;res_fails426,13863
    unsigned res_fails;cache_sub_stats::res_fails426,13863
    unsigned long long port_available_cycles; port_available_cycles428,13888
    unsigned long long port_available_cycles; cache_sub_stats::port_available_cycles428,13888
    unsigned long long data_port_busy_cycles; data_port_busy_cycles429,13935
    unsigned long long data_port_busy_cycles; cache_sub_stats::data_port_busy_cycles429,13935
    unsigned long long fill_port_busy_cycles; fill_port_busy_cycles430,13982
    unsigned long long fill_port_busy_cycles; cache_sub_stats::fill_port_busy_cycles430,13982
    cache_sub_stats(){cache_sub_stats432,14030
    cache_sub_stats(){cache_sub_stats::cache_sub_stats432,14030
    void clear(){clear435,14076
    void clear(){cache_sub_stats::clear435,14076
    cache_sub_stats &operator+=(const cache_sub_stats &css){operator +=444,14299
    cache_sub_stats &operator+=(const cache_sub_stats &css){cache_sub_stats::operator +=444,14299
    cache_sub_stats operator+(const cache_sub_stats &cs){operator +458,14801
    cache_sub_stats operator+(const cache_sub_stats &cs){cache_sub_stats::operator +458,14801
    void print_port_stats(FILE *fout, const char *cache_name) const; print_port_stats473,15459
    void print_port_stats(FILE *fout, const char *cache_name) const; cache_sub_stats::print_port_stats473,15459
class cache_stats {cache_stats482,15740
    cache_stats();cache_stats484,15768
    cache_stats();cache_stats::cache_stats484,15768
    void clear();clear485,15787
    void clear();cache_stats::clear485,15787
    void inc_stats(int access_type, int access_outcome);inc_stats486,15805
    void inc_stats(int access_type, int access_outcome);cache_stats::inc_stats486,15805
    enum cache_request_status select_stats_status(enum cache_request_status probe, enum cache_request_status access) const;select_stats_status487,15862
    enum cache_request_status select_stats_status(enum cache_request_status probe, enum cache_request_status access) const;cache_stats::select_stats_status487,15862
    unsigned &operator()(int access_type, int access_outcome);operator ()488,15986
    unsigned &operator()(int access_type, int access_outcome);cache_stats::operator ()488,15986
    unsigned operator()(int access_type, int access_outcome) const;operator ()489,16049
    unsigned operator()(int access_type, int access_outcome) const;cache_stats::operator ()489,16049
    cache_stats operator+(const cache_stats &cs);operator +490,16117
    cache_stats operator+(const cache_stats &cs);cache_stats::operator +490,16117
    cache_stats &operator+=(const cache_stats &cs);operator +=491,16167
    cache_stats &operator+=(const cache_stats &cs);cache_stats::operator +=491,16167
    void print_stats(FILE *fout, const char *cache_name = "Cache_stats") const;print_stats492,16219
    void print_stats(FILE *fout, const char *cache_name = "Cache_stats") const;cache_stats::print_stats492,16219
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status)  const;get_stats494,16300
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status)  const;cache_stats::get_stats494,16300
    void get_sub_stats(struct cache_sub_stats &css) const;get_sub_stats495,16462
    void get_sub_stats(struct cache_sub_stats &css) const;cache_stats::get_sub_stats495,16462
    void sample_cache_port_utility(bool data_port_busy, bool fill_port_busy); sample_cache_port_utility497,16522
    void sample_cache_port_utility(bool data_port_busy, bool fill_port_busy); cache_stats::sample_cache_port_utility497,16522
    bool check_valid(int type, int status) const;check_valid499,16610
    bool check_valid(int type, int status) const;cache_stats::check_valid499,16610
    std::vector< std::vector<unsigned> > m_stats;m_stats501,16661
    std::vector< std::vector<unsigned> > m_stats;cache_stats::m_stats501,16661
    unsigned long long m_cache_port_available_cycles; m_cache_port_available_cycles503,16712
    unsigned long long m_cache_port_available_cycles; cache_stats::m_cache_port_available_cycles503,16712
    unsigned long long m_cache_data_port_busy_cycles; m_cache_data_port_busy_cycles504,16767
    unsigned long long m_cache_data_port_busy_cycles; cache_stats::m_cache_data_port_busy_cycles504,16767
    unsigned long long m_cache_fill_port_busy_cycles; m_cache_fill_port_busy_cycles505,16822
    unsigned long long m_cache_fill_port_busy_cycles; cache_stats::m_cache_fill_port_busy_cycles505,16822
class cache_t {cache_t508,16881
    virtual ~cache_t() {}~cache_t510,16905
    virtual ~cache_t() {}cache_t::~cache_t510,16905
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events ) =  0;access511,16931
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events ) =  0;cache_t::access511,16931
    virtual bool data_port_free() const = 0; data_port_free514,17118
    virtual bool data_port_free() const = 0; cache_t::data_port_free514,17118
    virtual bool fill_port_free() const = 0; fill_port_free515,17164
    virtual bool fill_port_free() const = 0; cache_t::fill_port_free515,17164
bool was_write_sent( const std::list<cache_event> &events );was_write_sent518,17214
bool was_read_sent( const std::list<cache_event> &events );was_read_sent519,17275
class baseline_cache : public cache_t {baseline_cache524,17477
    baseline_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,baseline_cache526,17525
    baseline_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,baseline_cache::baseline_cache526,17525
    void init( const char *name,init535,17931
    void init( const char *name,baseline_cache::init535,17931
    virtual ~baseline_cache()~baseline_cache546,18244
    virtual ~baseline_cache()baseline_cache::~baseline_cache546,18244
	void update_cache_parameters(cache_config &config)update_cache_parameters551,18315
	void update_cache_parameters(cache_config &config)baseline_cache::update_cache_parameters551,18315
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events ) =  0;access558,18521
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events ) =  0;baseline_cache::access558,18521
    void cycle();cycle560,18708
    void cycle();baseline_cache::cycle560,18708
    void fill( mem_fetch *mf, unsigned time );fill562,18821
    void fill( mem_fetch *mf, unsigned time );baseline_cache::fill562,18821
    bool waiting_for_fill( mem_fetch *mf );waiting_for_fill564,18935
    bool waiting_for_fill( mem_fetch *mf );baseline_cache::waiting_for_fill564,18935
    bool access_ready() const {return m_mshrs.access_ready();}access_ready566,19093
    bool access_ready() const {return m_mshrs.access_ready();}baseline_cache::access_ready566,19093
    mem_fetch *next_access(){return m_mshrs.next_access();}next_access568,19225
    mem_fetch *next_access(){return m_mshrs.next_access();}baseline_cache::next_access568,19225
    void flush(){m_tag_array->flush();}flush570,19330
    void flush(){m_tag_array->flush();}baseline_cache::flush570,19330
    void print(FILE *fp, unsigned &accesses, unsigned &misses) const;print571,19370
    void print(FILE *fp, unsigned &accesses, unsigned &misses) const;baseline_cache::print571,19370
    void display_state( FILE *fp ) const;display_state572,19440
    void display_state( FILE *fp ) const;baseline_cache::display_state572,19440
    const cache_stats &get_stats() const {get_stats575,19506
    const cache_stats &get_stats() const {baseline_cache::get_stats575,19506
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status)  const{get_stats578,19579
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status)  const{baseline_cache::get_stats578,19579
    void get_sub_stats(struct cache_sub_stats &css) const {get_sub_stats581,19845
    void get_sub_stats(struct cache_sub_stats &css) const {baseline_cache::get_sub_stats581,19845
    bool data_port_free() const { return m_bandwidth_management.data_port_free(); } data_port_free586,19999
    bool data_port_free() const { return m_bandwidth_management.data_port_free(); } baseline_cache::data_port_free586,19999
    bool fill_port_free() const { return m_bandwidth_management.fill_port_free(); } fill_port_free587,20084
    bool fill_port_free() const { return m_bandwidth_management.fill_port_free(); } baseline_cache::fill_port_free587,20084
    baseline_cache( const char *name,baseline_cache591,20259
    baseline_cache( const char *name,baseline_cache::baseline_cache591,20259
    std::string m_name;m_name607,20784
    std::string m_name;baseline_cache::m_name607,20784
    cache_config &m_config;m_config608,20808
    cache_config &m_config;baseline_cache::m_config608,20808
    tag_array*  m_tag_array;m_tag_array609,20836
    tag_array*  m_tag_array;baseline_cache::m_tag_array609,20836
    mshr_table m_mshrs;m_mshrs610,20865
    mshr_table m_mshrs;baseline_cache::m_mshrs610,20865
    std::list<mem_fetch*> m_miss_queue;m_miss_queue611,20889
    std::list<mem_fetch*> m_miss_queue;baseline_cache::m_miss_queue611,20889
    enum mem_fetch_status m_miss_queue_status;m_miss_queue_status612,20929
    enum mem_fetch_status m_miss_queue_status;baseline_cache::m_miss_queue_status612,20929
    mem_fetch_interface *m_memport;m_memport613,20976
    mem_fetch_interface *m_memport;baseline_cache::m_memport613,20976
    struct extra_mf_fields {extra_mf_fields615,21013
    struct extra_mf_fields {baseline_cache::extra_mf_fields615,21013
        extra_mf_fields()  { m_valid = false;}extra_mf_fields616,21042
        extra_mf_fields()  { m_valid = false;}baseline_cache::extra_mf_fields::extra_mf_fields616,21042
        extra_mf_fields( new_addr_type a, unsigned i, unsigned d ) extra_mf_fields617,21089
        extra_mf_fields( new_addr_type a, unsigned i, unsigned d ) baseline_cache::extra_mf_fields::extra_mf_fields617,21089
        bool m_valid;m_valid624,21295
        bool m_valid;baseline_cache::extra_mf_fields::m_valid624,21295
        new_addr_type m_block_addr;m_block_addr625,21317
        new_addr_type m_block_addr;baseline_cache::extra_mf_fields::m_block_addr625,21317
        unsigned m_cache_index;m_cache_index626,21353
        unsigned m_cache_index;baseline_cache::extra_mf_fields::m_cache_index626,21353
        unsigned m_data_size;m_data_size627,21385
        unsigned m_data_size;baseline_cache::extra_mf_fields::m_data_size627,21385
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;extra_mf_fields_lookup630,21423
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;baseline_cache::extra_mf_fields_lookup630,21423
    extra_mf_fields_lookup m_extra_mf_fields;m_extra_mf_fields632,21497
    extra_mf_fields_lookup m_extra_mf_fields;baseline_cache::m_extra_mf_fields632,21497
    cache_stats m_stats;m_stats634,21544
    cache_stats m_stats;baseline_cache::m_stats634,21544
    bool miss_queue_full(unsigned num_miss){miss_queue_full637,21696
    bool miss_queue_full(unsigned num_miss){baseline_cache::miss_queue_full637,21696
    void send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request641,21871
    void send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,baseline_cache::send_read_request641,21871
    void send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request644,22135
    void send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,baseline_cache::send_read_request644,22135
    class bandwidth_management bandwidth_management648,22447
    class bandwidth_management baseline_cache::bandwidth_management648,22447
        bandwidth_management(cache_config &config); bandwidth_management651,22498
        bandwidth_management(cache_config &config); baseline_cache::bandwidth_management::bandwidth_management651,22498
        void use_data_port(mem_fetch *mf, enum cache_request_status outcome, const std::list<cache_event> &events); use_data_port654,22650
        void use_data_port(mem_fetch *mf, enum cache_request_status outcome, const std::list<cache_event> &events); baseline_cache::bandwidth_management::use_data_port654,22650
        void use_fill_port(mem_fetch *mf); use_fill_port657,22799
        void use_fill_port(mem_fetch *mf); baseline_cache::bandwidth_management::use_fill_port657,22799
        void replenish_port_bandwidth(); replenish_port_bandwidth660,22903
        void replenish_port_bandwidth(); baseline_cache::bandwidth_management::replenish_port_bandwidth660,22903
        bool data_port_free() const; data_port_free663,22992
        bool data_port_free() const; baseline_cache::bandwidth_management::data_port_free663,22992
        bool fill_port_free() const; fill_port_free665,23076
        bool fill_port_free() const; baseline_cache::bandwidth_management::fill_port_free665,23076
        const cache_config &m_config; m_config667,23130
        const cache_config &m_config; baseline_cache::bandwidth_management::m_config667,23130
        int m_data_port_occupied_cycles; //< Number of cycle that the data port remains used m_data_port_occupied_cycles669,23170
        int m_data_port_occupied_cycles; //< Number of cycle that the data port remains used baseline_cache::bandwidth_management::m_data_port_occupied_cycles669,23170
        int m_fill_port_occupied_cycles; //< Number of cycle that the fill port remains used m_fill_port_occupied_cycles670,23264
        int m_fill_port_occupied_cycles; //< Number of cycle that the fill port remains used baseline_cache::bandwidth_management::m_fill_port_occupied_cycles670,23264
    bandwidth_management m_bandwidth_management; m_bandwidth_management673,23367
    bandwidth_management m_bandwidth_management; baseline_cache::m_bandwidth_management673,23367
class read_only_cache : public baseline_cache {read_only_cache677,23441
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status )read_only_cache679,23497
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status )read_only_cache::read_only_cache679,23497
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events );access683,23830
    virtual enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events );read_only_cache::access683,23830
    virtual ~read_only_cache(){}~read_only_cache685,23961
    virtual ~read_only_cache(){}read_only_cache::~read_only_cache685,23961
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status, tag_array* new_tag_array )read_only_cache688,24006
    read_only_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport, enum mem_fetch_status status, tag_array* new_tag_array )read_only_cache::read_only_cache688,24006
class data_cache : public baseline_cache {data_cache693,24336
    data_cache( const char *name, cache_config &config,data_cache695,24387
    data_cache( const char *name, cache_config &config,data_cache::data_cache695,24387
    virtual ~data_cache() {}~data_cache706,24841
    virtual ~data_cache() {}data_cache::~data_cache706,24841
    virtual void init( mem_fetch_allocator *mfcreator )init708,24871
    virtual void init( mem_fetch_allocator *mfcreator )data_cache::init708,24871
    virtual enum cache_request_status access( new_addr_type addr,access745,26273
    virtual enum cache_request_status access( new_addr_type addr,data_cache::access745,26273
    data_cache( const char *name,data_cache750,26552
    data_cache( const char *name,data_cache::data_cache750,26552
    mem_access_type m_wr_alloc_type; // Specifies type of write allocate request (e.g., L1 or L2)m_wr_alloc_type767,27152
    mem_access_type m_wr_alloc_type; // Specifies type of write allocate request (e.g., L1 or L2)data_cache::m_wr_alloc_type767,27152
    mem_access_type m_wrbk_type; // Specifies type of writeback request (e.g., L1 or L2)m_wrbk_type768,27250
    mem_access_type m_wrbk_type; // Specifies type of writeback request (e.g., L1 or L2)data_cache::m_wrbk_type768,27250
        process_tag_probe( bool wr,process_tag_probe774,27568
        process_tag_probe( bool wr,data_cache::process_tag_probe774,27568
    mem_fetch_allocator *m_memfetch_creator;m_memfetch_creator783,27918
    mem_fetch_allocator *m_memfetch_creator;data_cache::m_memfetch_creator783,27918
    void send_write_request( mem_fetch *mf,send_write_request787,28074
    void send_write_request( mem_fetch *mf,data_cache::send_write_request787,28074
        (data_cache::*m_wr_hit)( new_addr_type addr,m_wr_hit796,28452
        (data_cache::*m_wr_hit)( new_addr_type addr,data_cache::m_wr_hit796,28452
        wr_hit_wb( new_addr_type addr,wr_hit_wb804,28874
        wr_hit_wb( new_addr_type addr,data_cache::wr_hit_wb804,28874
        wr_hit_wt( new_addr_type addr,wr_hit_wt811,29172
        wr_hit_wt( new_addr_type addr,data_cache::wr_hit_wt811,29172
        wr_hit_we( new_addr_type addr,wr_hit_we820,29551
        wr_hit_we( new_addr_type addr,data_cache::wr_hit_we820,29551
        wr_hit_global_we_local_wb( new_addr_type addr,wr_hit_global_we_local_wb827,29850
        wr_hit_global_we_local_wb( new_addr_type addr,data_cache::wr_hit_global_we_local_wb827,29850
        (data_cache::*m_wr_miss)( new_addr_type addr,m_wr_miss838,30321
        (data_cache::*m_wr_miss)( new_addr_type addr,data_cache::m_wr_miss838,30321
        wr_miss_wa( new_addr_type addr,wr_miss_wa847,30823
        wr_miss_wa( new_addr_type addr,data_cache::wr_miss_wa847,30823
        wr_miss_no_wa( new_addr_type addr,wr_miss_no_wa854,31131
        wr_miss_no_wa( new_addr_type addr,data_cache::wr_miss_no_wa854,31131
        (data_cache::*m_rd_hit)( new_addr_type addr,m_rd_hit864,31549
        (data_cache::*m_rd_hit)( new_addr_type addr,data_cache::m_rd_hit864,31549
        rd_hit_base( new_addr_type addr,rd_hit_base871,31917
        rd_hit_base( new_addr_type addr,data_cache::rd_hit_base871,31917
        (data_cache::*m_rd_miss)( new_addr_type addr,m_rd_miss880,32254
        (data_cache::*m_rd_miss)( new_addr_type addr,data_cache::m_rd_miss880,32254
        rd_miss_base( new_addr_type addr,rd_miss_base887,32628
        rd_miss_base( new_addr_type addr,data_cache::rd_miss_base887,32628
class l1_cache : public data_cache {l1_cache900,33125
    l1_cache(const char *name, cache_config &config,l1_cache902,33170
    l1_cache(const char *name, cache_config &config,l1_cache::l1_cache902,33170
    virtual ~l1_cache(){}~l1_cache907,33476
    virtual ~l1_cache(){}l1_cache::~l1_cache907,33476
        access( new_addr_type addr,access910,33541
        access( new_addr_type addr,l1_cache::access910,33541
    l1_cache( const char *name,l1_cache916,33701
    l1_cache( const char *name,l1_cache::l1_cache916,33701
class l2_cache : public data_cache {l2_cache932,34251
    l2_cache(const char *name,  cache_config &config,l2_cache934,34296
    l2_cache(const char *name,  cache_config &config,l2_cache::l2_cache934,34296
    virtual ~l2_cache() {}~l2_cache939,34603
    virtual ~l2_cache() {}l2_cache::~l2_cache939,34603
        access( new_addr_type addr,access942,34669
        access( new_addr_type addr,l2_cache::access942,34669
class tex_cache : public cache_t {tex_cache955,35169
    tex_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,tex_cache957,35212
    tex_cache( const char *name, cache_config &config, int core_id, int type_id, mem_fetch_interface *memport,tex_cache::tex_cache957,35212
    enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events );access982,36365
    enum cache_request_status access( new_addr_type addr, mem_fetch *mf, unsigned time, std::list<cache_event> &events );tex_cache::access982,36365
    void cycle();cycle983,36487
    void cycle();tex_cache::cycle983,36487
    void fill( mem_fetch *mf, unsigned time );fill985,36561
    void fill( mem_fetch *mf, unsigned time );tex_cache::fill985,36561
    bool access_ready() const{return !m_result_fifo.empty();}access_ready987,36722
    bool access_ready() const{return !m_result_fifo.empty();}tex_cache::access_ready987,36722
    mem_fetch *next_access(){return m_result_fifo.pop();}next_access989,36872
    mem_fetch *next_access(){return m_result_fifo.pop();}tex_cache::next_access989,36872
    void display_state( FILE *fp ) const;display_state990,36930
    void display_state( FILE *fp ) const;tex_cache::display_state990,36930
    bool data_port_free() const { return true; }data_port_free993,37040
    bool data_port_free() const { return true; }tex_cache::data_port_free993,37040
    bool fill_port_free() const { return true; }fill_port_free994,37089
    bool fill_port_free() const { return true; }tex_cache::fill_port_free994,37089
    const cache_stats &get_stats() const {get_stats997,37162
    const cache_stats &get_stats() const {tex_cache::get_stats997,37162
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{get_stats1000,37235
    unsigned get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{tex_cache::get_stats1000,37235
    void get_sub_stats(struct cache_sub_stats &css) const{get_sub_stats1004,37501
    void get_sub_stats(struct cache_sub_stats &css) const{tex_cache::get_sub_stats1004,37501
    std::string m_name;m_name1008,37611
    std::string m_name;tex_cache::m_name1008,37611
    const cache_config &m_config;m_config1009,37635
    const cache_config &m_config;tex_cache::m_config1009,37635
    struct fragment_entry {fragment_entry1011,37670
    struct fragment_entry {tex_cache::fragment_entry1011,37670
        fragment_entry() {}fragment_entry1012,37698
        fragment_entry() {}tex_cache::fragment_entry::fragment_entry1012,37698
        fragment_entry( mem_fetch *mf, unsigned idx, bool m, unsigned d )fragment_entry1013,37726
        fragment_entry( mem_fetch *mf, unsigned idx, bool m, unsigned d )tex_cache::fragment_entry::fragment_entry1013,37726
        mem_fetch *m_request;     // request informationm_request1020,37926
        mem_fetch *m_request;     // request informationtex_cache::fragment_entry::m_request1020,37926
        unsigned   m_cache_index; // where to look for datam_cache_index1021,37983
        unsigned   m_cache_index; // where to look for datatex_cache::fragment_entry::m_cache_index1021,37983
        bool       m_miss;        // true if sent memory requestm_miss1022,38043
        bool       m_miss;        // true if sent memory requesttex_cache::fragment_entry::m_miss1022,38043
        unsigned   m_data_size;m_data_size1023,38108
        unsigned   m_data_size;tex_cache::fragment_entry::m_data_size1023,38108
    struct rob_entry {rob_entry1026,38148
    struct rob_entry {tex_cache::rob_entry1026,38148
        rob_entry() { m_ready = false; m_time=0; m_request=NULL;}rob_entry1027,38171
        rob_entry() { m_ready = false; m_time=0; m_request=NULL;}tex_cache::rob_entry::rob_entry1027,38171
        rob_entry( unsigned i, mem_fetch *mf, new_addr_type a ) rob_entry1028,38237
        rob_entry( unsigned i, mem_fetch *mf, new_addr_type a ) tex_cache::rob_entry::rob_entry1028,38237
        bool m_ready;m_ready1036,38451
        bool m_ready;tex_cache::rob_entry::m_ready1036,38451
        unsigned m_time; // which cycle did this entry become ready?m_time1037,38473
        unsigned m_time; // which cycle did this entry become ready?tex_cache::rob_entry::m_time1037,38473
        unsigned m_index; // where in cache should block be placed?m_index1038,38542
        unsigned m_index; // where in cache should block be placed?tex_cache::rob_entry::m_index1038,38542
        mem_fetch *m_request;m_request1039,38610
        mem_fetch *m_request;tex_cache::rob_entry::m_request1039,38610
        new_addr_type m_block_addr;m_block_addr1040,38640
        new_addr_type m_block_addr;tex_cache::rob_entry::m_block_addr1040,38640
    struct data_block {data_block1043,38684
    struct data_block {tex_cache::data_block1043,38684
        data_block() { m_valid = false;}data_block1044,38708
        data_block() { m_valid = false;}tex_cache::data_block::data_block1044,38708
        bool m_valid;m_valid1045,38749
        bool m_valid;tex_cache::data_block::m_valid1045,38749
        new_addr_type m_block_addr;m_block_addr1046,38771
        new_addr_type m_block_addr;tex_cache::data_block::m_block_addr1046,38771
    template<class T> class fifo {fifo1050,38861
    template<class T> class fifo {tex_cache::fifo1050,38861
        fifo( unsigned size ) fifo1052,38908
        fifo( unsigned size ) tex_cache::fifo::fifo1052,38908
        bool full() const { return m_num == m_size;}full1060,39088
        bool full() const { return m_num == m_size;}tex_cache::fifo::full1060,39088
        bool empty() const { return m_num == 0;}empty1061,39141
        bool empty() const { return m_num == 0;}tex_cache::fifo::empty1061,39141
        unsigned size() const { return m_num;}size1062,39190
        unsigned size() const { return m_num;}tex_cache::fifo::size1062,39190
        unsigned capacity() const { return m_size;}capacity1063,39237
        unsigned capacity() const { return m_size;}tex_cache::fifo::capacity1063,39237
        unsigned push( const T &e ) push1064,39289
        unsigned push( const T &e ) tex_cache::fifo::push1064,39289
        T pop() pop1072,39500
        T pop() tex_cache::fifo::pop1072,39500
        const T &peek( unsigned index ) const peek1079,39659
        const T &peek( unsigned index ) const tex_cache::fifo::peek1079,39659
        T &peek( unsigned index ) peek1084,39800
        T &peek( unsigned index ) tex_cache::fifo::peek1084,39800
        T &peek() constpeek1089,39929
        T &peek() consttex_cache::fifo::peek1089,39929
        unsigned next_pop_index() const next_pop_index1093,40010
        unsigned next_pop_index() const tex_cache::fifo::next_pop_index1093,40010
        void inc_head() { m_head = (m_head+1)%m_size; m_num++;}inc_head1098,40111
        void inc_head() { m_head = (m_head+1)%m_size; m_num++;}tex_cache::fifo::inc_head1098,40111
        void inc_tail() { assert(m_num>0); m_tail = (m_tail+1)%m_size; m_num--;}inc_tail1099,40175
        void inc_tail() { assert(m_num>0); m_tail = (m_tail+1)%m_size; m_num--;}tex_cache::fifo::inc_tail1099,40175
        unsigned   m_head; // next entry goes herem_head1101,40257
        unsigned   m_head; // next entry goes heretex_cache::fifo::m_head1101,40257
        unsigned   m_tail; // oldest entry found herem_tail1102,40308
        unsigned   m_tail; // oldest entry found heretex_cache::fifo::m_tail1102,40308
        unsigned   m_num;  // how many in fifo?m_num1103,40362
        unsigned   m_num;  // how many in fifo?tex_cache::fifo::m_num1103,40362
        unsigned   m_size; // maximum number of entries in fifom_size1104,40410
        unsigned   m_size; // maximum number of entries in fifotex_cache::fifo::m_size1104,40410
        T         *m_data;m_data1105,40474
        T         *m_data;tex_cache::fifo::m_data1105,40474
    tag_array               m_tags;m_tags1108,40509
    tag_array               m_tags;tex_cache::m_tags1108,40509
    fifo<fragment_entry>    m_fragment_fifo;m_fragment_fifo1109,40545
    fifo<fragment_entry>    m_fragment_fifo;tex_cache::m_fragment_fifo1109,40545
    fifo<mem_fetch*>        m_request_fifo;m_request_fifo1110,40590
    fifo<mem_fetch*>        m_request_fifo;tex_cache::m_request_fifo1110,40590
    fifo<rob_entry>         m_rob;m_rob1111,40634
    fifo<rob_entry>         m_rob;tex_cache::m_rob1111,40634
    data_block             *m_cache;m_cache1112,40669
    data_block             *m_cache;tex_cache::m_cache1112,40669
    fifo<mem_fetch*>        m_result_fifo; // next completed texture fetchm_result_fifo1113,40706
    fifo<mem_fetch*>        m_result_fifo; // next completed texture fetchtex_cache::m_result_fifo1113,40706
    mem_fetch_interface    *m_memport;m_memport1115,40782
    mem_fetch_interface    *m_memport;tex_cache::m_memport1115,40782
    enum mem_fetch_status   m_request_queue_status;m_request_queue_status1116,40821
    enum mem_fetch_status   m_request_queue_status;tex_cache::m_request_queue_status1116,40821
    enum mem_fetch_status   m_rob_status;m_rob_status1117,40873
    enum mem_fetch_status   m_rob_status;tex_cache::m_rob_status1117,40873
    struct extra_mf_fields {extra_mf_fields1119,40916
    struct extra_mf_fields {tex_cache::extra_mf_fields1119,40916
        extra_mf_fields()  { m_valid = false;}extra_mf_fields1120,40945
        extra_mf_fields()  { m_valid = false;}tex_cache::extra_mf_fields::extra_mf_fields1120,40945
        extra_mf_fields( unsigned i ) extra_mf_fields1121,40992
        extra_mf_fields( unsigned i ) tex_cache::extra_mf_fields::extra_mf_fields1121,40992
        bool m_valid;m_valid1126,41108
        bool m_valid;tex_cache::extra_mf_fields::m_valid1126,41108
        unsigned m_rob_index;m_rob_index1127,41130
        unsigned m_rob_index;tex_cache::extra_mf_fields::m_rob_index1127,41130
    cache_stats m_stats;m_stats1130,41168
    cache_stats m_stats;tex_cache::m_stats1130,41168
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;extra_mf_fields_lookup1132,41194
    typedef std::map<mem_fetch*,extra_mf_fields> extra_mf_fields_lookup;tex_cache::extra_mf_fields_lookup1132,41194
    extra_mf_fields_lookup m_extra_mf_fields;m_extra_mf_fields1134,41268
    extra_mf_fields_lookup m_extra_mf_fields;tex_cache::m_extra_mf_fields1134,41268

gpgpu-sim/power_stat.cc,2775
power_mem_stat_t::power_mem_stat_t(const struct memory_config *mem_config, const struct shader_core_config *shdr_config, memory_stats_t *mem_stats, shader_core_stats *shdr_stats){power_mem_stat_t45,1955
power_mem_stat_t::power_mem_stat_t(const struct memory_config *mem_config, const struct shader_core_config *shdr_config, memory_stats_t *mem_stats, shader_core_stats *shdr_stats){power_mem_stat_t::power_mem_stat_t45,1955
void power_mem_stat_t::init(){init55,2306
void power_mem_stat_t::init(){power_mem_stat_t::init55,2306
void power_mem_stat_t::save_stats(){save_stats79,3522
void power_mem_stat_t::save_stats(){power_mem_stat_t::save_stats79,3522
void power_mem_stat_t::visualizer_print( gzFile power_visualizer_file ){visualizer_print105,4699
void power_mem_stat_t::visualizer_print( gzFile power_visualizer_file ){power_mem_stat_t::visualizer_print105,4699
void power_mem_stat_t::print (FILE *fout) const {print109,4776
void power_mem_stat_t::print (FILE *fout) const {power_mem_stat_t::print109,4776
power_core_stat_t::power_core_stat_t( const struct shader_core_config *shader_config, shader_core_stats *core_stats )power_core_stat_t128,5538
power_core_stat_t::power_core_stat_t( const struct shader_core_config *shader_config, shader_core_stats *core_stats )power_core_stat_t::power_core_stat_t128,5538
void power_core_stat_t::visualizer_print( gzFile visualizer_file )visualizer_print140,5894
void power_core_stat_t::visualizer_print( gzFile visualizer_file )power_core_stat_t::visualizer_print140,5894
void power_core_stat_t::print (FILE *fout)print145,5967
void power_core_stat_t::print (FILE *fout)power_core_stat_t::print145,5967
void power_core_stat_t::init()init177,8439
void power_core_stat_t::init()power_core_stat_t::init177,8439
void power_core_stat_t::save_stats(){save_stats237,13231
void power_core_stat_t::save_stats(){power_core_stat_t::save_stats237,13231
power_stat_t::power_stat_t( const struct shader_core_config *shader_config,float * average_pipeline_duty_cycle,float *active_sms,shader_core_stats * shader_stats, const struct memory_config *mem_config,memory_stats_t * memory_stats)power_stat_t269,15585
power_stat_t::power_stat_t( const struct shader_core_config *shader_config,float * average_pipeline_duty_cycle,float *active_sms,shader_core_stats * shader_stats, const struct memory_config *mem_config,memory_stats_t * memory_stats)power_stat_t::power_stat_t269,15585
void power_stat_t::visualizer_print( gzFile visualizer_file )visualizer_print281,16189
void power_stat_t::visualizer_print( gzFile visualizer_file )power_stat_t::visualizer_print281,16189
void power_stat_t::print (FILE *fout) constprint287,16357
void power_stat_t::print (FILE *fout) constpower_stat_t::print287,16357

gpgpu-sim/l2cache.cc,7953
mem_fetch * partition_mf_allocator::alloc(new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const alloc49,2001
mem_fetch * partition_mf_allocator::alloc(new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const partition_mf_allocator::alloc49,2001
memory_partition_unit::memory_partition_unit( unsigned partition_id, memory_partition_unit63,2517
memory_partition_unit::memory_partition_unit( unsigned partition_id, memory_partition_unit::memory_partition_unit63,2517
memory_partition_unit::~memory_partition_unit() ~memory_partition_unit77,3267
memory_partition_unit::~memory_partition_unit() memory_partition_unit::~memory_partition_unit77,3267
memory_partition_unit::arbitration_metadata::arbitration_metadata(const struct memory_config *config) arbitration_metadata86,3499
memory_partition_unit::arbitration_metadata::arbitration_metadata(const struct memory_config *config) memory_partition_unit::arbitration_metadata::arbitration_metadata86,3499
bool memory_partition_unit::arbitration_metadata::has_credits(int inner_sub_partition_id) const has_credits105,4407
bool memory_partition_unit::arbitration_metadata::has_credits(int inner_sub_partition_id) const memory_partition_unit::arbitration_metadata::has_credits105,4407
void memory_partition_unit::arbitration_metadata::borrow_credit(int inner_sub_partition_id) borrow_credit117,4782
void memory_partition_unit::arbitration_metadata::borrow_credit(int inner_sub_partition_id) memory_partition_unit::arbitration_metadata::borrow_credit117,4782
void memory_partition_unit::arbitration_metadata::return_credit(int inner_sub_partition_id) return_credit130,5265
void memory_partition_unit::arbitration_metadata::return_credit(int inner_sub_partition_id) memory_partition_unit::arbitration_metadata::return_credit130,5265
void memory_partition_unit::arbitration_metadata::print( FILE *fp ) const print141,5635
void memory_partition_unit::arbitration_metadata::print( FILE *fp ) const memory_partition_unit::arbitration_metadata::print141,5635
bool memory_partition_unit::busy() const busy151,6026
bool memory_partition_unit::busy() const memory_partition_unit::busy151,6026
void memory_partition_unit::cache_cycle(unsigned cycle) cache_cycle162,6283
void memory_partition_unit::cache_cycle(unsigned cycle) memory_partition_unit::cache_cycle162,6283
void memory_partition_unit::visualizer_print( gzFile visualizer_file ) const visualizer_print169,6484
void memory_partition_unit::visualizer_print( gzFile visualizer_file ) const memory_partition_unit::visualizer_print169,6484
bool memory_partition_unit::can_issue_to_dram(int inner_sub_partition_id) can_issue_to_dram178,6829
bool memory_partition_unit::can_issue_to_dram(int inner_sub_partition_id) memory_partition_unit::can_issue_to_dram178,6829
int memory_partition_unit::global_sub_partition_id_to_local_id(int global_sub_partition_id) constglobal_sub_partition_id_to_local_id190,7354
int memory_partition_unit::global_sub_partition_id_to_local_id(int global_sub_partition_id) constmemory_partition_unit::global_sub_partition_id_to_local_id190,7354
void memory_partition_unit::dram_cycle() dram_cycle195,7552
void memory_partition_unit::dram_cycle() memory_partition_unit::dram_cycle195,7552
void memory_partition_unit::set_done( mem_fetch *mf )set_done252,10324
void memory_partition_unit::set_done( mem_fetch *mf )memory_partition_unit::set_done252,10324
void memory_partition_unit::set_dram_power_stats(unsigned &n_cmd,set_dram_power_stats264,10854
void memory_partition_unit::set_dram_power_stats(unsigned &n_cmd,memory_partition_unit::set_dram_power_stats264,10854
void memory_partition_unit::print( FILE *fp ) constprint276,11489
void memory_partition_unit::print( FILE *fp ) constmemory_partition_unit::print276,11489
memory_sub_partition::memory_sub_partition( unsigned sub_partition_id, memory_sub_partition295,12204
memory_sub_partition::memory_sub_partition( unsigned sub_partition_id, memory_sub_partition::memory_sub_partition295,12204
memory_sub_partition::~memory_sub_partition()~memory_sub_partition325,13425
memory_sub_partition::~memory_sub_partition()memory_sub_partition::~memory_sub_partition325,13425
void memory_sub_partition::cache_cycle( unsigned cycle )cache_cycle335,13636
void memory_sub_partition::cache_cycle( unsigned cycle )memory_sub_partition::cache_cycle335,13636
bool memory_sub_partition::full() constfull430,17660
bool memory_sub_partition::full() constmemory_sub_partition::full430,17660
bool memory_sub_partition::L2_dram_queue_empty() constL2_dram_queue_empty435,17741
bool memory_sub_partition::L2_dram_queue_empty() constmemory_sub_partition::L2_dram_queue_empty435,17741
class mem_fetch* memory_sub_partition::L2_dram_queue_top() constL2_dram_queue_top440,17838
class mem_fetch* memory_sub_partition::L2_dram_queue_top() constmemory_sub_partition::L2_dram_queue_top440,17838
void memory_sub_partition::L2_dram_queue_pop() L2_dram_queue_pop445,17943
void memory_sub_partition::L2_dram_queue_pop() memory_sub_partition::L2_dram_queue_pop445,17943
bool memory_sub_partition::dram_L2_queue_full() constdram_L2_queue_full450,18024
bool memory_sub_partition::dram_L2_queue_full() constmemory_sub_partition::dram_L2_queue_full450,18024
void memory_sub_partition::dram_L2_queue_push( class mem_fetch* mf )dram_L2_queue_push455,18119
void memory_sub_partition::dram_L2_queue_push( class mem_fetch* mf )memory_sub_partition::dram_L2_queue_push455,18119
void memory_sub_partition::print_cache_stat(unsigned &accesses, unsigned &misses) constprint_cache_stat460,18224
void memory_sub_partition::print_cache_stat(unsigned &accesses, unsigned &misses) constmemory_sub_partition::print_cache_stat460,18224
void memory_sub_partition::print( FILE *fp ) constprint467,18429
void memory_sub_partition::print( FILE *fp ) constmemory_sub_partition::print467,18429
void memory_stats_t::visualizer_print( gzFile visualizer_file )visualizer_print483,18974
void memory_stats_t::visualizer_print( gzFile visualizer_file )memory_stats_t::visualizer_print483,18974
void gpgpu_sim::print_dram_stats(FILE *fout) constprint_dram_stats493,19452
void gpgpu_sim::print_dram_stats(FILE *fout) constgpgpu_sim::print_dram_stats493,19452
unsigned memory_sub_partition::flushL2() flushL2530,20448
unsigned memory_sub_partition::flushL2() memory_sub_partition::flushL2530,20448
bool memory_sub_partition::busy() const busy538,20625
bool memory_sub_partition::busy() const memory_sub_partition::busy538,20625
void memory_sub_partition::push( mem_fetch* req, unsigned long long cycle ) push543,20710
void memory_sub_partition::push( mem_fetch* req, unsigned long long cycle ) memory_sub_partition::push543,20710
mem_fetch* memory_sub_partition::pop() pop561,21314
mem_fetch* memory_sub_partition::pop() memory_sub_partition::pop561,21314
mem_fetch* memory_sub_partition::top() top574,21650
mem_fetch* memory_sub_partition::top() memory_sub_partition::top574,21650
void memory_sub_partition::set_done( mem_fetch *mf )set_done586,21965
void memory_sub_partition::set_done( mem_fetch *mf )memory_sub_partition::set_done586,21965
void memory_sub_partition::accumulate_L2cache_stats(class cache_stats &l2_stats) const {accumulate_L2cache_stats591,22056
void memory_sub_partition::accumulate_L2cache_stats(class cache_stats &l2_stats) const {memory_sub_partition::accumulate_L2cache_stats591,22056
void memory_sub_partition::get_L2cache_sub_stats(struct cache_sub_stats &css) const{get_L2cache_sub_stats597,22243
void memory_sub_partition::get_L2cache_sub_stats(struct cache_sub_stats &css) const{memory_sub_partition::get_L2cache_sub_stats597,22243
void memory_sub_partition::visualizer_print( gzFile visualizer_file )visualizer_print603,22421
void memory_sub_partition::visualizer_print( gzFile visualizer_file )memory_sub_partition::visualizer_print603,22421

gpgpu-sim/histogram.h,2868
#define HISTOGRAM_HHISTOGRAM_H29,1654
class binned_histogram {binned_histogram36,1733
   binned_histogram (std::string name = "", int nbins = 32, int* bins = NULL);binned_histogram39,1782
   binned_histogram (std::string name = "", int nbins = 32, int* bins = NULL);binned_histogram::binned_histogram39,1782
   binned_histogram (const binned_histogram& other);binned_histogram40,1861
   binned_histogram (const binned_histogram& other);binned_histogram::binned_histogram40,1861
   virtual ~binned_histogram ();~binned_histogram41,1914
   virtual ~binned_histogram ();binned_histogram::~binned_histogram41,1914
   void reset_bins ();reset_bins44,1965
   void reset_bins ();binned_histogram::reset_bins44,1965
   void add2bin (int sample);add2bin45,1988
   void add2bin (int sample);binned_histogram::add2bin45,1988
   void fprint (FILE *fout) const;fprint48,2036
   void fprint (FILE *fout) const;binned_histogram::fprint48,2036
   std::string m_name;m_name51,2083
   std::string m_name;binned_histogram::m_name51,2083
   int m_nbins;m_nbins52,2106
   int m_nbins;binned_histogram::m_nbins52,2106
   int *m_bins;        // bin boundariesm_bins53,2122
   int *m_bins;        // bin boundariesbinned_histogram::m_bins53,2122
   int *m_bin_cnts;    // countersm_bin_cnts54,2163
   int *m_bin_cnts;    // countersbinned_histogram::m_bin_cnts54,2163
   int m_maximum;      // the maximum samplem_maximum55,2198
   int m_maximum;      // the maximum samplebinned_histogram::m_maximum55,2198
   signed long long int m_sum; // for calculating the averagem_sum56,2243
   signed long long int m_sum; // for calculating the averagebinned_histogram::m_sum56,2243
class pow2_histogram : public binned_histogram {pow2_histogram59,2309
   pow2_histogram ( std::string name = "", int nbins = 32, int* bins = NULL);pow2_histogram61,2366
   pow2_histogram ( std::string name = "", int nbins = 32, int* bins = NULL);pow2_histogram::pow2_histogram61,2366
   ~pow2_histogram() {}~pow2_histogram62,2444
   ~pow2_histogram() {}pow2_histogram::~pow2_histogram62,2444
   void add2bin (int sample);add2bin64,2469
   void add2bin (int sample);pow2_histogram::add2bin64,2469
class linear_histogram : public binned_histogram {linear_histogram67,2503
   linear_histogram (int stride = 1, const char *name = NULL, int nbins = 32, int* bins = NULL);linear_histogram69,2562
   linear_histogram (int stride = 1, const char *name = NULL, int nbins = 32, int* bins = NULL);linear_histogram::linear_histogram69,2562
   ~linear_histogram() {}~linear_histogram70,2659
   ~linear_histogram() {}linear_histogram::~linear_histogram70,2659
   void add2bin (int sample);add2bin72,2686
   void add2bin (int sample);linear_histogram::add2bin72,2686
   int m_stride;m_stride74,2725
   int m_stride;linear_histogram::m_stride74,2725

gpgpu-sim/visualizer.h,401
#define VISUALIZER_H_INCLUDEDVISUALIZER_H_INCLUDED29,1652
void time_vector_create(int size);time_vector_create34,1721
void time_vector_print(void);time_vector_print35,1756
void time_vector_update(unsigned int uid,int slot ,long int cycle,int type);time_vector_update36,1786
void check_time_vector_update(unsigned int uid,int slot ,long int latency,int type); check_time_vector_update37,1863

gpgpu-sim/dram.cc,2289
int PRINT_CYCLE = 0;PRINT_CYCLE38,1844
dram_t::dram_t( unsigned int partition_id, const struct memory_config *config, memory_stats_t *stats,dram_t44,1957
dram_t::dram_t( unsigned int partition_id, const struct memory_config *config, memory_stats_t *stats,dram_t::dram_t44,1957
bool dram_t::full() const full118,4099
bool dram_t::full() const dram_t::full118,4099
unsigned dram_t::que_length() constque_length127,4391
unsigned dram_t::que_length() constdram_t::que_length127,4391
bool dram_t::returnq_full() constreturnq_full138,4623
bool dram_t::returnq_full() constdram_t::returnq_full138,4623
unsigned int dram_t::queue_limit() const queue_limit143,4689
unsigned int dram_t::queue_limit() const dram_t::queue_limit143,4689
dram_req_t::dram_req_t( class mem_fetch *mf )dram_req_t149,4795
dram_req_t::dram_req_t( class mem_fetch *mf )dram_req_t::dram_req_t149,4795
void dram_t::push( class mem_fetch *data ) push168,5193
void dram_t::push( class mem_fetch *data ) dram_t::push168,5193
void dram_t::scheduler_fifo()scheduler_fifo189,5870
void dram_t::scheduler_fifo()dram_t::scheduler_fifo189,5870
#define DEC2ZERO(DEC2ZERO202,6192
#define SWAP(SWAP203,6232
void dram_t::cycle()cycle205,6275
void dram_t::cycle()dram_t::cycle205,6275
class mem_fetch* dram_t::return_queue_pop() return_queue_pop424,13606
class mem_fetch* dram_t::return_queue_pop() dram_t::return_queue_pop424,13606
class mem_fetch* dram_t::return_queue_top() return_queue_top429,13683
class mem_fetch* dram_t::return_queue_top() dram_t::return_queue_top429,13683
void dram_t::print( FILE* simFile) constprint434,13760
void dram_t::print( FILE* simFile) constdram_t::print434,13760
void dram_t::visualize() constvisualize459,14942
void dram_t::visualize() constdram_t::visualize459,14942
void dram_t::print_stat( FILE* simFile ) print_stat477,15551
void dram_t::print_stat( FILE* simFile ) dram_t::print_stat477,15551
void dram_t::visualizer_print( gzFile visualizer_file )visualizer_print492,16208
void dram_t::visualizer_print( gzFile visualizer_file )dram_t::visualizer_print492,16208
void dram_t::set_dram_power_stats(	unsigned &cmd,set_dram_power_stats537,18180
void dram_t::set_dram_power_stats(	unsigned &cmd,dram_t::set_dram_power_stats537,18180

gpgpu-sim/gpu-cache.cc,14351
#define MAX_DEFAULT_CACHE_SIZE_MULTIBLIER MAX_DEFAULT_CACHE_SIZE_MULTIBLIER32,1691
const char * cache_request_status_str(enum cache_request_status status) cache_request_status_str35,1834
void l2_cache_config::init(linear_to_raw_address_translation *address_mapping){init50,2258
void l2_cache_config::init(linear_to_raw_address_translation *address_mapping){l2_cache_config::init50,2258
unsigned l2_cache_config::set_index(new_addr_type addr) const{set_index55,2437
unsigned l2_cache_config::set_index(new_addr_type addr) const{l2_cache_config::set_index55,2437
tag_array::~tag_array() ~tag_array65,2788
tag_array::~tag_array() tag_array::~tag_array65,2788
tag_array::tag_array( cache_config &config,tag_array70,2840
tag_array::tag_array( cache_config &config,tag_array::tag_array70,2840
void tag_array::update_cache_parameters(cache_config &config)update_cache_parameters80,3090
void tag_array::update_cache_parameters(cache_config &config)tag_array::update_cache_parameters80,3090
tag_array::tag_array( cache_config &config,tag_array85,3175
tag_array::tag_array( cache_config &config,tag_array::tag_array85,3175
void tag_array::init( int core_id, int type_id )init95,3506
void tag_array::init( int core_id, int type_id )tag_array::init95,3506
enum cache_request_status tag_array::probe( new_addr_type addr, unsigned &idx ) const {probe109,3838
enum cache_request_status tag_array::probe( new_addr_type addr, unsigned &idx ) const {tag_array::probe109,3838
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx )access172,6176
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx )tag_array::access172,6176
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx, bool &wb, cache_block_t &evicted ) access181,6432
enum cache_request_status tag_array::access( new_addr_type addr, unsigned time, unsigned &idx, bool &wb, cache_block_t &evicted ) tag_array::access181,6432
void tag_array::fill( new_addr_type addr, unsigned time )fill215,7590
void tag_array::fill( new_addr_type addr, unsigned time )tag_array::fill215,7590
void tag_array::fill( unsigned index, unsigned time ) fill225,7969
void tag_array::fill( unsigned index, unsigned time ) tag_array::fill225,7969
void tag_array::flush() flush231,8110
void tag_array::flush() tag_array::flush231,8110
float tag_array::windowed_miss_rate( ) constwindowed_miss_rate237,8237
float tag_array::windowed_miss_rate( ) consttag_array::windowed_miss_rate237,8237
void tag_array::new_window()new_window249,8602
void tag_array::new_window()tag_array::new_window249,8602
void tag_array::print( FILE *stream, unsigned &total_access, unsigned &total_misses ) constprint256,8759
void tag_array::print( FILE *stream, unsigned &total_access, unsigned &total_misses ) consttag_array::print256,8759
void tag_array::get_stats(unsigned &total_access, unsigned &total_misses, unsigned &total_hit_res, unsigned &total_res_fail) const{get_stats266,9145
void tag_array::get_stats(unsigned &total_access, unsigned &total_misses, unsigned &total_hit_res, unsigned &total_res_fail) const{tag_array::get_stats266,9145
bool was_write_sent( const std::list<cache_event> &events )was_write_sent275,9458
bool was_writeback_sent( const std::list<cache_event> &events )was_writeback_sent284,9703
bool was_read_sent( const std::list<cache_event> &events )was_read_sent293,9957
bool mshr_table::probe( new_addr_type block_addr ) const{probe304,10416
bool mshr_table::probe( new_addr_type block_addr ) const{mshr_table::probe304,10416
bool mshr_table::full( new_addr_type block_addr ) const{full310,10624
bool mshr_table::full( new_addr_type block_addr ) const{mshr_table::full310,10624
void mshr_table::add( new_addr_type block_addr, mem_fetch *mf ){add319,10907
void mshr_table::add( new_addr_type block_addr, mem_fetch *mf ){mshr_table::add319,10907
void mshr_table::mark_ready( new_addr_type block_addr, bool &has_atomic ){mark_ready330,11324
void mshr_table::mark_ready( new_addr_type block_addr, bool &has_atomic ){mshr_table::mark_ready330,11324
mem_fetch *mshr_table::next_access(){next_access340,11719
mem_fetch *mshr_table::next_access(){mshr_table::next_access340,11719
void mshr_table::display( FILE *fp ) const{display354,12172
void mshr_table::display( FILE *fp ) const{mshr_table::display354,12172
cache_stats::cache_stats(){cache_stats369,12880
cache_stats::cache_stats(){cache_stats::cache_stats369,12880
void cache_stats::clear(){clear379,13185
void cache_stats::clear(){cache_stats::clear379,13185
void cache_stats::inc_stats(int access_type, int access_outcome){inc_stats391,13514
void cache_stats::inc_stats(int access_type, int access_outcome){cache_stats::inc_stats391,13514
enum cache_request_status cache_stats::select_stats_status(enum cache_request_status probe, enum cache_request_status access) const {select_stats_status401,13842
enum cache_request_status cache_stats::select_stats_status(enum cache_request_status probe, enum cache_request_status access) const {cache_stats::select_stats_status401,13842
unsigned &cache_stats::operator()(int access_type, int access_outcome){operator ()412,14279
unsigned &cache_stats::operator()(int access_type, int access_outcome){cache_stats::operator ()412,14279
unsigned cache_stats::operator()(int access_type, int access_outcome) const{operator ()423,14717
unsigned cache_stats::operator()(int access_type, int access_outcome) const{cache_stats::operator ()423,14717
cache_stats cache_stats::operator+(const cache_stats &cs){operator +433,15018
cache_stats cache_stats::operator+(const cache_stats &cs){cache_stats::operator +433,15018
cache_stats &cache_stats::operator+=(const cache_stats &cs){operator +=449,15747
cache_stats &cache_stats::operator+=(const cache_stats &cs){cache_stats::operator +=449,15747
void cache_stats::print_stats(FILE *fout, const char *cache_name) const{print_stats464,16336
void cache_stats::print_stats(FILE *fout, const char *cache_name) const{cache_stats::print_stats464,16336
void cache_sub_stats::print_port_stats(FILE *fout, const char *cache_name) constprint_port_stats485,17284
void cache_sub_stats::print_port_stats(FILE *fout, const char *cache_name) constcache_sub_stats::print_port_stats485,17284
unsigned cache_stats::get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{get_stats499,17842
unsigned cache_stats::get_stats(enum mem_access_type *access_type, unsigned num_access_type, enum cache_request_status *access_status, unsigned num_access_status) const{cache_stats::get_stats499,17842
void cache_stats::get_sub_stats(struct cache_sub_stats &css) const{get_sub_stats515,18697
void cache_stats::get_sub_stats(struct cache_sub_stats &css) const{cache_stats::get_sub_stats515,18697
bool cache_stats::check_valid(int type, int status) const{check_valid545,19713
bool cache_stats::check_valid(int type, int status) const{cache_stats::check_valid545,19713
void cache_stats::sample_cache_port_utility(bool data_port_busy, bool fill_port_busy) sample_cache_port_utility555,20000
void cache_stats::sample_cache_port_utility(bool data_port_busy, bool fill_port_busy) cache_stats::sample_cache_port_utility555,20000
baseline_cache::bandwidth_management::bandwidth_management(cache_config &config) bandwidth_management566,20289
baseline_cache::bandwidth_management::bandwidth_management(cache_config &config) baseline_cache::bandwidth_management::bandwidth_management566,20289
void baseline_cache::bandwidth_management::use_data_port(mem_fetch *mf, enum cache_request_status outcome, const std::list<cache_event> &events)use_data_port574,20561
void baseline_cache::bandwidth_management::use_data_port(mem_fetch *mf, enum cache_request_status outcome, const std::list<cache_event> &events)baseline_cache::bandwidth_management::use_data_port574,20561
void baseline_cache::bandwidth_management::use_fill_port(mem_fetch *mf)use_fill_port601,21510
void baseline_cache::bandwidth_management::use_fill_port(mem_fetch *mf)baseline_cache::bandwidth_management::use_fill_port601,21510
void baseline_cache::bandwidth_management::replenish_port_bandwidth()replenish_port_bandwidth609,21829
void baseline_cache::bandwidth_management::replenish_port_bandwidth()baseline_cache::bandwidth_management::replenish_port_bandwidth609,21829
bool baseline_cache::bandwidth_management::data_port_free() constdata_port_free623,22221
bool baseline_cache::bandwidth_management::data_port_free() constbaseline_cache::bandwidth_management::data_port_free623,22221
bool baseline_cache::bandwidth_management::fill_port_free() constfill_port_free629,22378
bool baseline_cache::bandwidth_management::fill_port_free() constbaseline_cache::bandwidth_management::fill_port_free629,22378
void baseline_cache::cycle(){cycle635,22545
void baseline_cache::cycle(){baseline_cache::cycle635,22545
void baseline_cache::fill(mem_fetch *mf, unsigned time){fill650,23168
void baseline_cache::fill(mem_fetch *mf, unsigned time){baseline_cache::fill650,23168
bool baseline_cache::waiting_for_fill( mem_fetch *mf ){waiting_for_fill672,24120
bool baseline_cache::waiting_for_fill( mem_fetch *mf ){baseline_cache::waiting_for_fill672,24120
void baseline_cache::print(FILE *fp, unsigned &accesses, unsigned &misses) const{print677,24289
void baseline_cache::print(FILE *fp, unsigned &accesses, unsigned &misses) const{baseline_cache::print677,24289
void baseline_cache::display_state( FILE *fp ) const{display_state682,24468
void baseline_cache::display_state( FILE *fp ) const{baseline_cache::display_state682,24468
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request689,24660
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,baseline_cache::send_read_request689,24660
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,send_read_request698,25066
void baseline_cache::send_read_request(new_addr_type addr, new_addr_type block_addr, unsigned cache_index, mem_fetch *mf,baseline_cache::send_read_request698,25066
void data_cache::send_write_request(mem_fetch *mf, cache_event request, unsigned time, std::list<cache_event> &events){send_write_request730,26341
void data_cache::send_write_request(mem_fetch *mf, cache_event request, unsigned time, std::list<cache_event> &events){data_cache::send_write_request730,26341
cache_request_status data_cache::wr_hit_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_wb740,26675
cache_request_status data_cache::wr_hit_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){data_cache::wr_hit_wb740,26675
cache_request_status data_cache::wr_hit_wt(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_wt750,27157
cache_request_status data_cache::wr_hit_wt(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){data_cache::wr_hit_wt750,27157
cache_request_status data_cache::wr_hit_we(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_we766,27840
cache_request_status data_cache::wr_hit_we(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){data_cache::wr_hit_we766,27840
enum cache_request_status data_cache::wr_hit_global_we_local_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){wr_hit_global_we_local_wb781,28400
enum cache_request_status data_cache::wr_hit_global_we_local_wb(new_addr_type addr, unsigned cache_index, mem_fetch *mf, unsigned time, std::list<cache_event> &events, enum cache_request_status status ){data_cache::wr_hit_global_we_local_wb781,28400
data_cache::wr_miss_wa( new_addr_type addr,wr_miss_wa794,29084
data_cache::wr_miss_wa( new_addr_type addr,data_cache::wr_miss_wa794,29084
data_cache::wr_miss_no_wa( new_addr_type addr,wr_miss_no_wa856,31520
data_cache::wr_miss_no_wa( new_addr_type addr,data_cache::wr_miss_no_wa856,31520
data_cache::rd_hit_base( new_addr_type addr,rd_hit_base877,32292
data_cache::rd_hit_base( new_addr_type addr,data_cache::rd_hit_base877,32292
data_cache::rd_miss_base( new_addr_type addr,rd_miss_base901,33208
data_cache::rd_miss_base( new_addr_type addr,data_cache::rd_miss_base901,33208
read_only_cache::access( new_addr_type addr,access937,34571
read_only_cache::access( new_addr_type addr,read_only_cache::access937,34571
data_cache::process_tag_probe( bool wr,process_tag_probe973,36019
data_cache::process_tag_probe( bool wr,data_cache::process_tag_probe973,36019
data_cache::access( new_addr_type addr,access1018,38118
data_cache::access( new_addr_type addr,data_cache::access1018,38118
l1_cache::access( new_addr_type addr,access1042,39133
l1_cache::access( new_addr_type addr,l1_cache::access1042,39133
l2_cache::access( new_addr_type addr,access1054,39543
l2_cache::access( new_addr_type addr,l2_cache::access1054,39543
enum cache_request_status tex_cache::access( new_addr_type addr, mem_fetch *mf,access1067,40073
enum cache_request_status tex_cache::access( new_addr_type addr, mem_fetch *mf,tex_cache::access1067,40073
void tex_cache::cycle(){cycle1101,41659
void tex_cache::cycle(){tex_cache::cycle1101,41659
void tex_cache::fill( mem_fetch *mf, unsigned time )fill1139,43178
void tex_cache::fill( mem_fetch *mf, unsigned time )tex_cache::fill1139,43178
void tex_cache::display_state( FILE *fp ) constdisplay_state1155,43680
void tex_cache::display_state( FILE *fp ) consttex_cache::display_state1155,43680

gpgpu-sim/gpu-sim.cc,8049
class  gpgpu_sim_wrapper {};gpgpu_sim_wrapper68,2436
#define MAX(MAX77,2570
bool g_interactive_debugger_enabled=false;g_interactive_debugger_enabled80,2609
unsigned long long  gpu_sim_cycle = 0;gpu_sim_cycle82,2653
unsigned long long  gpu_tot_sim_cycle = 0;gpu_tot_sim_cycle83,2692
unsigned int gpu_stall_dramfull = 0; gpu_stall_dramfull87,2790
unsigned int gpu_stall_icnt2sh = 0;gpu_stall_icnt2sh88,2828
#define  CORE CORE92,2886
#define  L2 L293,2906
#define  DRAM DRAM94,2926
#define  ICNT ICNT95,2946
#define MEM_LATENCY_STAT_IMPLMEM_LATENCY_STAT_IMPL98,2970
void power_config::reg_options(class OptionParser * opp)reg_options105,3035
void power_config::reg_options(class OptionParser * opp)power_config::reg_options105,3035
void memory_config::reg_options(class OptionParser * opp)reg_options140,4516
void memory_config::reg_options(class OptionParser * opp)memory_config::reg_options140,4516
void shader_core_config::reg_options(class OptionParser * opp)reg_options198,7957
void shader_core_config::reg_options(class OptionParser * opp)shader_core_config::reg_options198,7957
void gpgpu_sim_config::reg_options(option_parser_t opp)reg_options368,19813
void gpgpu_sim_config::reg_options(option_parser_t opp)gpgpu_sim_config::reg_options368,19813
void increment_x_then_y_then_z( dim3 &i, const dim3 &bound)increment_x_then_y_then_z442,24207
void gpgpu_sim::launch( kernel_info_t *kinfo )launch456,24447
void gpgpu_sim::launch( kernel_info_t *kinfo )gpgpu_sim::launch456,24447
bool gpgpu_sim::can_start_kernel()can_start_kernel477,25325
bool gpgpu_sim::can_start_kernel()gpgpu_sim::can_start_kernel477,25325
bool gpgpu_sim::get_more_cta_left() constget_more_cta_left486,25545
bool gpgpu_sim::get_more_cta_left() constgpgpu_sim::get_more_cta_left486,25545
kernel_info_t *gpgpu_sim::select_kernel()select_kernel499,25911
kernel_info_t *gpgpu_sim::select_kernel()gpgpu_sim::select_kernel499,25911
unsigned gpgpu_sim::finished_kernel()finished_kernel518,26781
unsigned gpgpu_sim::finished_kernel()gpgpu_sim::finished_kernel518,26781
void gpgpu_sim::set_kernel_done( kernel_info_t *kernel ) set_kernel_done527,26982
void gpgpu_sim::set_kernel_done( kernel_info_t *kernel ) gpgpu_sim::set_kernel_done527,26982
void set_ptx_warp_size(const struct core_config * warp_size);set_ptx_warp_size541,27373
gpgpu_sim::gpgpu_sim( const gpgpu_sim_config &config ) gpgpu_sim543,27436
gpgpu_sim::gpgpu_sim( const gpgpu_sim_config &config ) gpgpu_sim::gpgpu_sim543,27436
int gpgpu_sim::shared_mem_size() constshared_mem_size596,29780
int gpgpu_sim::shared_mem_size() constgpgpu_sim::shared_mem_size596,29780
int gpgpu_sim::num_registers_per_core() constnum_registers_per_core601,29869
int gpgpu_sim::num_registers_per_core() constgpgpu_sim::num_registers_per_core601,29869
int gpgpu_sim::wrp_size() constwrp_size606,29971
int gpgpu_sim::wrp_size() constgpgpu_sim::wrp_size606,29971
int gpgpu_sim::shader_clock() constshader_clock611,30046
int gpgpu_sim::shader_clock() constgpgpu_sim::shader_clock611,30046
void gpgpu_sim::set_prop( cudaDeviceProp *prop )set_prop616,30122
void gpgpu_sim::set_prop( cudaDeviceProp *prop )gpgpu_sim::set_prop616,30122
const struct cudaDeviceProp *gpgpu_sim::get_prop() constget_prop621,30205
const struct cudaDeviceProp *gpgpu_sim::get_prop() constgpgpu_sim::get_prop621,30205
enum divergence_support_t gpgpu_sim::simd_model() constsimd_model626,30296
enum divergence_support_t gpgpu_sim::simd_model() constgpgpu_sim::simd_model626,30296
void gpgpu_sim_config::init_clock_domains(void ) init_clock_domains631,30391
void gpgpu_sim_config::init_clock_domains(void ) gpgpu_sim_config::init_clock_domains631,30391
void gpgpu_sim::reinit_clock_domains(void)reinit_clock_domains647,31015
void gpgpu_sim::reinit_clock_domains(void)gpgpu_sim::reinit_clock_domains647,31015
bool gpgpu_sim::active()active655,31133
bool gpgpu_sim::active()gpgpu_sim::active655,31133
void gpgpu_sim::init()init678,31977
void gpgpu_sim::init()gpgpu_sim::init678,31977
void gpgpu_sim::update_stats() {update_stats716,33629
void gpgpu_sim::update_stats() {gpgpu_sim::update_stats716,33629
void gpgpu_sim::print_stats()print_stats722,33784
void gpgpu_sim::print_stats()gpgpu_sim::print_stats722,33784
void gpgpu_sim::deadlock_check()deadlock_check735,34186
void gpgpu_sim::deadlock_check()gpgpu_sim::deadlock_check735,34186
std::string gpgpu_sim::executed_kernel_info_string() executed_kernel_info_string776,36045
std::string gpgpu_sim::executed_kernel_info_string() gpgpu_sim::executed_kernel_info_string776,36045
void gpgpu_sim::set_cache_config(std::string kernel_name,  FuncCache cacheConfig )set_cache_config793,36541
void gpgpu_sim::set_cache_config(std::string kernel_name,  FuncCache cacheConfig )gpgpu_sim::set_cache_config793,36541
FuncCache gpgpu_sim::get_cache_config(std::string kernel_name)get_cache_config798,36680
FuncCache gpgpu_sim::get_cache_config(std::string kernel_name)gpgpu_sim::get_cache_config798,36680
bool gpgpu_sim::has_special_cache_config(std::string kernel_name)has_special_cache_config809,37020
bool gpgpu_sim::has_special_cache_config(std::string kernel_name)gpgpu_sim::has_special_cache_config809,37020
void gpgpu_sim::set_cache_config(std::string kernel_name)set_cache_config821,37349
void gpgpu_sim::set_cache_config(std::string kernel_name)gpgpu_sim::set_cache_config821,37349
void gpgpu_sim::change_cache_config(FuncCache cache_config)change_cache_config831,37566
void gpgpu_sim::change_cache_config(FuncCache cache_config)gpgpu_sim::change_cache_config831,37566
void gpgpu_sim::clear_executed_kernel_info()clear_executed_kernel_info874,39398
void gpgpu_sim::clear_executed_kernel_info()gpgpu_sim::clear_executed_kernel_info874,39398
void gpgpu_sim::gpu_print_stat() gpu_print_stat879,39518
void gpgpu_sim::gpu_print_stat() gpgpu_sim::gpu_print_stat879,39518
unsigned gpgpu_sim::threads_per_core() const threads_per_core1000,44345
unsigned gpgpu_sim::threads_per_core() const gpgpu_sim::threads_per_core1000,44345
void shader_core_ctx::mem_instruction_stats(const warp_inst_t &inst)mem_instruction_stats1005,44446
void shader_core_ctx::mem_instruction_stats(const warp_inst_t &inst)shader_core_ctx::mem_instruction_stats1005,44446
void shader_core_ctx::issue_block2core( kernel_info_t &kernel ) issue_block2core1048,45653
void shader_core_ctx::issue_block2core( kernel_info_t &kernel ) shader_core_ctx::issue_block2core1048,45653
void dram_t::dram_log( int task ) dram_log1105,48151
void dram_t::dram_log( int task ) dram_t::dram_log1105,48151
int gpgpu_sim::next_clock_domain(void) next_clock_domain1115,48418
int gpgpu_sim::next_clock_domain(void) gpgpu_sim::next_clock_domain1115,48418
void gpgpu_sim::issue_block2core()issue_block2core1139,48976
void gpgpu_sim::issue_block2core()gpgpu_sim::issue_block2core1139,48976
unsigned long long g_single_step=0; // set this in gdb to single step the pipelineg_single_step1152,49385
void gpgpu_sim::cycle()cycle1154,49469
void gpgpu_sim::cycle()gpgpu_sim::cycle1154,49469
void shader_core_ctx::dump_warp_state( FILE *fout ) constdump_warp_state1337,57980
void shader_core_ctx::dump_warp_state( FILE *fout ) constshader_core_ctx::dump_warp_state1337,57980
void gpgpu_sim::dump_pipeline( int mask, int s, int m ) constdump_pipeline1345,58224
void gpgpu_sim::dump_pipeline( int mask, int s, int m ) constgpgpu_sim::dump_pipeline1345,58224
const struct shader_core_config * gpgpu_sim::getShaderCoreConfig()getShaderCoreConfig1386,59437
const struct shader_core_config * gpgpu_sim::getShaderCoreConfig()gpgpu_sim::getShaderCoreConfig1386,59437
const struct memory_config * gpgpu_sim::getMemoryConfig()getMemoryConfig1391,59536
const struct memory_config * gpgpu_sim::getMemoryConfig()gpgpu_sim::getMemoryConfig1391,59536
simt_core_cluster * gpgpu_sim::getSIMTCluster()getSIMTCluster1396,59626
simt_core_cluster * gpgpu_sim::getSIMTCluster()gpgpu_sim::getSIMTCluster1396,59626

gpgpu-sim/histogram.cc,1734
binned_histogram::binned_histogram (std::string name, int nbins, int* bins) binned_histogram32,1679
binned_histogram::binned_histogram (std::string name, int nbins, int* bins) binned_histogram::binned_histogram32,1679
binned_histogram::binned_histogram (const binned_histogram& other)binned_histogram45,2013
binned_histogram::binned_histogram (const binned_histogram& other)binned_histogram::binned_histogram45,2013
void binned_histogram::reset_bins () {reset_bins54,2296
void binned_histogram::reset_bins () {binned_histogram::reset_bins54,2296
void binned_histogram::add2bin (int sample) {add2bin60,2407
void binned_histogram::add2bin (int sample) {binned_histogram::add2bin60,2407
void binned_histogram::fprint (FILE *fout) constfprint65,2527
void binned_histogram::fprint (FILE *fout) constbinned_histogram::fprint65,2527
binned_histogram::~binned_histogram () {~binned_histogram81,2972
binned_histogram::~binned_histogram () {binned_histogram::~binned_histogram81,2972
pow2_histogram::pow2_histogram (std::string name, int nbins, int* bins) pow2_histogram86,3072
pow2_histogram::pow2_histogram (std::string name, int nbins, int* bins) pow2_histogram::pow2_histogram86,3072
void pow2_histogram::add2bin (int sample) {add2bin89,3191
void pow2_histogram::add2bin (int sample) {pow2_histogram::add2bin89,3191
linear_histogram::linear_histogram (int stride, const char *name, int nbins, int* bins) linear_histogram109,3741
linear_histogram::linear_histogram (int stride, const char *name, int nbins, int* bins) linear_histogram::linear_histogram109,3741
void linear_histogram::add2bin (int sample) {add2bin114,3895
void linear_histogram::add2bin (int sample) {linear_histogram::add2bin114,3895

gpgpu-sim/gpu-misc.cc,53
unsigned int LOGB2( unsigned int v ) {LOGB230,1642

gpgpu-sim/icnt_wrapper.cc,1835
icnt_create_p                icnt_create;icnt_create33,1768
icnt_init_p                  icnt_init;icnt_init34,1810
icnt_has_buffer_p            icnt_has_buffer;icnt_has_buffer35,1850
icnt_push_p                  icnt_push;icnt_push36,1896
icnt_pop_p                   icnt_pop;icnt_pop37,1936
icnt_transfer_p              icnt_transfer;icnt_transfer38,1975
icnt_busy_p                  icnt_busy;icnt_busy39,2019
icnt_display_stats_p         icnt_display_stats;icnt_display_stats40,2059
icnt_display_overall_stats_p icnt_display_overall_stats;icnt_display_overall_stats41,2108
icnt_display_state_p         icnt_display_state;icnt_display_state42,2165
icnt_get_flit_size_p         icnt_get_flit_size;icnt_get_flit_size43,2214
int   g_network_mode;g_network_mode45,2264
char* g_network_config_filename;g_network_config_filename46,2286
static void intersim2_create(unsigned int n_shader, unsigned int n_mem)intersim2_create53,2457
static void intersim2_init()intersim2_init58,2592
static bool intersim2_has_buffer(unsigned input, unsigned int size)intersim2_has_buffer63,2655
static void intersim2_push(unsigned input, unsigned output, void* data, unsigned int size)intersim2_push68,2780
static void* intersim2_pop(unsigned output)intersim2_pop73,2930
static void intersim2_transfer()intersim2_transfer78,3020
static bool intersim2_busy()intersim2_busy83,3090
static void intersim2_display_stats()intersim2_display_stats88,3160
static void intersim2_display_overall_stats()intersim2_display_overall_stats93,3240
static void intersim2_display_state(FILE *fp)intersim2_display_state98,3335
static unsigned intersim2_get_flit_size()intersim2_get_flit_size103,3425
void icnt_reg_options( class OptionParser * opp )icnt_reg_options108,3515
void icnt_wrapper_init()icnt_wrapper_init114,3823

gpgpu-sim/dram_sched.cc,1058
frfcfs_scheduler::frfcfs_scheduler( const memory_config *config, dram_t *dm, memory_stats_t *stats )frfcfs_scheduler34,1771
frfcfs_scheduler::frfcfs_scheduler( const memory_config *config, dram_t *dm, memory_stats_t *stats )frfcfs_scheduler::frfcfs_scheduler34,1771
void frfcfs_scheduler::add_req( dram_req_t *req )add_req55,2513
void frfcfs_scheduler::add_req( dram_req_t *req )frfcfs_scheduler::add_req55,2513
void frfcfs_scheduler::data_collection(unsigned int bank)data_collection63,2768
void frfcfs_scheduler::data_collection(unsigned int bank)frfcfs_scheduler::data_collection63,2768
dram_req_t *frfcfs_scheduler::schedule( unsigned bank, unsigned curr_row )schedule79,3568
dram_req_t *frfcfs_scheduler::schedule( unsigned bank, unsigned curr_row )frfcfs_scheduler::schedule79,3568
void frfcfs_scheduler::print( FILE *fp )print121,4908
void frfcfs_scheduler::print( FILE *fp )frfcfs_scheduler::print121,4908
void dram_t::scheduler_frfcfs()scheduler_frfcfs128,5084
void dram_t::scheduler_frfcfs()dram_t::scheduler_frfcfs128,5084

gpgpu-sim/mem_latency_stat.h,8816
#define MEM_LATENCY_STAT_HMEM_LATENCY_STAT_H29,1630
class memory_stats_t {memory_stats_t35,1711
   memory_stats_t( unsigned n_shader, memory_stats_t37,1742
   memory_stats_t( unsigned n_shader, memory_stats_t::memory_stats_t37,1742
   unsigned memlatstat_done( class mem_fetch *mf );memlatstat_done41,1911
   unsigned memlatstat_done( class mem_fetch *mf );memory_stats_t::memlatstat_done41,1911
   void memlatstat_read_done( class mem_fetch *mf );memlatstat_read_done42,1963
   void memlatstat_read_done( class mem_fetch *mf );memory_stats_t::memlatstat_read_done42,1963
   void memlatstat_dram_access( class mem_fetch *mf );memlatstat_dram_access43,2016
   void memlatstat_dram_access( class mem_fetch *mf );memory_stats_t::memlatstat_dram_access43,2016
   void memlatstat_icnt2mem_pop( class mem_fetch *mf);memlatstat_icnt2mem_pop44,2071
   void memlatstat_icnt2mem_pop( class mem_fetch *mf);memory_stats_t::memlatstat_icnt2mem_pop44,2071
   void memlatstat_lat_pw();memlatstat_lat_pw45,2126
   void memlatstat_lat_pw();memory_stats_t::memlatstat_lat_pw45,2126
   void memlatstat_print(unsigned n_mem, unsigned gpu_mem_n_bk);memlatstat_print46,2155
   void memlatstat_print(unsigned n_mem, unsigned gpu_mem_n_bk);memory_stats_t::memlatstat_print46,2155
   void visualizer_print( gzFile visualizer_file );visualizer_print48,2221
   void visualizer_print( gzFile visualizer_file );memory_stats_t::visualizer_print48,2221
   unsigned m_n_shader;m_n_shader50,2274
   unsigned m_n_shader;memory_stats_t::m_n_shader50,2274
   const struct shader_core_config *m_shader_config;m_shader_config52,2299
   const struct shader_core_config *m_shader_config;memory_stats_t::m_shader_config52,2299
   const struct memory_config *m_memory_config;m_memory_config53,2352
   const struct memory_config *m_memory_config;memory_stats_t::m_memory_config53,2352
   unsigned max_mrq_latency;max_mrq_latency55,2401
   unsigned max_mrq_latency;memory_stats_t::max_mrq_latency55,2401
   unsigned max_dq_latency;max_dq_latency56,2430
   unsigned max_dq_latency;memory_stats_t::max_dq_latency56,2430
   unsigned max_mf_latency;max_mf_latency57,2458
   unsigned max_mf_latency;memory_stats_t::max_mf_latency57,2458
   unsigned max_icnt2mem_latency;max_icnt2mem_latency58,2486
   unsigned max_icnt2mem_latency;memory_stats_t::max_icnt2mem_latency58,2486
   unsigned max_icnt2sh_latency;max_icnt2sh_latency59,2520
   unsigned max_icnt2sh_latency;memory_stats_t::max_icnt2sh_latency59,2520
   unsigned mrq_lat_table[32];mrq_lat_table60,2553
   unsigned mrq_lat_table[32];memory_stats_t::mrq_lat_table60,2553
   unsigned dq_lat_table[32];dq_lat_table61,2584
   unsigned dq_lat_table[32];memory_stats_t::dq_lat_table61,2584
   unsigned mf_lat_table[32];mf_lat_table62,2614
   unsigned mf_lat_table[32];memory_stats_t::mf_lat_table62,2614
   unsigned icnt2mem_lat_table[24];icnt2mem_lat_table63,2644
   unsigned icnt2mem_lat_table[24];memory_stats_t::icnt2mem_lat_table63,2644
   unsigned icnt2sh_lat_table[24];icnt2sh_lat_table64,2680
   unsigned icnt2sh_lat_table[24];memory_stats_t::icnt2sh_lat_table64,2680
   unsigned mf_lat_pw_table[32]; //table storing values of mf latency Per Windowmf_lat_pw_table65,2715
   unsigned mf_lat_pw_table[32]; //table storing values of mf latency Per Windowmemory_stats_t::mf_lat_pw_table65,2715
   unsigned mf_num_lat_pw;mf_num_lat_pw66,2796
   unsigned mf_num_lat_pw;memory_stats_t::mf_num_lat_pw66,2796
   unsigned max_warps;max_warps67,2823
   unsigned max_warps;memory_stats_t::max_warps67,2823
   unsigned mf_tot_lat_pw; //total latency summed up per window. divide by mf_num_lat_pw to obtain average latency Per Windowmf_tot_lat_pw68,2846
   unsigned mf_tot_lat_pw; //total latency summed up per window. divide by mf_num_lat_pw to obtain average latency Per Windowmemory_stats_t::mf_tot_lat_pw68,2846
   unsigned long long int mf_total_lat;mf_total_lat69,2972
   unsigned long long int mf_total_lat;memory_stats_t::mf_total_lat69,2972
   unsigned long long int ** mf_total_lat_table; //mf latency sums[dram chip id][bank id]mf_total_lat_table70,3012
   unsigned long long int ** mf_total_lat_table; //mf latency sums[dram chip id][bank id]memory_stats_t::mf_total_lat_table70,3012
   unsigned ** mf_max_lat_table; //mf latency sums[dram chip id][bank id]mf_max_lat_table71,3102
   unsigned ** mf_max_lat_table; //mf latency sums[dram chip id][bank id]memory_stats_t::mf_max_lat_table71,3102
   unsigned num_mfs;num_mfs72,3176
   unsigned num_mfs;memory_stats_t::num_mfs72,3176
   unsigned int ***bankwrites; //bankwrites[shader id][dram chip id][bank id]bankwrites73,3197
   unsigned int ***bankwrites; //bankwrites[shader id][dram chip id][bank id]memory_stats_t::bankwrites73,3197
   unsigned int ***bankreads; //bankreads[shader id][dram chip id][bank id]bankreads74,3275
   unsigned int ***bankreads; //bankreads[shader id][dram chip id][bank id]memory_stats_t::bankreads74,3275
   unsigned int **totalbankwrites; //bankwrites[dram chip id][bank id]totalbankwrites75,3351
   unsigned int **totalbankwrites; //bankwrites[dram chip id][bank id]memory_stats_t::totalbankwrites75,3351
   unsigned int **totalbankreads; //bankreads[dram chip id][bank id]totalbankreads76,3422
   unsigned int **totalbankreads; //bankreads[dram chip id][bank id]memory_stats_t::totalbankreads76,3422
   unsigned int **totalbankaccesses; //bankaccesses[dram chip id][bank id]totalbankaccesses77,3491
   unsigned int **totalbankaccesses; //bankaccesses[dram chip id][bank id]memory_stats_t::totalbankaccesses77,3491
   unsigned int *num_MCBs_accessed; //tracks how many memory controllers are accessed whenever any thread in a warp misses in cachenum_MCBs_accessed78,3566
   unsigned int *num_MCBs_accessed; //tracks how many memory controllers are accessed whenever any thread in a warp misses in cachememory_stats_t::num_MCBs_accessed78,3566
   unsigned int *position_of_mrq_chosen; //position of mrq in m_queue chosen position_of_mrq_chosen79,3698
   unsigned int *position_of_mrq_chosen; //position of mrq in m_queue chosen memory_stats_t::position_of_mrq_chosen79,3698
   unsigned ***mem_access_type_stats; // dram access type classificationmem_access_type_stats81,3780
   unsigned ***mem_access_type_stats; // dram access type classificationmemory_stats_t::mem_access_type_stats81,3780
   unsigned int *L2_cbtoL2length;L2_cbtoL2length85,3876
   unsigned int *L2_cbtoL2length;memory_stats_t::L2_cbtoL2length85,3876
   unsigned int *L2_cbtoL2writelength;L2_cbtoL2writelength86,3910
   unsigned int *L2_cbtoL2writelength;memory_stats_t::L2_cbtoL2writelength86,3910
   unsigned int *L2_L2tocblength;L2_L2tocblength87,3949
   unsigned int *L2_L2tocblength;memory_stats_t::L2_L2tocblength87,3949
   unsigned int *L2_dramtoL2length;L2_dramtoL2length88,3983
   unsigned int *L2_dramtoL2length;memory_stats_t::L2_dramtoL2length88,3983
   unsigned int *L2_dramtoL2writelength;L2_dramtoL2writelength89,4019
   unsigned int *L2_dramtoL2writelength;memory_stats_t::L2_dramtoL2writelength89,4019
   unsigned int *L2_L2todramlength;L2_L2todramlength90,4060
   unsigned int *L2_L2todramlength;memory_stats_t::L2_L2todramlength90,4060
   unsigned int **concurrent_row_access; //concurrent_row_access[dram chip id][bank id]concurrent_row_access93,4135
   unsigned int **concurrent_row_access; //concurrent_row_access[dram chip id][bank id]memory_stats_t::concurrent_row_access93,4135
   unsigned int **num_activates; //num_activates[dram chip id][bank id]num_activates94,4223
   unsigned int **num_activates; //num_activates[dram chip id][bank id]memory_stats_t::num_activates94,4223
   unsigned int **row_access; //row_access[dram chip id][bank id]row_access95,4295
   unsigned int **row_access; //row_access[dram chip id][bank id]memory_stats_t::row_access95,4295
   unsigned int **max_conc_access2samerow; //max_conc_access2samerow[dram chip id][bank id]max_conc_access2samerow96,4361
   unsigned int **max_conc_access2samerow; //max_conc_access2samerow[dram chip id][bank id]memory_stats_t::max_conc_access2samerow96,4361
   unsigned int **max_servicetime2samerow; //max_servicetime2samerow[dram chip id][bank id]max_servicetime2samerow97,4453
   unsigned int **max_servicetime2samerow; //max_servicetime2samerow[dram chip id][bank id]memory_stats_t::max_servicetime2samerow97,4453
   unsigned total_n_access;total_n_access100,4564
   unsigned total_n_access;memory_stats_t::total_n_access100,4564
   unsigned total_n_reads;total_n_reads101,4592
   unsigned total_n_reads;memory_stats_t::total_n_reads101,4592
   unsigned total_n_writes;total_n_writes102,4619
   unsigned total_n_writes;memory_stats_t::total_n_writes102,4619

gpgpu-sim/dram_sched.h,2582
#define dram_sched_h_INCLUDEDdram_sched_h_INCLUDED29,1662
class frfcfs_scheduler {frfcfs_scheduler38,1806
   frfcfs_scheduler( const memory_config *config, dram_t *dm, memory_stats_t *stats );frfcfs_scheduler40,1839
   frfcfs_scheduler( const memory_config *config, dram_t *dm, memory_stats_t *stats );frfcfs_scheduler::frfcfs_scheduler40,1839
   void add_req( dram_req_t *req );add_req41,1926
   void add_req( dram_req_t *req );frfcfs_scheduler::add_req41,1926
   void data_collection(unsigned bank);data_collection42,1962
   void data_collection(unsigned bank);frfcfs_scheduler::data_collection42,1962
   dram_req_t *schedule( unsigned bank, unsigned curr_row );schedule43,2002
   dram_req_t *schedule( unsigned bank, unsigned curr_row );frfcfs_scheduler::schedule43,2002
   void print( FILE *fp );print44,2063
   void print( FILE *fp );frfcfs_scheduler::print44,2063
   unsigned num_pending() const { return m_num_pending;}num_pending45,2090
   unsigned num_pending() const { return m_num_pending;}frfcfs_scheduler::num_pending45,2090
   const memory_config *m_config;m_config48,2157
   const memory_config *m_config;frfcfs_scheduler::m_config48,2157
   dram_t *m_dram;m_dram49,2191
   dram_t *m_dram;frfcfs_scheduler::m_dram49,2191
   unsigned m_num_pending;m_num_pending50,2210
   unsigned m_num_pending;frfcfs_scheduler::m_num_pending50,2210
   std::list<dram_req_t*>                                    *m_queue;m_queue51,2237
   std::list<dram_req_t*>                                    *m_queue;frfcfs_scheduler::m_queue51,2237
   std::map<unsigned,std::list<std::list<dram_req_t*>::iterator> >    *m_bins;m_bins52,2308
   std::map<unsigned,std::list<std::list<dram_req_t*>::iterator> >    *m_bins;frfcfs_scheduler::m_bins52,2308
   std::list<std::list<dram_req_t*>::iterator>                 **m_last_row;m_last_row53,2387
   std::list<std::list<dram_req_t*>::iterator>                 **m_last_row;frfcfs_scheduler::m_last_row53,2387
   unsigned *curr_row_service_time; //one set of variables for each bank.curr_row_service_time54,2464
   unsigned *curr_row_service_time; //one set of variables for each bank.frfcfs_scheduler::curr_row_service_time54,2464
   unsigned *row_service_timestamp; //tracks when scheduler began servicing current rowrow_service_timestamp55,2538
   unsigned *row_service_timestamp; //tracks when scheduler began servicing current rowfrfcfs_scheduler::row_service_timestamp55,2538
   memory_stats_t *m_stats;m_stats57,2627
   memory_stats_t *m_stats;frfcfs_scheduler::m_stats57,2627

gpgpu-sim/Makefile,535
DEBUG?=0DEBUG31,1651
TRACE?=0TRACE32,1660
	CXXFLAGS = -Wall -DDEBUGCXXFLAGS35,1688
	CXXFLAGS = -WallCXXFLAGS37,1719
POWER_FLAGS=POWER_FLAGS56,1953
	POWER_FLAGS = -I$(GPGPUSIM_POWER_MODEL) -DGPGPUSIM_POWER_MODELPOWER_FLAGS58,1999
CPP = g++ $(SNOW)CPP63,2093
OEXT = oOEXT64,2111
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpgpu-simOUTPUT_DIR66,2121
SRCS = $(shell ls *.cc)SRCS68,2164
EXCLUDES = EXCLUDES70,2189
CSRCS = $(filter-out $(EXCLUDES), $(SRCS))CSRCS76,2273
OBJS = $(CSRCS:%.cc=$(OUTPUT_DIR)/%.$(OEXT))OBJS78,2317

gpgpu-sim/scoreboard.h,2034
#define SCOREBOARD_H_SCOREBOARD_H_35,1736
class Scoreboard {Scoreboard39,1800
    Scoreboard( unsigned sid, unsigned n_warps );Scoreboard41,1827
    Scoreboard( unsigned sid, unsigned n_warps );Scoreboard::Scoreboard41,1827
    void reserveRegisters(const warp_inst_t *inst);reserveRegisters43,1878
    void reserveRegisters(const warp_inst_t *inst);Scoreboard::reserveRegisters43,1878
    void releaseRegisters(const warp_inst_t *inst);releaseRegisters44,1930
    void releaseRegisters(const warp_inst_t *inst);Scoreboard::releaseRegisters44,1930
    void releaseRegister(unsigned wid, unsigned regnum);releaseRegister45,1982
    void releaseRegister(unsigned wid, unsigned regnum);Scoreboard::releaseRegister45,1982
    bool checkCollision(unsigned wid, const inst_t *inst) const;checkCollision47,2040
    bool checkCollision(unsigned wid, const inst_t *inst) const;Scoreboard::checkCollision47,2040
    bool pendingWrites(unsigned wid) const;pendingWrites48,2105
    bool pendingWrites(unsigned wid) const;Scoreboard::pendingWrites48,2105
    void printContents() const;printContents49,2149
    void printContents() const;Scoreboard::printContents49,2149
    const bool islongop(unsigned warp_id, unsigned regnum);islongop50,2181
    const bool islongop(unsigned warp_id, unsigned regnum);Scoreboard::islongop50,2181
    void reserveRegister(unsigned wid, unsigned regnum);reserveRegister52,2250
    void reserveRegister(unsigned wid, unsigned regnum);Scoreboard::reserveRegister52,2250
    int get_sid() const { return m_sid; }get_sid53,2307
    int get_sid() const { return m_sid; }Scoreboard::get_sid53,2307
    unsigned m_sid;m_sid55,2350
    unsigned m_sid;Scoreboard::m_sid55,2350
    std::vector< std::set<unsigned> > reg_table;reg_table59,2478
    std::vector< std::set<unsigned> > reg_table;Scoreboard::reg_table59,2478
    std::vector< std::set<unsigned> > longopregs;longopregs61,2604
    std::vector< std::set<unsigned> > longopregs;Scoreboard::longopregs61,2604

gpgpu-sim/mem_fetch.cc,1612
unsigned mem_fetch::sm_next_mf_request_uid=1;sm_next_mf_request_uid34,1722
unsigned mem_fetch::sm_next_mf_request_uid=1;mem_fetch::sm_next_mf_request_uid34,1722
mem_fetch::mem_fetch( const mem_access_t &access, mem_fetch36,1769
mem_fetch::mem_fetch( const mem_access_t &access, mem_fetch::mem_fetch36,1769
mem_fetch::~mem_fetch()~mem_fetch66,2804
mem_fetch::~mem_fetch()mem_fetch::~mem_fetch66,2804
#define MF_TUP_BEGIN(MF_TUP_BEGIN71,2867
#define MF_TUP(MF_TUP72,2927
#define MF_TUP_END(MF_TUP_END73,2948
#undef MF_TUP_BEGINMF_TUP_BEGIN75,3005
#undef MF_TUPMF_TUP76,3025
#undef MF_TUP_ENDMF_TUP_END77,3039
void mem_fetch::print( FILE *fp, bool print_inst ) constprint79,3058
void mem_fetch::print( FILE *fp, bool print_inst ) constmem_fetch::print79,3058
void mem_fetch::set_status( enum mem_fetch_status status, unsigned long long cycle ) set_status95,3650
void mem_fetch::set_status( enum mem_fetch_status status, unsigned long long cycle ) mem_fetch::set_status95,3650
bool mem_fetch::isatomic() constisatomic101,3793
bool mem_fetch::isatomic() constmem_fetch::isatomic101,3793
void mem_fetch::do_atomic()do_atomic107,3898
void mem_fetch::do_atomic()mem_fetch::do_atomic107,3898
bool mem_fetch::istexture() constistexture112,3981
bool mem_fetch::istexture() constmem_fetch::istexture112,3981
bool mem_fetch::isconst() constisconst118,4108
bool mem_fetch::isconst() constmem_fetch::isconst118,4108
unsigned mem_fetch::get_num_flits(bool simt_to_mem){get_num_flits125,4378
unsigned mem_fetch::get_num_flits(bool simt_to_mem){mem_fetch::get_num_flits125,4378

gpgpu-sim/traffic_breakdown.h,1895
class traffic_breakdowntraffic_breakdown8,132
   traffic_breakdown(const std::string &network_name) traffic_breakdown11,167
   traffic_breakdown(const std::string &network_name) traffic_breakdown::traffic_breakdown11,167
   void print(FILE* fout); print16,288
   void print(FILE* fout); traffic_breakdown::print16,288
   void record_traffic(class mem_fetch * mf, unsigned int size); record_traffic19,398
   void record_traffic(class mem_fetch * mf, unsigned int size); traffic_breakdown::record_traffic19,398
   std::string m_network_name; m_network_name23,477
   std::string m_network_name; traffic_breakdown::m_network_name23,477
   std::string classify_memfetch(class mem_fetch * mf); classify_memfetch26,572
   std::string classify_memfetch(class mem_fetch * mf); traffic_breakdown::classify_memfetch26,572
   unsigned int packet_size(class mem_fetch * mf); packet_size29,692
   unsigned int packet_size(class mem_fetch * mf); traffic_breakdown::packet_size29,692
   typedef std::string mf_packet_type;  // use string so that it remains extensible mf_packet_type31,745
   typedef std::string mf_packet_type;  // use string so that it remains extensible traffic_breakdown::mf_packet_type31,745
   typedef unsigned int mf_packet_size; mf_packet_size32,830
   typedef unsigned int mf_packet_size; traffic_breakdown::mf_packet_size32,830
   typedef std::map < mf_packet_size, unsigned int > traffic_class_t; traffic_class_t33,871
   typedef std::map < mf_packet_size, unsigned int > traffic_class_t; traffic_breakdown::traffic_class_t33,871
   typedef std::map < mf_packet_type, traffic_class_t > traffic_stat_t; traffic_stat_t34,942
   typedef std::map < mf_packet_type, traffic_class_t > traffic_stat_t; traffic_breakdown::traffic_stat_t34,942
   traffic_stat_t m_stats; m_stats36,1016
   traffic_stat_t m_stats; traffic_breakdown::m_stats36,1016

gpgpu-sim/traffic_breakdown.cc,561
void traffic_breakdown::print(FILE* fout)print4,57
void traffic_breakdown::print(FILE* fout)traffic_breakdown::print4,57
void traffic_breakdown::record_traffic(class mem_fetch * mf, unsigned int size) record_traffic19,825
void traffic_breakdown::record_traffic(class mem_fetch * mf, unsigned int size) traffic_breakdown::record_traffic19,825
std::string traffic_breakdown::classify_memfetch(class mem_fetch * mf)classify_memfetch24,958
std::string traffic_breakdown::classify_memfetch(class mem_fetch * mf)traffic_breakdown::classify_memfetch24,958

gpgpu-sim/stack.h,792
#define _MY_STACK__MY_STACK_29,1646
   address_type *v;v34,1724
   address_type *v;__anon4::v34,1724
   int max_size;max_size35,1744
   int max_size;__anon4::max_size35,1744
   int top;top36,1761
   int top;__anon4::top36,1761
} Stack;Stack37,1773
void push_stack(Stack *S, address_type val);push_stack39,1783
address_type pop_stack(Stack *S);pop_stack40,1828
address_type top_stack(Stack *S);top_stack41,1862
Stack* new_stack(int size);new_stack42,1896
void free_stack(Stack *S);free_stack43,1924
int size_stack(Stack *S);size_stack44,1951
int full_stack(Stack *S);full_stack45,1977
int empty_stack(Stack *S);empty_stack46,2003
int element_exist_stack(Stack *S, address_type value);element_exist_stack47,2030
void reset_stack(Stack *S);reset_stack48,2085

gpgpu-sim/power_interface.h,493
#define POWER_INTERFACE_H_POWER_INTERFACE_H_29,1669
void init_mcpat(const gpgpu_sim_config &config, class gpgpu_sim_wrapper *wrapper, unsigned stat_sample_freq, unsigned tot_inst, unsigned inst);init_mcpat38,1796
void mcpat_cycle(const gpgpu_sim_config &config, const struct shader_core_config *shdr_config, class gpgpu_sim_wrapper *wrapper, class power_stat_t *power_stats,mcpat_cycle39,1940
void mcpat_reset_perf_count(class gpgpu_sim_wrapper *wrapper);mcpat_reset_perf_count41,2208

gpgpu-sim/addrdec.cc,3084
static long int powli( long int x, long int y );powli36,1731
static unsigned int LOGB2_32( unsigned int v );LOGB2_3237,1780
static new_addr_type addrdec_packbits( new_addr_type mask, new_addr_type val, unsigned char high, unsigned char low);addrdec_packbits38,1828
static void addrdec_getmasklimit(new_addr_type mask, unsigned char *high, unsigned char *low); addrdec_getmasklimit39,1946
linear_to_raw_address_translation::linear_to_raw_address_translation()linear_to_raw_address_translation41,2043
linear_to_raw_address_translation::linear_to_raw_address_translation()linear_to_raw_address_translation::linear_to_raw_address_translation41,2043
void linear_to_raw_address_translation::addrdec_setoption(option_parser_t opp)addrdec_setoption54,2449
void linear_to_raw_address_translation::addrdec_setoption(option_parser_t opp)linear_to_raw_address_translation::addrdec_setoption54,2449
new_addr_type linear_to_raw_address_translation::partition_address( new_addr_type addr ) const partition_address67,3115
new_addr_type linear_to_raw_address_translation::partition_address( new_addr_type addr ) const linear_to_raw_address_translation::partition_address67,3115
void linear_to_raw_address_translation::addrdec_tlx(new_addr_type addr, addrdec_t *tlx) constaddrdec_tlx82,3764
void linear_to_raw_address_translation::addrdec_tlx(new_addr_type addr, addrdec_t *tlx) constlinear_to_raw_address_translation::addrdec_tlx82,3764
void linear_to_raw_address_translation::addrdec_parseoption(const char *option)addrdec_parseoption112,5647
void linear_to_raw_address_translation::addrdec_parseoption(const char *option)linear_to_raw_address_translation::addrdec_parseoption112,5647
void linear_to_raw_address_translation::init(unsigned int n_channel, unsigned int n_sub_partition_in_channel) init162,7268
void linear_to_raw_address_translation::init(unsigned int n_channel, unsigned int n_sub_partition_in_channel) linear_to_raw_address_translation::init162,7268
bool operator==(const addrdec_t &x, const addrdec_t &y) operator ==332,13914
bool operator<(const addrdec_t &x, const addrdec_t &y) operator <337,14031
class hash_addrdec_thash_addrdec_t347,14324
   size_t operator()(const addrdec_t &x) const {operator ()350,14356
   size_t operator()(const addrdec_t &x) const {hash_addrdec_t::operator ()350,14356
void linear_to_raw_address_translation::sweep_test() constsweep_test356,14570
void linear_to_raw_address_translation::sweep_test() constlinear_to_raw_address_translation::sweep_test356,14570
void addrdec_t::print( FILE *fp ) constprint390,15825
void addrdec_t::print( FILE *fp ) constaddrdec_t::print390,15825
static long int powli( long int x, long int y ) // compute x to the ypowli401,16094
static unsigned int LOGB2_32( unsigned int v ) LOGB2_32411,16261
static new_addr_type addrdec_packbits( new_addr_type mask, new_addr_type val, unsigned char high, unsigned char low) addrdec_packbits427,16722
static void addrdec_getmasklimit(new_addr_type mask, unsigned char *high, unsigned char *low) addrdec_getmasklimit440,17108

gpgpu-sim/mem_fetch.h,10023
#define MEM_FETCH_HMEM_FETCH_H29,1623
enum mf_type {mf_type35,1724
   READ_REQUEST = 0,READ_REQUEST36,1739
   WRITE_REQUEST,WRITE_REQUEST37,1760
   READ_REPLY, // send to shaderREAD_REPLY38,1778
   WRITE_ACKWRITE_ACK39,1811
#define MF_TUP_BEGIN(MF_TUP_BEGIN42,1828
#define MF_TUP(MF_TUP43,1861
#define MF_TUP_END(MF_TUP_END44,1881
#undef MF_TUP_BEGINMF_TUP_BEGIN46,1938
#undef MF_TUPMF_TUP47,1958
#undef MF_TUP_ENDMF_TUP_END48,1972
class mem_fetch {mem_fetch50,1991
    mem_fetch( const mem_access_t &access, mem_fetch52,2017
    mem_fetch( const mem_access_t &access, mem_fetch::mem_fetch52,2017
   ~mem_fetch();~mem_fetch59,2278
   ~mem_fetch();mem_fetch::~mem_fetch59,2278
   void set_status( enum mem_fetch_status status, unsigned long long cycle );set_status61,2296
   void set_status( enum mem_fetch_status status, unsigned long long cycle );mem_fetch::set_status61,2296
   void set_reply() set_reply62,2374
   void set_reply() mem_fetch::set_reply62,2374
   void do_atomic();do_atomic73,2726
   void do_atomic();mem_fetch::do_atomic73,2726
   void print( FILE *fp, bool print_inst = true ) const;print75,2748
   void print( FILE *fp, bool print_inst = true ) const;mem_fetch::print75,2748
   const addrdec_t &get_tlx_addr() const { return m_raw_addr; }get_tlx_addr77,2806
   const addrdec_t &get_tlx_addr() const { return m_raw_addr; }mem_fetch::get_tlx_addr77,2806
   unsigned get_data_size() const { return m_data_size; }get_data_size78,2870
   unsigned get_data_size() const { return m_data_size; }mem_fetch::get_data_size78,2870
   void     set_data_size( unsigned size ) { m_data_size=size; }set_data_size79,2928
   void     set_data_size( unsigned size ) { m_data_size=size; }mem_fetch::set_data_size79,2928
   unsigned get_ctrl_size() const { return m_ctrl_size; }get_ctrl_size80,2993
   unsigned get_ctrl_size() const { return m_ctrl_size; }mem_fetch::get_ctrl_size80,2993
   unsigned size() const { return m_data_size+m_ctrl_size; }size81,3051
   unsigned size() const { return m_data_size+m_ctrl_size; }mem_fetch::size81,3051
   bool is_write() {return m_access.is_write();}is_write82,3112
   bool is_write() {return m_access.is_write();}mem_fetch::is_write82,3112
   void set_addr(new_addr_type addr) { m_access.set_addr(addr); }set_addr83,3161
   void set_addr(new_addr_type addr) { m_access.set_addr(addr); }mem_fetch::set_addr83,3161
   new_addr_type get_addr() const { return m_access.get_addr(); }get_addr84,3227
   new_addr_type get_addr() const { return m_access.get_addr(); }mem_fetch::get_addr84,3227
   new_addr_type get_partition_addr() const { return m_partition_addr; }get_partition_addr85,3293
   new_addr_type get_partition_addr() const { return m_partition_addr; }mem_fetch::get_partition_addr85,3293
   unsigned get_sub_partition_id() const { return m_raw_addr.sub_partition; }get_sub_partition_id86,3366
   unsigned get_sub_partition_id() const { return m_raw_addr.sub_partition; }mem_fetch::get_sub_partition_id86,3366
   bool     get_is_write() const { return m_access.is_write(); }get_is_write87,3444
   bool     get_is_write() const { return m_access.is_write(); }mem_fetch::get_is_write87,3444
   unsigned get_request_uid() const { return m_request_uid; }get_request_uid88,3509
   unsigned get_request_uid() const { return m_request_uid; }mem_fetch::get_request_uid88,3509
   unsigned get_sid() const { return m_sid; }get_sid89,3571
   unsigned get_sid() const { return m_sid; }mem_fetch::get_sid89,3571
   unsigned get_tpc() const { return m_tpc; }get_tpc90,3617
   unsigned get_tpc() const { return m_tpc; }mem_fetch::get_tpc90,3617
   unsigned get_wid() const { return m_wid; }get_wid91,3663
   unsigned get_wid() const { return m_wid; }mem_fetch::get_wid91,3663
   bool istexture() const;istexture92,3709
   bool istexture() const;mem_fetch::istexture92,3709
   bool isconst() const;isconst93,3736
   bool isconst() const;mem_fetch::isconst93,3736
   enum mf_type get_type() const { return m_type; }get_type94,3761
   enum mf_type get_type() const { return m_type; }mem_fetch::get_type94,3761
   bool isatomic() const;isatomic95,3813
   bool isatomic() const;mem_fetch::isatomic95,3813
   void set_return_timestamp( unsigned t ) { m_timestamp2=t; }set_return_timestamp97,3840
   void set_return_timestamp( unsigned t ) { m_timestamp2=t; }mem_fetch::set_return_timestamp97,3840
   void set_icnt_receive_time( unsigned t ) { m_icnt_receive_time=t; }set_icnt_receive_time98,3903
   void set_icnt_receive_time( unsigned t ) { m_icnt_receive_time=t; }mem_fetch::set_icnt_receive_time98,3903
   unsigned get_timestamp() const { return m_timestamp; }get_timestamp99,3974
   unsigned get_timestamp() const { return m_timestamp; }mem_fetch::get_timestamp99,3974
   unsigned get_return_timestamp() const { return m_timestamp2; }get_return_timestamp100,4032
   unsigned get_return_timestamp() const { return m_timestamp2; }mem_fetch::get_return_timestamp100,4032
   unsigned get_icnt_receive_time() const { return m_icnt_receive_time; }get_icnt_receive_time101,4098
   unsigned get_icnt_receive_time() const { return m_icnt_receive_time; }mem_fetch::get_icnt_receive_time101,4098
   enum mem_access_type get_access_type() const { return m_access.get_type(); }get_access_type103,4173
   enum mem_access_type get_access_type() const { return m_access.get_type(); }mem_fetch::get_access_type103,4173
   const active_mask_t& get_access_warp_mask() const { return m_access.get_warp_mask(); }get_access_warp_mask104,4253
   const active_mask_t& get_access_warp_mask() const { return m_access.get_warp_mask(); }mem_fetch::get_access_warp_mask104,4253
   mem_access_byte_mask_t get_access_byte_mask() const { return m_access.get_byte_mask(); }get_access_byte_mask105,4343
   mem_access_byte_mask_t get_access_byte_mask() const { return m_access.get_byte_mask(); }mem_fetch::get_access_byte_mask105,4343
   address_type get_pc() const { return m_inst.empty()?-1:m_inst.pc; }get_pc107,4436
   address_type get_pc() const { return m_inst.empty()?-1:m_inst.pc; }mem_fetch::get_pc107,4436
   const warp_inst_t &get_inst() { return m_inst; }get_inst108,4507
   const warp_inst_t &get_inst() { return m_inst; }mem_fetch::get_inst108,4507
   enum mem_fetch_status get_status() const { return m_status; }get_status109,4559
   enum mem_fetch_status get_status() const { return m_status; }mem_fetch::get_status109,4559
   const memory_config *get_mem_config(){return m_mem_config;}get_mem_config111,4625
   const memory_config *get_mem_config(){return m_mem_config;}mem_fetch::get_mem_config111,4625
   unsigned get_num_flits(bool simt_to_mem);get_num_flits113,4689
   unsigned get_num_flits(bool simt_to_mem);mem_fetch::get_num_flits113,4689
   unsigned m_request_uid;m_request_uid116,4776
   unsigned m_request_uid;mem_fetch::m_request_uid116,4776
   unsigned m_sid;m_sid117,4803
   unsigned m_sid;mem_fetch::m_sid117,4803
   unsigned m_tpc;m_tpc118,4822
   unsigned m_tpc;mem_fetch::m_tpc118,4822
   unsigned m_wid;m_wid119,4841
   unsigned m_wid;mem_fetch::m_wid119,4841
   enum mem_fetch_status m_status;m_status122,4894
   enum mem_fetch_status m_status;mem_fetch::m_status122,4894
   unsigned long long m_status_change;m_status_change123,4929
   unsigned long long m_status_change;mem_fetch::m_status_change123,4929
   mem_access_t m_access;m_access126,5009
   mem_access_t m_access;mem_fetch::m_access126,5009
   unsigned m_data_size; // how much data is being writtenm_data_size127,5035
   unsigned m_data_size; // how much data is being writtenmem_fetch::m_data_size127,5035
   unsigned m_ctrl_size; // how big would all this meta data be in hardware (does not necessarily match actual size of mem_fetch)m_ctrl_size128,5094
   unsigned m_ctrl_size; // how big would all this meta data be in hardware (does not necessarily match actual size of mem_fetch)mem_fetch::m_ctrl_size128,5094
   new_addr_type m_partition_addr; // linear physical address *within* dram partition (partition bank select bits squeezed out)m_partition_addr129,5224
   new_addr_type m_partition_addr; // linear physical address *within* dram partition (partition bank select bits squeezed out)mem_fetch::m_partition_addr129,5224
   addrdec_t m_raw_addr; // raw physical address (i.e., decoded DRAM chip-row-bank-column address)m_raw_addr130,5352
   addrdec_t m_raw_addr; // raw physical address (i.e., decoded DRAM chip-row-bank-column address)mem_fetch::m_raw_addr130,5352
   enum mf_type m_type;m_type131,5451
   enum mf_type m_type;mem_fetch::m_type131,5451
   unsigned m_timestamp;  // set to gpu_sim_cycle+gpu_tot_sim_cycle at struct creationm_timestamp134,5493
   unsigned m_timestamp;  // set to gpu_sim_cycle+gpu_tot_sim_cycle at struct creationmem_fetch::m_timestamp134,5493
   unsigned m_timestamp2; // set to gpu_sim_cycle+gpu_tot_sim_cycle when pushed onto icnt to shader; only used for readsm_timestamp2135,5580
   unsigned m_timestamp2; // set to gpu_sim_cycle+gpu_tot_sim_cycle when pushed onto icnt to shader; only used for readsmem_fetch::m_timestamp2135,5580
   unsigned m_icnt_receive_time; // set to gpu_sim_cycle + interconnect_latency when fixed icnt latency mode is enabledm_icnt_receive_time136,5701
   unsigned m_icnt_receive_time; // set to gpu_sim_cycle + interconnect_latency when fixed icnt latency mode is enabledmem_fetch::m_icnt_receive_time136,5701
   warp_inst_t m_inst;m_inst139,5895
   warp_inst_t m_inst;mem_fetch::m_inst139,5895
   static unsigned sm_next_mf_request_uid;sm_next_mf_request_uid141,5919
   static unsigned sm_next_mf_request_uid;mem_fetch::sm_next_mf_request_uid141,5919
   const class memory_config *m_mem_config;m_mem_config143,5963
   const class memory_config *m_mem_config;mem_fetch::m_mem_config143,5963
   unsigned icnt_flit_size;icnt_flit_size144,6007
   unsigned icnt_flit_size;mem_fetch::icnt_flit_size144,6007

gpgpu-sim/power_stat.h,21216
#define POWER_STAT_HPOWER_STAT_H29,1663
typedef enum _stat_idx{_stat_idx36,1774
    CURRENT_STAT_IDX = 0,    // Current activity countCURRENT_STAT_IDX37,1798
    PREV_STAT_IDX,           // Previous sample activity countPREV_STAT_IDX38,1853
    NUM_STAT_IDX     // Total number of samplesNUM_STAT_IDX39,1916
}stat_idx;stat_idx40,1964
struct shader_core_power_stats_pod {shader_core_power_stats_pod43,1977
    float *m_pipeline_duty_cycle[NUM_STAT_IDX];m_pipeline_duty_cycle45,2096
    float *m_pipeline_duty_cycle[NUM_STAT_IDX];shader_core_power_stats_pod::m_pipeline_duty_cycle45,2096
    unsigned *m_num_decoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_decoded_insn46,2144
    unsigned *m_num_decoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader coreshader_core_power_stats_pod::m_num_decoded_insn46,2144
    unsigned *m_num_FPdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_FPdecoded_insn47,2248
    unsigned *m_num_FPdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader coreshader_core_power_stats_pod::m_num_FPdecoded_insn47,2248
    unsigned *m_num_INTdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader corem_num_INTdecoded_insn48,2354
    unsigned *m_num_INTdecoded_insn[NUM_STAT_IDX]; // number of instructions committed by this shader coreshader_core_power_stats_pod::m_num_INTdecoded_insn48,2354
    unsigned *m_num_storequeued_insn[NUM_STAT_IDX];m_num_storequeued_insn49,2461
    unsigned *m_num_storequeued_insn[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_storequeued_insn49,2461
    unsigned *m_num_loadqueued_insn[NUM_STAT_IDX];m_num_loadqueued_insn50,2513
    unsigned *m_num_loadqueued_insn[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_loadqueued_insn50,2513
    unsigned *m_num_ialu_acesses[NUM_STAT_IDX];m_num_ialu_acesses51,2564
    unsigned *m_num_ialu_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_ialu_acesses51,2564
    unsigned *m_num_fp_acesses[NUM_STAT_IDX];m_num_fp_acesses52,2612
    unsigned *m_num_fp_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_fp_acesses52,2612
    unsigned *m_num_tex_inst[NUM_STAT_IDX];m_num_tex_inst53,2658
    unsigned *m_num_tex_inst[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_tex_inst53,2658
    unsigned *m_num_imul_acesses[NUM_STAT_IDX];m_num_imul_acesses54,2702
    unsigned *m_num_imul_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_imul_acesses54,2702
    unsigned *m_num_imul32_acesses[NUM_STAT_IDX];m_num_imul32_acesses55,2750
    unsigned *m_num_imul32_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_imul32_acesses55,2750
    unsigned *m_num_imul24_acesses[NUM_STAT_IDX];m_num_imul24_acesses56,2800
    unsigned *m_num_imul24_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_imul24_acesses56,2800
    unsigned *m_num_fpmul_acesses[NUM_STAT_IDX];m_num_fpmul_acesses57,2850
    unsigned *m_num_fpmul_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_fpmul_acesses57,2850
    unsigned *m_num_idiv_acesses[NUM_STAT_IDX];m_num_idiv_acesses58,2899
    unsigned *m_num_idiv_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_idiv_acesses58,2899
    unsigned *m_num_fpdiv_acesses[NUM_STAT_IDX];m_num_fpdiv_acesses59,2947
    unsigned *m_num_fpdiv_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_fpdiv_acesses59,2947
    unsigned *m_num_sp_acesses[NUM_STAT_IDX];m_num_sp_acesses60,2996
    unsigned *m_num_sp_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_sp_acesses60,2996
    unsigned *m_num_sfu_acesses[NUM_STAT_IDX];m_num_sfu_acesses61,3042
    unsigned *m_num_sfu_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_sfu_acesses61,3042
    unsigned *m_num_trans_acesses[NUM_STAT_IDX];m_num_trans_acesses62,3089
    unsigned *m_num_trans_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_trans_acesses62,3089
    unsigned *m_num_mem_acesses[NUM_STAT_IDX];m_num_mem_acesses63,3138
    unsigned *m_num_mem_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_mem_acesses63,3138
    unsigned *m_num_sp_committed[NUM_STAT_IDX];m_num_sp_committed64,3185
    unsigned *m_num_sp_committed[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_sp_committed64,3185
    unsigned *m_num_sfu_committed[NUM_STAT_IDX];m_num_sfu_committed65,3233
    unsigned *m_num_sfu_committed[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_sfu_committed65,3233
    unsigned *m_num_mem_committed[NUM_STAT_IDX];m_num_mem_committed66,3282
    unsigned *m_num_mem_committed[NUM_STAT_IDX];shader_core_power_stats_pod::m_num_mem_committed66,3282
    unsigned *m_active_sp_lanes[NUM_STAT_IDX];m_active_sp_lanes67,3331
    unsigned *m_active_sp_lanes[NUM_STAT_IDX];shader_core_power_stats_pod::m_active_sp_lanes67,3331
    unsigned *m_active_sfu_lanes[NUM_STAT_IDX];m_active_sfu_lanes68,3378
    unsigned *m_active_sfu_lanes[NUM_STAT_IDX];shader_core_power_stats_pod::m_active_sfu_lanes68,3378
    unsigned *m_read_regfile_acesses[NUM_STAT_IDX];m_read_regfile_acesses69,3426
    unsigned *m_read_regfile_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_read_regfile_acesses69,3426
    unsigned *m_write_regfile_acesses[NUM_STAT_IDX];m_write_regfile_acesses70,3478
    unsigned *m_write_regfile_acesses[NUM_STAT_IDX];shader_core_power_stats_pod::m_write_regfile_acesses70,3478
    unsigned *m_non_rf_operands[NUM_STAT_IDX];m_non_rf_operands71,3531
    unsigned *m_non_rf_operands[NUM_STAT_IDX];shader_core_power_stats_pod::m_non_rf_operands71,3531
class power_core_stat_t : public shader_core_power_stats_pod {power_core_stat_t74,3582
   power_core_stat_t(const struct shader_core_config *shader_config, shader_core_stats *core_stats);power_core_stat_t76,3653
   power_core_stat_t(const struct shader_core_config *shader_config, shader_core_stats *core_stats);power_core_stat_t::power_core_stat_t76,3653
   void visualizer_print( gzFile visualizer_file );visualizer_print77,3754
   void visualizer_print( gzFile visualizer_file );power_core_stat_t::visualizer_print77,3754
   void print (FILE *fout);print78,3806
   void print (FILE *fout);power_core_stat_t::print78,3806
   void init();init79,3834
   void init();power_core_stat_t::init79,3834
   void save_stats();save_stats80,3850
   void save_stats();power_core_stat_t::save_stats80,3850
   shader_core_stats * m_core_stats;m_core_stats83,3882
   shader_core_stats * m_core_stats;power_core_stat_t::m_core_stats83,3882
   const shader_core_config *m_config;m_config84,3919
   const shader_core_config *m_config;power_core_stat_t::m_config84,3919
   float average_duty_cycle;average_duty_cycle85,3958
   float average_duty_cycle;power_core_stat_t::average_duty_cycle85,3958
struct mem_power_stats_pod{mem_power_stats_pod90,3993
    class cache_stats core_cache_stats[NUM_STAT_IDX]; // Total core statscore_cache_stats92,4103
    class cache_stats core_cache_stats[NUM_STAT_IDX]; // Total core statsmem_power_stats_pod::core_cache_stats92,4103
    class cache_stats l2_cache_stats[NUM_STAT_IDX]; // Total L2 partition statsl2_cache_stats93,4177
    class cache_stats l2_cache_stats[NUM_STAT_IDX]; // Total L2 partition statsmem_power_stats_pod::l2_cache_stats93,4177
    unsigned *shmem_read_access[NUM_STAT_IDX];   // Shared memory accessshmem_read_access95,4258
    unsigned *shmem_read_access[NUM_STAT_IDX];   // Shared memory accessmem_power_stats_pod::shmem_read_access95,4258
    unsigned *n_cmd[NUM_STAT_IDX];n_cmd98,4360
    unsigned *n_cmd[NUM_STAT_IDX];mem_power_stats_pod::n_cmd98,4360
    unsigned *n_activity[NUM_STAT_IDX];n_activity99,4395
    unsigned *n_activity[NUM_STAT_IDX];mem_power_stats_pod::n_activity99,4395
    unsigned *n_nop[NUM_STAT_IDX];n_nop100,4435
    unsigned *n_nop[NUM_STAT_IDX];mem_power_stats_pod::n_nop100,4435
    unsigned *n_act[NUM_STAT_IDX];n_act101,4470
    unsigned *n_act[NUM_STAT_IDX];mem_power_stats_pod::n_act101,4470
    unsigned *n_pre[NUM_STAT_IDX];n_pre102,4505
    unsigned *n_pre[NUM_STAT_IDX];mem_power_stats_pod::n_pre102,4505
    unsigned *n_rd[NUM_STAT_IDX];n_rd103,4540
    unsigned *n_rd[NUM_STAT_IDX];mem_power_stats_pod::n_rd103,4540
    unsigned *n_wr[NUM_STAT_IDX];n_wr104,4574
    unsigned *n_wr[NUM_STAT_IDX];mem_power_stats_pod::n_wr104,4574
    unsigned *n_req[NUM_STAT_IDX];n_req105,4608
    unsigned *n_req[NUM_STAT_IDX];mem_power_stats_pod::n_req105,4608
    long *n_simt_to_mem[NUM_STAT_IDX];n_simt_to_mem108,4670
    long *n_simt_to_mem[NUM_STAT_IDX];mem_power_stats_pod::n_simt_to_mem108,4670
    long *n_mem_to_simt[NUM_STAT_IDX];n_mem_to_simt109,4709
    long *n_mem_to_simt[NUM_STAT_IDX];mem_power_stats_pod::n_mem_to_simt109,4709
class power_mem_stat_t : public mem_power_stats_pod{power_mem_stat_t114,4754
   power_mem_stat_t(const struct memory_config *mem_config, const struct shader_core_config *shdr_config, memory_stats_t *mem_stats, shader_core_stats *shdr_stats);power_mem_stat_t116,4815
   power_mem_stat_t(const struct memory_config *mem_config, const struct shader_core_config *shdr_config, memory_stats_t *mem_stats, shader_core_stats *shdr_stats);power_mem_stat_t::power_mem_stat_t116,4815
   void visualizer_print( gzFile visualizer_file );visualizer_print117,4980
   void visualizer_print( gzFile visualizer_file );power_mem_stat_t::visualizer_print117,4980
   void print (FILE *fout) const;print118,5032
   void print (FILE *fout) const;power_mem_stat_t::print118,5032
   void init();init119,5066
   void init();power_mem_stat_t::init119,5066
   void save_stats();save_stats120,5082
   void save_stats();power_mem_stat_t::save_stats120,5082
   memory_stats_t *m_mem_stats;m_mem_stats122,5113
   memory_stats_t *m_mem_stats;power_mem_stat_t::m_mem_stats122,5113
   shader_core_stats * m_core_stats;m_core_stats123,5145
   shader_core_stats * m_core_stats;power_mem_stat_t::m_core_stats123,5145
   const memory_config *m_config;m_config124,5182
   const memory_config *m_config;power_mem_stat_t::m_config124,5182
   const shader_core_config *m_core_config;m_core_config125,5216
   const shader_core_config *m_core_config;power_mem_stat_t::m_core_config125,5216
class power_stat_t {power_stat_t129,5265
   power_stat_t( const struct shader_core_config *shader_config,float * average_pipeline_duty_cycle,float * active_sms,shader_core_stats * shader_stats, const struct memory_config *mem_config,memory_stats_t * memory_stats);power_stat_t131,5294
   power_stat_t( const struct shader_core_config *shader_config,float * average_pipeline_duty_cycle,float * active_sms,shader_core_stats * shader_stats, const struct memory_config *mem_config,memory_stats_t * memory_stats);power_stat_t::power_stat_t131,5294
   void visualizer_print( gzFile visualizer_file );visualizer_print132,5518
   void visualizer_print( gzFile visualizer_file );power_stat_t::visualizer_print132,5518
   void print (FILE *fout) const;print133,5570
   void print (FILE *fout) const;power_stat_t::print133,5570
   void save_stats(){save_stats134,5604
   void save_stats(){power_stat_t::save_stats134,5604
    unsigned get_total_inst(){get_total_inst141,5756
    unsigned get_total_inst(){power_stat_t::get_total_inst141,5756
    unsigned get_total_int_inst(){get_total_int_inst148,6056
    unsigned get_total_int_inst(){power_stat_t::get_total_int_inst148,6056
    unsigned get_total_fp_inst(){get_total_fp_inst155,6366
    unsigned get_total_fp_inst(){power_stat_t::get_total_fp_inst155,6366
    unsigned get_total_load_inst(){get_total_load_inst162,6673
    unsigned get_total_load_inst(){power_stat_t::get_total_load_inst162,6673
    unsigned get_total_store_inst(){get_total_store_inst169,6984
    unsigned get_total_store_inst(){power_stat_t::get_total_store_inst169,6984
    unsigned get_sp_committed_inst(){get_sp_committed_inst176,7298
    unsigned get_sp_committed_inst(){power_stat_t::get_sp_committed_inst176,7298
    unsigned get_sfu_committed_inst(){get_sfu_committed_inst183,7605
    unsigned get_sfu_committed_inst(){power_stat_t::get_sfu_committed_inst183,7605
    unsigned get_mem_committed_inst(){get_mem_committed_inst190,7915
    unsigned get_mem_committed_inst(){power_stat_t::get_mem_committed_inst190,7915
    unsigned get_committed_inst(){get_committed_inst197,8225
    unsigned get_committed_inst(){power_stat_t::get_committed_inst197,8225
    unsigned get_regfile_reads(){get_regfile_reads206,8801
    unsigned get_regfile_reads(){power_stat_t::get_regfile_reads206,8801
    unsigned get_regfile_writes(){get_regfile_writes213,9112
    unsigned get_regfile_writes(){power_stat_t::get_regfile_writes213,9112
    float get_pipeline_duty(){get_pipeline_duty221,9427
    float get_pipeline_duty(){power_stat_t::get_pipeline_duty221,9427
    unsigned get_non_regfile_operands(){get_non_regfile_operands229,9731
    unsigned get_non_regfile_operands(){power_stat_t::get_non_regfile_operands229,9731
    unsigned get_sp_accessess(){get_sp_accessess237,10040
    unsigned get_sp_accessess(){power_stat_t::get_sp_accessess237,10040
    unsigned get_sfu_accessess(){get_sfu_accessess245,10339
    unsigned get_sfu_accessess(){power_stat_t::get_sfu_accessess245,10339
    unsigned get_trans_accessess(){get_trans_accessess252,10640
    unsigned get_trans_accessess(){power_stat_t::get_trans_accessess252,10640
    unsigned get_mem_accessess(){get_mem_accessess260,10948
    unsigned get_mem_accessess(){power_stat_t::get_mem_accessess260,10948
    unsigned get_intdiv_accessess(){get_intdiv_accessess268,11250
    unsigned get_intdiv_accessess(){power_stat_t::get_intdiv_accessess268,11250
    unsigned get_fpdiv_accessess(){get_fpdiv_accessess276,11557
    unsigned get_fpdiv_accessess(){power_stat_t::get_fpdiv_accessess276,11557
    unsigned get_intmul32_accessess(){get_intmul32_accessess284,11865
    unsigned get_intmul32_accessess(){power_stat_t::get_intmul32_accessess284,11865
    unsigned get_intmul24_accessess(){get_intmul24_accessess292,12178
    unsigned get_intmul24_accessess(){power_stat_t::get_intmul24_accessess292,12178
    unsigned get_intmul_accessess(){get_intmul_accessess300,12491
    unsigned get_intmul_accessess(){power_stat_t::get_intmul_accessess300,12491
    unsigned get_fpmul_accessess(){get_fpmul_accessess310,13074
    unsigned get_fpmul_accessess(){power_stat_t::get_fpmul_accessess310,13074
    float get_sp_active_lanes(){get_sp_active_lanes318,13376
    float get_sp_active_lanes(){power_stat_t::get_sp_active_lanes318,13376
    float get_sfu_active_lanes(){get_sfu_active_lanes326,13731
    float get_sfu_active_lanes(){power_stat_t::get_sfu_active_lanes326,13731
    unsigned get_tot_fpu_accessess(){get_tot_fpu_accessess335,14091
    unsigned get_tot_fpu_accessess(){power_stat_t::get_tot_fpu_accessess335,14091
    unsigned get_tot_sfu_accessess(){get_tot_sfu_accessess348,15022
    unsigned get_tot_sfu_accessess(){power_stat_t::get_tot_sfu_accessess348,15022
    unsigned get_ialu_accessess(){get_ialu_accessess358,15625
    unsigned get_ialu_accessess(){power_stat_t::get_ialu_accessess358,15625
    unsigned get_tex_inst(){get_tex_inst366,15930
    unsigned get_tex_inst(){power_stat_t::get_tex_inst366,15930
    unsigned get_constant_c_accesses(){get_constant_c_accesses374,16221
    unsigned get_constant_c_accesses(){power_stat_t::get_constant_c_accesses374,16221
    unsigned get_constant_c_misses(){get_constant_c_misses383,16874
    unsigned get_constant_c_misses(){power_stat_t::get_constant_c_misses383,16874
    unsigned get_constant_c_hits(){get_constant_c_hits392,17506
    unsigned get_constant_c_hits(){power_stat_t::get_constant_c_hits392,17506
    unsigned get_texture_c_accesses(){get_texture_c_accesses395,17616
    unsigned get_texture_c_accesses(){power_stat_t::get_texture_c_accesses395,17616
    unsigned get_texture_c_misses(){get_texture_c_misses404,18270
    unsigned get_texture_c_misses(){power_stat_t::get_texture_c_misses404,18270
    unsigned get_texture_c_hits(){get_texture_c_hits413,18903
    unsigned get_texture_c_hits(){power_stat_t::get_texture_c_hits413,18903
    unsigned get_inst_c_accesses(){get_inst_c_accesses416,19012
    unsigned get_inst_c_accesses(){power_stat_t::get_inst_c_accesses416,19012
    unsigned get_inst_c_misses(){get_inst_c_misses425,19660
    unsigned get_inst_c_misses(){power_stat_t::get_inst_c_misses425,19660
    unsigned get_inst_c_hits(){get_inst_c_hits434,20287
    unsigned get_inst_c_hits(){power_stat_t::get_inst_c_hits434,20287
    unsigned get_l1d_read_accesses(){get_l1d_read_accesses438,20386
    unsigned get_l1d_read_accesses(){power_stat_t::get_l1d_read_accesses438,20386
    unsigned get_l1d_read_misses(){get_l1d_read_misses447,21051
    unsigned get_l1d_read_misses(){power_stat_t::get_l1d_read_misses447,21051
    unsigned get_l1d_read_hits(){get_l1d_read_hits456,21695
    unsigned get_l1d_read_hits(){power_stat_t::get_l1d_read_hits456,21695
    unsigned get_l1d_write_accesses(){get_l1d_write_accesses459,21799
    unsigned get_l1d_write_accesses(){power_stat_t::get_l1d_write_accesses459,21799
    unsigned get_l1d_write_misses(){get_l1d_write_misses468,22465
    unsigned get_l1d_write_misses(){power_stat_t::get_l1d_write_misses468,22465
    unsigned get_l1d_write_hits(){get_l1d_write_hits477,23110
    unsigned get_l1d_write_hits(){power_stat_t::get_l1d_write_hits477,23110
    unsigned get_cache_misses(){get_cache_misses480,23217
    unsigned get_cache_misses(){power_stat_t::get_cache_misses480,23217
    unsigned get_cache_read_misses(){get_cache_read_misses484,23366
    unsigned get_cache_read_misses(){power_stat_t::get_cache_read_misses484,23366
    unsigned get_cache_write_misses(){get_cache_write_misses488,23496
    unsigned get_cache_write_misses(){power_stat_t::get_cache_write_misses488,23496
    unsigned get_shmem_read_access(){get_shmem_read_access492,23581
    unsigned get_shmem_read_access(){power_stat_t::get_shmem_read_access492,23581
    unsigned get_l2_read_accesses(){get_l2_read_accesses500,23880
    unsigned get_l2_read_accesses(){power_stat_t::get_l2_read_accesses500,23880
    unsigned get_l2_read_misses(){get_l2_read_misses510,24581
    unsigned get_l2_read_misses(){power_stat_t::get_l2_read_misses510,24581
    unsigned get_l2_read_hits(){get_l2_read_hits520,25261
    unsigned get_l2_read_hits(){power_stat_t::get_l2_read_hits520,25261
    unsigned get_l2_write_accesses(){get_l2_write_accesses524,25363
    unsigned get_l2_write_accesses(){power_stat_t::get_l2_write_accesses524,25363
    unsigned get_l2_write_misses(){get_l2_write_misses534,26038
    unsigned get_l2_write_misses(){power_stat_t::get_l2_write_misses534,26038
    unsigned get_l2_write_hits(){get_l2_write_hits543,26691
    unsigned get_l2_write_hits(){power_stat_t::get_l2_write_hits543,26691
    unsigned get_dram_cmd(){get_dram_cmd546,26795
    unsigned get_dram_cmd(){power_stat_t::get_dram_cmd546,26795
    unsigned get_dram_activity(){get_dram_activity553,27050
    unsigned get_dram_activity(){power_stat_t::get_dram_activity553,27050
    unsigned get_dram_nop(){get_dram_nop560,27320
    unsigned get_dram_nop(){power_stat_t::get_dram_nop560,27320
    unsigned get_dram_act(){get_dram_act567,27575
    unsigned get_dram_act(){power_stat_t::get_dram_act567,27575
    unsigned get_dram_pre(){get_dram_pre574,27830
    unsigned get_dram_pre(){power_stat_t::get_dram_pre574,27830
    unsigned get_dram_rd(){get_dram_rd581,28085
    unsigned get_dram_rd(){power_stat_t::get_dram_rd581,28085
    unsigned get_dram_wr(){get_dram_wr588,28337
    unsigned get_dram_wr(){power_stat_t::get_dram_wr588,28337
    unsigned get_dram_req(){get_dram_req595,28589
    unsigned get_dram_req(){power_stat_t::get_dram_req595,28589
    long get_icnt_simt_to_mem(){get_icnt_simt_to_mem603,28845
    long get_icnt_simt_to_mem(){power_stat_t::get_icnt_simt_to_mem603,28845
    long get_icnt_mem_to_simt(){get_icnt_mem_to_simt611,29121
    long get_icnt_mem_to_simt(){power_stat_t::get_icnt_mem_to_simt611,29121
   power_core_stat_t * pwr_core_stat;pwr_core_stat619,29397
   power_core_stat_t * pwr_core_stat;power_stat_t::pwr_core_stat619,29397
   power_mem_stat_t * pwr_mem_stat;pwr_mem_stat620,29435
   power_mem_stat_t * pwr_mem_stat;power_stat_t::pwr_mem_stat620,29435
   float * m_average_pipeline_duty_cycle;m_average_pipeline_duty_cycle621,29471
   float * m_average_pipeline_duty_cycle;power_stat_t::m_average_pipeline_duty_cycle621,29471
   float * m_active_sms;m_active_sms622,29513
   float * m_active_sms;power_stat_t::m_active_sms622,29513
   const shader_core_config *m_config;m_config623,29538
   const shader_core_config *m_config;power_stat_t::m_config623,29538
   const struct memory_config *m_mem_config;m_mem_config624,29577
   const struct memory_config *m_mem_config;power_stat_t::m_mem_config624,29577

gpgpu-sim/delayqueue.h,2622
#define DELAYQUEUE_HDELAYQUEUE_H33,1702
struct fifo_data {fifo_data39,1794
   T *m_data;m_data40,1813
   T *m_data;fifo_data::m_data40,1813
   fifo_data *m_next;m_next41,1827
   fifo_data *m_next;fifo_data::m_next41,1827
class fifo_pipeline {fifo_pipeline45,1873
   fifo_pipeline(const char* nm, unsigned int minlen, unsigned int maxlen ) fifo_pipeline47,1903
   fifo_pipeline(const char* nm, unsigned int minlen, unsigned int maxlen ) fifo_pipeline::fifo_pipeline47,1903
   ~fifo_pipeline() ~fifo_pipeline61,2232
   ~fifo_pipeline() fifo_pipeline::~fifo_pipeline61,2232
   void push(T* data ) push70,2379
   void push(T* data ) fifo_pipeline::push70,2379
   T* pop() pop89,2846
   T* pop() fifo_pipeline::pop89,2846
   T* top() consttop118,3524
   T* top() constfifo_pipeline::top118,3524
   void set_min_length(unsigned int new_min_len) set_min_length127,3650
   void set_min_length(unsigned int new_min_len) fifo_pipeline::set_min_length127,3650
   bool full() const { return (m_max_len && m_length >= m_max_len); }full163,4824
   bool full() const { return (m_max_len && m_length >= m_max_len); }fifo_pipeline::full163,4824
   bool empty() const { return m_head == NULL; }empty164,4894
   bool empty() const { return m_head == NULL; }fifo_pipeline::empty164,4894
   unsigned get_n_element() const { return m_n_element; }get_n_element165,4943
   unsigned get_n_element() const { return m_n_element; }fifo_pipeline::get_n_element165,4943
   unsigned get_length() const { return m_length; }get_length166,5001
   unsigned get_length() const { return m_length; }fifo_pipeline::get_length166,5001
   unsigned get_max_len() const { return m_max_len; }get_max_len167,5053
   unsigned get_max_len() const { return m_max_len; }fifo_pipeline::get_max_len167,5053
   void print() constprint169,5108
   void print() constfifo_pipeline::print169,5108
   const char* m_name;m_name181,5341
   const char* m_name;fifo_pipeline::m_name181,5341
   unsigned int m_min_len;m_min_len183,5365
   unsigned int m_min_len;fifo_pipeline::m_min_len183,5365
   unsigned int m_max_len;m_max_len184,5392
   unsigned int m_max_len;fifo_pipeline::m_max_len184,5392
   unsigned int m_length;m_length185,5419
   unsigned int m_length;fifo_pipeline::m_length185,5419
   unsigned int m_n_element;m_n_element186,5445
   unsigned int m_n_element;fifo_pipeline::m_n_element186,5445
   fifo_data<T> *m_head;m_head188,5475
   fifo_data<T> *m_head;fifo_pipeline::m_head188,5475
   fifo_data<T> *m_tail;m_tail189,5500
   fifo_data<T> *m_tail;fifo_pipeline::m_tail189,5500

gpgpu-sim/stack.cc,538
void push_stack(Stack *S, address_type val) {push_stack33,1673
address_type pop_stack(Stack *S) {pop_stack40,1794
address_type top_stack(Stack *S) {top_stack45,1872
Stack* new_stack(int size) {new_stack50,1963
void free_stack(Stack *S) {free_stack59,2158
int size_stack(Stack *S) {size_stack64,2216
int full_stack(Stack *S) {full_stack68,2264
int empty_stack(Stack *S) {empty_stack72,2327
int element_exist_stack(Stack *S, address_type value) {element_exist_stack76,2381
void reset_stack(Stack *S) {reset_stack86,2559

gpgpu-sim/stat-tool.cc,11566
static unsigned long long  min_snap_shot_interval = 0;min_snap_shot_interval43,1924
static unsigned long long  next_snap_shot_cycle = 0;next_snap_shot_cycle44,1979
static std::list<snap_shot_trigger*> list_ss_trigger;list_ss_trigger45,2032
void add_snap_shot_trigger (snap_shot_trigger* ss_trigger)add_snap_shot_trigger47,2087
void remove_snap_shot_trigger (snap_shot_trigger* ss_trigger)remove_snap_shot_trigger57,2548
void try_snap_shot (unsigned long long  current_cycle)try_snap_shot62,2654
static unsigned long long  spill_interval = 0;spill_interval76,3246
static unsigned long long  next_spill_cycle = 0;next_spill_cycle77,3293
static std::list<spill_log_interface*> list_spill_log;list_spill_log78,3342
void add_spill_log (spill_log_interface* spill_log)add_spill_log80,3398
void remove_spill_log (spill_log_interface* spill_log)remove_spill_log85,3495
void set_spill_interval (unsigned long long  interval)set_spill_interval90,3592
void spill_log_to_file (FILE *fout, int final, unsigned long long  current_cycle)spill_log_to_file96,3720
unsigned translate_pc_to_ptxlineno(unsigned pc);translate_pc_to_ptxlineno113,4367
static int n_thread_CFloggers = 0;n_thread_CFloggers115,4417
static thread_CFlocality** thread_CFlogger = NULL;thread_CFlogger116,4452
void create_thread_CFlogger( int n_loggers, int n_threads, address_type start_pc, unsigned long long  logging_interval) create_thread_CFlogger118,4504
void destroy_thread_CFlogger( ) destroy_thread_CFlogger137,5152
void cflog_update_thread_pc( int logger_id, int thread_id, address_type pc ) cflog_update_thread_pc150,5491
void cflog_snapshot( int logger_id, unsigned long long  cycle ) cflog_snapshot158,5760
void cflog_print(FILE *fout) cflog_print163,5879
void cflog_visualizer_print(FILE *fout) cflog_visualizer_print171,6091
void cflog_visualizer_gzprint(gzFile fout) cflog_visualizer_gzprint179,6319
int insn_warp_occ_logger::s_ids = 0;s_ids189,6632
int insn_warp_occ_logger::s_ids = 0;insn_warp_occ_logger::s_ids189,6632
static std::vector<insn_warp_occ_logger> iwo_logger;iwo_logger191,6670
void insn_warp_occ_create( int n_loggers, int simd_width )insn_warp_occ_create193,6724
void insn_warp_occ_log( int logger_id, address_type pc, int warp_occ)insn_warp_occ_log202,6968
void insn_warp_occ_print( FILE *fout )insn_warp_occ_print208,7117
int linear_histogram_logger::s_ids = 0;s_ids217,7335
int linear_histogram_logger::s_ids = 0;linear_histogram_logger::s_ids217,7335
static std::vector<linear_histogram_logger> s_warp_occ_logger;s_warp_occ_logger223,7612
void shader_warp_occ_create( int n_loggers, int simd_width, unsigned long long  logging_interval)shader_warp_occ_create225,7676
void shader_warp_occ_log( int logger_id, int warp_occ)shader_warp_occ_log237,8182
void shader_warp_occ_snapshot( int logger_id, unsigned long long  current_cycle)shader_warp_occ_snapshot242,8289
void shader_warp_occ_print( FILE *fout )shader_warp_occ_print247,8433
static int s_mem_acc_logger_n_dram = 0;s_mem_acc_logger_n_dram259,8798
static int s_mem_acc_logger_n_bank = 0;s_mem_acc_logger_n_bank260,8838
static std::vector<linear_histogram_logger> s_mem_acc_logger;s_mem_acc_logger261,8878
void shader_mem_acc_create( int n_loggers, int n_dram, int n_bank, unsigned long long  logging_interval)shader_mem_acc_create263,8941
void shader_mem_acc_log( int logger_id, int dram_id, int bank, char rw)shader_mem_acc_log278,9545
void shader_mem_acc_snapshot( int logger_id, unsigned long long  current_cycle)shader_mem_acc_snapshot290,9966
void shader_mem_acc_print( FILE *fout )shader_mem_acc_print295,10108
static bool s_mem_lat_logger_used = false;s_mem_lat_logger_used307,10471
static int s_mem_lat_logger_nbins = 48;     // up to 2^24 = 16Ms_mem_lat_logger_nbins308,10514
static std::vector<linear_histogram_logger> s_mem_lat_logger;s_mem_lat_logger309,10578
void shader_mem_lat_create( int n_loggers, unsigned long long  logging_interval)shader_mem_lat_create311,10641
void shader_mem_lat_log( int logger_id, int latency)shader_mem_lat_log325,11113
void shader_mem_lat_snapshot( int logger_id, unsigned long long  current_cycle)shader_mem_lat_snapshot350,11914
void shader_mem_lat_print( FILE *fout )shader_mem_lat_print355,12056
static int s_cache_access_logger_n_types = 0;s_cache_access_logger_n_types367,12415
static std::vector<linear_histogram_logger> s_cache_access_logger;s_cache_access_logger368,12461
enum cache_access_logger_types {cache_access_logger_types370,12529
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONNORMAL371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONTEXTURE371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONCONSTANT371,12562
   NORMAL, TEXTURE, CONSTANT, INSTRUCTIONINSTRUCTION371,12562
int get_shader_normal_cache_id() { return NORMAL; }get_shader_normal_cache_id374,12608
int get_shader_texture_cache_id() { return TEXTURE; }get_shader_texture_cache_id375,12660
int get_shader_constant_cache_id() { return CONSTANT; }get_shader_constant_cache_id376,12714
int get_shader_instruction_cache_id() { return INSTRUCTION; }get_shader_instruction_cache_id377,12770
void shader_cache_access_create( int n_loggers, int n_types, unsigned long long  logging_interval)shader_cache_access_create379,12833
void shader_cache_access_log( int logger_id, int type, int miss)shader_cache_access_log393,13431
void shader_cache_access_unlog( int logger_id, int type, int miss)shader_cache_access_unlog403,13768
void shader_cache_access_print( FILE *fout )shader_cache_access_print413,14109
static linear_histogram_logger *s_CTA_count_logger = NULL;s_CTA_count_logger425,14538
void shader_CTA_count_create( int n_shaders, unsigned long long  logging_interval)shader_CTA_count_create427,14598
void shader_CTA_count_log( int shader_id, int nCTAadded )shader_CTA_count_log440,15068
void shader_CTA_count_unlog( int shader_id, int nCTAdone )shader_CTA_count_unlog449,15266
void shader_CTA_count_print( FILE *fout )shader_CTA_count_print458,15466
void shader_CTA_count_visualizer_print( FILE *fout )shader_CTA_count_visualizer_print464,15592
void shader_CTA_count_visualizer_gzprint( gzFile fout )shader_CTA_count_visualizer_gzprint470,15740
thread_insn_span::thread_insn_span(unsigned long long  cycle)thread_insn_span480,16055
thread_insn_span::thread_insn_span(unsigned long long  cycle)thread_insn_span::thread_insn_span480,16055
thread_insn_span::~thread_insn_span() { }~thread_insn_span490,16246
thread_insn_span::~thread_insn_span() { }thread_insn_span::~thread_insn_span490,16246
thread_insn_span::thread_insn_span(const thread_insn_span& other)thread_insn_span492,16292
thread_insn_span::thread_insn_span(const thread_insn_span& other)thread_insn_span::thread_insn_span492,16292
thread_insn_span& thread_insn_span::operator=(const thread_insn_span& other)operator =498,16454
thread_insn_span& thread_insn_span::operator=(const thread_insn_span& other)thread_insn_span::operator =498,16454
thread_insn_span& thread_insn_span::operator+=(const thread_insn_span& other)operator +=508,16712
thread_insn_span& thread_insn_span::operator+=(const thread_insn_span& other)thread_insn_span::operator +=508,16712
void thread_insn_span::set_span( address_type pc ) set_span517,17007
void thread_insn_span::set_span( address_type pc ) thread_insn_span::set_span517,17007
void thread_insn_span::reset(unsigned long long  cycle) reset523,17125
void thread_insn_span::reset(unsigned long long  cycle) thread_insn_span::reset523,17125
void thread_insn_span::print_span(FILE *fout) constprint_span529,17241
void thread_insn_span::print_span(FILE *fout) constthread_insn_span::print_span529,17241
void thread_insn_span::print_histo(FILE *fout) constprint_histo539,17529
void thread_insn_span::print_histo(FILE *fout) constthread_insn_span::print_histo539,17529
void thread_insn_span::print_sparse_histo(FILE *fout) constprint_sparse_histo549,17818
void thread_insn_span::print_sparse_histo(FILE *fout) constthread_insn_span::print_sparse_histo549,17818
void thread_insn_span::print_sparse_histo(gzFile fout) constprint_sparse_histo564,18282
void thread_insn_span::print_sparse_histo(gzFile fout) constthread_insn_span::print_sparse_histo564,18282
thread_CFlocality::thread_CFlocality(std::string name, thread_CFlocality581,18832
thread_CFlocality::thread_CFlocality(std::string name, thread_CFlocality::thread_CFlocality581,18832
thread_CFlocality::~thread_CFlocality() ~thread_CFlocality593,19461
thread_CFlocality::~thread_CFlocality() thread_CFlocality::~thread_CFlocality593,19461
void thread_CFlocality::update_thread_pc( int thread_id, address_type pc ) update_thread_pc597,19511
void thread_CFlocality::update_thread_pc( int thread_id, address_type pc ) thread_CFlocality::update_thread_pc597,19511
void thread_CFlocality::snap_shot(unsigned long long  current_cycle) snap_shot603,19655
void thread_CFlocality::snap_shot(unsigned long long  current_cycle) thread_CFlocality::snap_shot603,19655
void thread_CFlocality::spill(FILE *fout, bool final) spill612,19917
void thread_CFlocality::spill(FILE *fout, bool final) thread_CFlocality::spill612,19917
void thread_CFlocality::print_visualizer(FILE *fout)  print_visualizer627,20366
void thread_CFlocality::print_visualizer(FILE *fout)  thread_CFlocality::print_visualizer627,20366
void thread_CFlocality::print_visualizer(gzFile fout)print_visualizer644,20876
void thread_CFlocality::print_visualizer(gzFile fout)thread_CFlocality::print_visualizer644,20876
void thread_CFlocality::print_span(FILE *fout) constprint_span662,21395
void thread_CFlocality::print_span(FILE *fout) constthread_CFlocality::print_span662,21395
void thread_CFlocality::print_histo(FILE *fout) constprint_histo673,21737
void thread_CFlocality::print_histo(FILE *fout) constthread_CFlocality::print_histo673,21737
linear_histogram_logger::linear_histogram_logger(int n_bins, linear_histogram_logger686,22164
linear_histogram_logger::linear_histogram_logger(int n_bins, linear_histogram_logger::linear_histogram_logger686,22164
linear_histogram_logger::linear_histogram_logger(const linear_histogram_logger& other) linear_histogram_logger702,22738
linear_histogram_logger::linear_histogram_logger(const linear_histogram_logger& other) linear_histogram_logger::linear_histogram_logger702,22738
linear_histogram_logger::~linear_histogram_logger() ~linear_histogram_logger714,23140
linear_histogram_logger::~linear_histogram_logger() linear_histogram_logger::~linear_histogram_logger714,23140
void linear_histogram_logger::snap_shot(unsigned long long  current_cycle) {snap_shot720,23269
void linear_histogram_logger::snap_shot(unsigned long long  current_cycle) {linear_histogram_logger::snap_shot720,23269
void linear_histogram_logger::spill(FILE *fout, bool final) spill729,23542
void linear_histogram_logger::spill(FILE *fout, bool final) linear_histogram_logger::spill729,23542
void linear_histogram_logger::print(FILE *fout) constprint745,24105
void linear_histogram_logger::print(FILE *fout) constlinear_histogram_logger::print745,24105
void linear_histogram_logger::print_visualizer(FILE *fout)print_visualizer758,24527
void linear_histogram_logger::print_visualizer(FILE *fout)linear_histogram_logger::print_visualizer758,24527
void linear_histogram_logger::print_visualizer(gzFile fout)print_visualizer774,24941
void linear_histogram_logger::print_visualizer(gzFile fout)linear_histogram_logger::print_visualizer774,24941

gpgpu-sim/visualizer.cc,4465
static void time_vector_print_interval2gzfile(gzFile outfile);time_vector_print_interval2gzfile44,1938
void gpgpu_sim::visualizer_printstat()visualizer_printstat46,2002
void gpgpu_sim::visualizer_printstat()gpgpu_sim::visualizer_printstat46,2002
class my_time_vector {my_time_vector116,5075
   std::map< unsigned int, std::vector<long int> > ld_time_map;ld_time_map118,5107
   std::map< unsigned int, std::vector<long int> > ld_time_map;my_time_vector::ld_time_map118,5107
   std::map< unsigned int, std::vector<long int> > st_time_map;st_time_map119,5171
   std::map< unsigned int, std::vector<long int> > st_time_map;my_time_vector::st_time_map119,5171
   unsigned ld_vector_size;ld_vector_size120,5235
   unsigned ld_vector_size;my_time_vector::ld_vector_size120,5235
   unsigned st_vector_size;st_vector_size121,5263
   unsigned st_vector_size;my_time_vector::st_vector_size121,5263
   std::vector<double>  ld_time_dist;ld_time_dist122,5291
   std::vector<double>  ld_time_dist;my_time_vector::ld_time_dist122,5291
   std::vector<double>  st_time_dist;st_time_dist123,5329
   std::vector<double>  st_time_dist;my_time_vector::st_time_dist123,5329
   std::vector<double>  overal_ld_time_dist;overal_ld_time_dist125,5368
   std::vector<double>  overal_ld_time_dist;my_time_vector::overal_ld_time_dist125,5368
   std::vector<double>  overal_st_time_dist;overal_st_time_dist126,5413
   std::vector<double>  overal_st_time_dist;my_time_vector::overal_st_time_dist126,5413
   int overal_ld_count;overal_ld_count127,5458
   int overal_ld_count;my_time_vector::overal_ld_count127,5458
   int overal_st_count;overal_st_count128,5482
   int overal_st_count;my_time_vector::overal_st_count128,5482
   my_time_vector(int ld_size,int st_size){my_time_vector131,5515
   my_time_vector(int ld_size,int st_size){my_time_vector::my_time_vector131,5515
   void update_ld(unsigned int uid,unsigned int slot, long int time) { update_ld141,5839
   void update_ld(unsigned int uid,unsigned int slot, long int time) { my_time_vector::update_ld141,5839
   void update_st(unsigned int uid,unsigned int slot, long int time) { update_st153,6276
   void update_st(unsigned int uid,unsigned int slot, long int time) { my_time_vector::update_st153,6276
   void check_ld_update(unsigned int uid,unsigned int slot, long int latency) { check_ld_update163,6628
   void check_ld_update(unsigned int uid,unsigned int slot, long int latency) { my_time_vector::check_ld_update163,6628
   void check_st_update(unsigned int uid,unsigned int slot, long int latency) { check_st_update171,6971
   void check_st_update(unsigned int uid,unsigned int slot, long int latency) { my_time_vector::check_st_update171,6971
   void calculate_ld_dist(void) {calculate_ld_dist180,7294
   void calculate_ld_dist(void) {my_time_vector::calculate_ld_dist180,7294
   void calculate_st_dist(void) {calculate_st_dist225,8759
   void calculate_st_dist(void) {my_time_vector::calculate_st_dist225,8759
   void clear_time_map_vectors(void) {   clear_time_map_vectors271,10240
   void clear_time_map_vectors(void) {   my_time_vector::clear_time_map_vectors271,10240
   void print_all_ld(void) {print_all_ld275,10341
   void print_all_ld(void) {my_time_vector::print_all_ld275,10341
   void print_all_st(void) {print_all_st287,10725
   void print_all_st(void) {my_time_vector::print_all_st287,10725
   void calculate_dist() {calculate_dist300,11109
   void calculate_dist() {my_time_vector::calculate_dist300,11109
   void print_dist(void) {print_dist304,11195
   void print_dist(void) {my_time_vector::print_dist304,11195
   void print_to_file(FILE *outfile) {print_to_file318,11619
   void print_to_file(FILE *outfile) {my_time_vector::print_to_file318,11619
   void print_to_gzfile(gzFile outfile) {print_to_gzfile332,12067
   void print_to_gzfile(gzFile outfile) {my_time_vector::print_to_gzfile332,12067
my_time_vector* g_my_time_vector; g_my_time_vector348,12528
void time_vector_create(int size) {time_vector_create350,12564
void time_vector_print(void) {time_vector_print355,12689
void time_vector_print_interval2gzfile(gzFile outfile) {time_vector_print_interval2gzfile359,12758
void time_vector_update(unsigned int uid,int slot ,long int cycle,int type) {time_vector_update365,12902
void check_time_vector_update(unsigned int uid,int slot ,long int latency,int type) check_time_vector_update375,13247

gpgpu-sim/shader.h,114889
#define SHADER_HSHADER_H30,1670
#define NO_OP_FLAG NO_OP_FLAG59,2165
#define READ_PACKET_SIZE READ_PACKET_SIZE66,2451
#define WRITE_PACKET_SIZE WRITE_PACKET_SIZE69,2535
#define WRITE_MASK_SIZE WRITE_MASK_SIZE71,2564
#define MAX_CTA_PER_SHADER MAX_CTA_PER_SHADER74,2650
class thread_ctx_t {thread_ctx_t76,2681
   unsigned m_cta_id; // hardware CTA this thread belongsm_cta_id78,2710
   unsigned m_cta_id; // hardware CTA this thread belongsthread_ctx_t::m_cta_id78,2710
   unsigned n_insn;n_insn81,2822
   unsigned n_insn;thread_ctx_t::n_insn81,2822
   unsigned n_insn_ac;n_insn_ac82,2842
   unsigned n_insn_ac;thread_ctx_t::n_insn_ac82,2842
   unsigned n_l1_mis_ac;n_l1_mis_ac83,2865
   unsigned n_l1_mis_ac;thread_ctx_t::n_l1_mis_ac83,2865
   unsigned n_l1_mrghit_ac;n_l1_mrghit_ac84,2890
   unsigned n_l1_mrghit_ac;thread_ctx_t::n_l1_mrghit_ac84,2890
   unsigned n_l1_access_ac; n_l1_access_ac85,2918
   unsigned n_l1_access_ac; thread_ctx_t::n_l1_access_ac85,2918
   bool m_active; m_active87,2948
   bool m_active; thread_ctx_t::m_active87,2948
class shd_warp_t {shd_warp_t90,2971
    shd_warp_t( class shader_core_ctx *shader, unsigned warp_size) shd_warp_t92,2998
    shd_warp_t( class shader_core_ctx *shader, unsigned warp_size) shd_warp_t::shd_warp_t92,2998
    void reset()reset99,3209
    void reset()shd_warp_t::reset99,3209
    void init( address_type start_pc,init113,3575
    void init( address_type start_pc,shd_warp_t::init113,3575
    bool functional_done() const;functional_done130,4142
    bool functional_done() const;shd_warp_t::functional_done130,4142
    bool waiting(); // not const due to membarwaiting131,4176
    bool waiting(); // not const due to membarshd_warp_t::waiting131,4176
    bool hardware_done() const;hardware_done132,4223
    bool hardware_done() const;shd_warp_t::hardware_done132,4223
    bool done_exit() const { return m_done_exit; }done_exit134,4256
    bool done_exit() const { return m_done_exit; }shd_warp_t::done_exit134,4256
    void set_done_exit() { m_done_exit=true; }set_done_exit135,4307
    void set_done_exit() { m_done_exit=true; }shd_warp_t::set_done_exit135,4307
    void print( FILE *fout ) const;print137,4355
    void print( FILE *fout ) const;shd_warp_t::print137,4355
    void print_ibuffer( FILE *fout ) const;print_ibuffer138,4391
    void print_ibuffer( FILE *fout ) const;shd_warp_t::print_ibuffer138,4391
    unsigned get_n_completed() const { return n_completed; }get_n_completed140,4436
    unsigned get_n_completed() const { return n_completed; }shd_warp_t::get_n_completed140,4436
    void set_completed( unsigned lane ) set_completed141,4497
    void set_completed( unsigned lane ) shd_warp_t::set_completed141,4497
    void set_last_fetch( unsigned long long sim_cycle ) { m_last_fetch=sim_cycle; }set_last_fetch148,4661
    void set_last_fetch( unsigned long long sim_cycle ) { m_last_fetch=sim_cycle; }shd_warp_t::set_last_fetch148,4661
    unsigned get_n_atomic() const { return m_n_atomic; }get_n_atomic150,4746
    unsigned get_n_atomic() const { return m_n_atomic; }shd_warp_t::get_n_atomic150,4746
    void inc_n_atomic() { m_n_atomic++; }inc_n_atomic151,4803
    void inc_n_atomic() { m_n_atomic++; }shd_warp_t::inc_n_atomic151,4803
    void dec_n_atomic(unsigned n) { m_n_atomic-=n; }dec_n_atomic152,4845
    void dec_n_atomic(unsigned n) { m_n_atomic-=n; }shd_warp_t::dec_n_atomic152,4845
    void set_membar() { m_membar=true; }set_membar154,4899
    void set_membar() { m_membar=true; }shd_warp_t::set_membar154,4899
    void clear_membar() { m_membar=false; }clear_membar155,4940
    void clear_membar() { m_membar=false; }shd_warp_t::clear_membar155,4940
    bool get_membar() const { return m_membar; }get_membar156,4984
    bool get_membar() const { return m_membar; }shd_warp_t::get_membar156,4984
    address_type get_pc() const { return m_next_pc; }get_pc157,5033
    address_type get_pc() const { return m_next_pc; }shd_warp_t::get_pc157,5033
    void set_next_pc( address_type pc ) { m_next_pc = pc; }set_next_pc158,5087
    void set_next_pc( address_type pc ) { m_next_pc = pc; }shd_warp_t::set_next_pc158,5087
    void ibuffer_fill( unsigned slot, const warp_inst_t *pI )ibuffer_fill160,5148
    void ibuffer_fill( unsigned slot, const warp_inst_t *pI )shd_warp_t::ibuffer_fill160,5148
    bool ibuffer_empty() constibuffer_empty167,5348
    bool ibuffer_empty() constshd_warp_t::ibuffer_empty167,5348
    void ibuffer_flush()ibuffer_flush174,5531
    void ibuffer_flush()shd_warp_t::ibuffer_flush174,5531
    const warp_inst_t *ibuffer_next_inst() { return m_ibuffer[m_next].m_inst; }ibuffer_next_inst183,5784
    const warp_inst_t *ibuffer_next_inst() { return m_ibuffer[m_next].m_inst; }shd_warp_t::ibuffer_next_inst183,5784
    bool ibuffer_next_valid() { return m_ibuffer[m_next].m_valid; }ibuffer_next_valid184,5864
    bool ibuffer_next_valid() { return m_ibuffer[m_next].m_valid; }shd_warp_t::ibuffer_next_valid184,5864
    void ibuffer_free()ibuffer_free185,5932
    void ibuffer_free()shd_warp_t::ibuffer_free185,5932
    void ibuffer_step() { m_next = (m_next+1)%IBUFFER_SIZE; }ibuffer_step190,6052
    void ibuffer_step() { m_next = (m_next+1)%IBUFFER_SIZE; }shd_warp_t::ibuffer_step190,6052
    bool imiss_pending() const { return m_imiss_pending; }imiss_pending192,6115
    bool imiss_pending() const { return m_imiss_pending; }shd_warp_t::imiss_pending192,6115
    void set_imiss_pending() { m_imiss_pending=true; }set_imiss_pending193,6174
    void set_imiss_pending() { m_imiss_pending=true; }shd_warp_t::set_imiss_pending193,6174
    void clear_imiss_pending() { m_imiss_pending=false; }clear_imiss_pending194,6229
    void clear_imiss_pending() { m_imiss_pending=false; }shd_warp_t::clear_imiss_pending194,6229
    bool stores_done() const { return m_stores_outstanding == 0; }stores_done196,6288
    bool stores_done() const { return m_stores_outstanding == 0; }shd_warp_t::stores_done196,6288
    void inc_store_req() { m_stores_outstanding++; }inc_store_req197,6355
    void inc_store_req() { m_stores_outstanding++; }shd_warp_t::inc_store_req197,6355
    void dec_store_req() dec_store_req198,6408
    void dec_store_req() shd_warp_t::dec_store_req198,6408
    bool inst_in_pipeline() const { return m_inst_in_pipeline > 0; }inst_in_pipeline204,6523
    bool inst_in_pipeline() const { return m_inst_in_pipeline > 0; }shd_warp_t::inst_in_pipeline204,6523
    void inc_inst_in_pipeline() { m_inst_in_pipeline++; }inc_inst_in_pipeline205,6592
    void inc_inst_in_pipeline() { m_inst_in_pipeline++; }shd_warp_t::inc_inst_in_pipeline205,6592
    void dec_inst_in_pipeline() dec_inst_in_pipeline206,6650
    void dec_inst_in_pipeline() shd_warp_t::dec_inst_in_pipeline206,6650
    unsigned get_cta_id() const { return m_cta_id; }get_cta_id212,6768
    unsigned get_cta_id() const { return m_cta_id; }shd_warp_t::get_cta_id212,6768
    unsigned get_dynamic_warp_id() const { return m_dynamic_warp_id; }get_dynamic_warp_id214,6822
    unsigned get_dynamic_warp_id() const { return m_dynamic_warp_id; }shd_warp_t::get_dynamic_warp_id214,6822
    unsigned get_warp_id() const { return m_warp_id; }get_warp_id215,6893
    unsigned get_warp_id() const { return m_warp_id; }shd_warp_t::get_warp_id215,6893
    static const unsigned IBUFFER_SIZE=2;IBUFFER_SIZE218,6958
    static const unsigned IBUFFER_SIZE=2;shd_warp_t::IBUFFER_SIZE218,6958
    class shader_core_ctx *m_shader;m_shader219,7000
    class shader_core_ctx *m_shader;shd_warp_t::m_shader219,7000
    unsigned m_cta_id;m_cta_id220,7037
    unsigned m_cta_id;shd_warp_t::m_cta_id220,7037
    unsigned m_warp_id;m_warp_id221,7060
    unsigned m_warp_id;shd_warp_t::m_warp_id221,7060
    unsigned m_warp_size;m_warp_size222,7084
    unsigned m_warp_size;shd_warp_t::m_warp_size222,7084
    unsigned m_dynamic_warp_id;m_dynamic_warp_id223,7110
    unsigned m_dynamic_warp_id;shd_warp_t::m_dynamic_warp_id223,7110
    address_type m_next_pc;m_next_pc225,7143
    address_type m_next_pc;shd_warp_t::m_next_pc225,7143
    unsigned n_completed;          // number of threads in warp completedn_completed226,7171
    unsigned n_completed;          // number of threads in warp completedshd_warp_t::n_completed226,7171
    std::bitset<MAX_WARP_SIZE> m_active_threads;m_active_threads227,7245
    std::bitset<MAX_WARP_SIZE> m_active_threads;shd_warp_t::m_active_threads227,7245
    bool m_imiss_pending;m_imiss_pending229,7295
    bool m_imiss_pending;shd_warp_t::m_imiss_pending229,7295
    struct ibuffer_entry {ibuffer_entry231,7326
    struct ibuffer_entry {shd_warp_t::ibuffer_entry231,7326
       ibuffer_entry() { m_valid = false; m_inst = NULL; }ibuffer_entry232,7353
       ibuffer_entry() { m_valid = false; m_inst = NULL; }shd_warp_t::ibuffer_entry::ibuffer_entry232,7353
       const warp_inst_t *m_inst;m_inst233,7412
       const warp_inst_t *m_inst;shd_warp_t::ibuffer_entry::m_inst233,7412
       bool m_valid;m_valid234,7446
       bool m_valid;shd_warp_t::ibuffer_entry::m_valid234,7446
    ibuffer_entry m_ibuffer[IBUFFER_SIZE]; m_ibuffer236,7474
    ibuffer_entry m_ibuffer[IBUFFER_SIZE]; shd_warp_t::m_ibuffer236,7474
    unsigned m_next;m_next237,7518
    unsigned m_next;shd_warp_t::m_next237,7518
    unsigned m_n_atomic;           // number of outstanding atomic operations m_n_atomic239,7575
    unsigned m_n_atomic;           // number of outstanding atomic operations shd_warp_t::m_n_atomic239,7575
    bool     m_membar;             // if true, warp is waiting at memory barrierm_membar240,7654
    bool     m_membar;             // if true, warp is waiting at memory barriershd_warp_t::m_membar240,7654
    bool m_done_exit; // true once thread exit has been registered for threads in this warpm_done_exit242,7736
    bool m_done_exit; // true once thread exit has been registered for threads in this warpshd_warp_t::m_done_exit242,7736
    unsigned long long m_last_fetch;m_last_fetch244,7829
    unsigned long long m_last_fetch;shd_warp_t::m_last_fetch244,7829
    unsigned m_stores_outstanding; // number of store requests sent but not yet acknowledgedm_stores_outstanding246,7867
    unsigned m_stores_outstanding; // number of store requests sent but not yet acknowledgedshd_warp_t::m_stores_outstanding246,7867
    unsigned m_inst_in_pipeline;m_inst_in_pipeline247,7960
    unsigned m_inst_in_pipeline;shd_warp_t::m_inst_in_pipeline247,7960
inline unsigned hw_tid_from_wid(unsigned wid, unsigned warp_size, unsigned i){return wid * warp_size + i;};hw_tid_from_wid252,7999
inline unsigned wid_from_hw_tid(unsigned tid, unsigned warp_size){return tid/warp_size;};wid_from_hw_tid253,8107
const unsigned WARP_PER_CTA_MAX = 48;WARP_PER_CTA_MAX255,8198
typedef std::bitset<WARP_PER_CTA_MAX> warp_set_t;warp_set_t256,8236
int register_bank(int regnum, int wid, unsigned num_banks, unsigned bank_warp_shift);register_bank258,8287
enum scheduler_prioritization_typescheduler_prioritization_type264,8449
    SCHEDULER_PRIORITIZATION_LRR = 0, // Loose Round RobinSCHEDULER_PRIORITIZATION_LRR266,8486
    SCHEDULER_PRIORITIZATION_SRR, // Strict Round RobinSCHEDULER_PRIORITIZATION_SRR267,8545
    SCHEDULER_PRIORITIZATION_GTO, // Greedy Then OldestSCHEDULER_PRIORITIZATION_GTO268,8601
    SCHEDULER_PRIORITIZATION_GTLRR, // Greedy Then Loose Round RobinSCHEDULER_PRIORITIZATION_GTLRR269,8657
    SCHEDULER_PRIORITIZATION_GTY, // Greedy Then YoungestSCHEDULER_PRIORITIZATION_GTY270,8726
    SCHEDULER_PRIORITIZATION_OLDEST, // Oldest FirstSCHEDULER_PRIORITIZATION_OLDEST271,8784
    SCHEDULER_PRIORITIZATION_YOUNGEST, // Youngest FirstSCHEDULER_PRIORITIZATION_YOUNGEST272,8837
enum concrete_schedulerconcrete_scheduler277,9046
    CONCRETE_SCHEDULER_LRR = 0,CONCRETE_SCHEDULER_LRR279,9072
    CONCRETE_SCHEDULER_GTO,CONCRETE_SCHEDULER_GTO280,9104
    CONCRETE_SCHEDULER_TWO_LEVEL_ACTIVE,CONCRETE_SCHEDULER_TWO_LEVEL_ACTIVE281,9132
    CONCRETE_SCHEDULER_WARP_LIMITING,CONCRETE_SCHEDULER_WARP_LIMITING282,9173
    NUM_CONCRETE_SCHEDULERSNUM_CONCRETE_SCHEDULERS283,9211
class scheduler_unit { //this can be copied freely, so can be used in std containers.scheduler_unit286,9243
    scheduler_unit(shader_core_stats* stats, shader_core_ctx* shader, scheduler_unit288,9337
    scheduler_unit(shader_core_stats* stats, shader_core_ctx* shader, scheduler_unit::scheduler_unit288,9337
    virtual ~scheduler_unit(){}~scheduler_unit298,9915
    virtual ~scheduler_unit(){}scheduler_unit::~scheduler_unit298,9915
    virtual void add_supervised_warp_id(int i) {add_supervised_warp_id299,9947
    virtual void add_supervised_warp_id(int i) {scheduler_unit::add_supervised_warp_id299,9947
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps302,10050
    virtual void done_adding_supervised_warps() {scheduler_unit::done_adding_supervised_warps302,10050
    void cycle();cycle310,10392
    void cycle();scheduler_unit::cycle310,10392
    void order_lrr( typename std::vector< T >& result_list,order_lrr315,10549
    void order_lrr( typename std::vector< T >& result_list,scheduler_unit::order_lrr315,10549
    enum OrderingType OrderingType320,10821
    enum OrderingType scheduler_unit::OrderingType320,10821
        ORDERING_GREEDY_THEN_PRIORITY_FUNC = 0,ORDERING_GREEDY_THEN_PRIORITY_FUNC324,10967
        ORDERING_GREEDY_THEN_PRIORITY_FUNC = 0,scheduler_unit::ORDERING_GREEDY_THEN_PRIORITY_FUNC324,10967
        ORDERED_PRIORITY_FUNC_ONLY,ORDERED_PRIORITY_FUNC_ONLY327,11129
        ORDERED_PRIORITY_FUNC_ONLY,scheduler_unit::ORDERED_PRIORITY_FUNC_ONLY327,11129
        NUM_ORDERING,NUM_ORDERING328,11165
        NUM_ORDERING,scheduler_unit::NUM_ORDERING328,11165
    void order_by_priority( std::vector< U >& result_list,order_by_priority331,11222
    void order_by_priority( std::vector< U >& result_list,scheduler_unit::order_by_priority331,11222
    static bool sort_warps_by_oldest_dynamic_id(shd_warp_t* lhs, shd_warp_t* rhs);sort_warps_by_oldest_dynamic_id337,11632
    static bool sort_warps_by_oldest_dynamic_id(shd_warp_t* lhs, shd_warp_t* rhs);scheduler_unit::sort_warps_by_oldest_dynamic_id337,11632
    virtual void order_warps() = 0;order_warps341,11835
    virtual void order_warps() = 0;scheduler_unit::order_warps341,11835
    virtual void do_on_warp_issued( unsigned warp_id,do_on_warp_issued344,11883
    virtual void do_on_warp_issued( unsigned warp_id,scheduler_unit::do_on_warp_issued344,11883
    inline int get_sid() const;get_sid347,12100
    inline int get_sid() const;scheduler_unit::get_sid347,12100
    shd_warp_t& warp(int i);warp349,12143
    shd_warp_t& warp(int i);scheduler_unit::warp349,12143
    std::vector< shd_warp_t* > m_next_cycle_prioritized_warps;m_next_cycle_prioritized_warps353,12291
    std::vector< shd_warp_t* > m_next_cycle_prioritized_warps;scheduler_unit::m_next_cycle_prioritized_warps353,12291
    std::vector< shd_warp_t* > m_supervised_warps;m_supervised_warps358,12630
    std::vector< shd_warp_t* > m_supervised_warps;scheduler_unit::m_supervised_warps358,12630
    std::vector< shd_warp_t* >::const_iterator m_last_supervised_issued;m_last_supervised_issued360,12756
    std::vector< shd_warp_t* >::const_iterator m_last_supervised_issued;scheduler_unit::m_last_supervised_issued360,12756
    shader_core_stats *m_stats;m_stats361,12829
    shader_core_stats *m_stats;scheduler_unit::m_stats361,12829
    shader_core_ctx* m_shader;m_shader362,12861
    shader_core_ctx* m_shader;scheduler_unit::m_shader362,12861
    Scoreboard* m_scoreboard; m_scoreboard364,13022
    Scoreboard* m_scoreboard; scheduler_unit::m_scoreboard364,13022
    simt_stack** m_simt_stack;m_simt_stack365,13053
    simt_stack** m_simt_stack;scheduler_unit::m_simt_stack365,13053
    std::vector<shd_warp_t>* m_warp;m_warp367,13120
    std::vector<shd_warp_t>* m_warp;scheduler_unit::m_warp367,13120
    register_set* m_sp_out;m_sp_out368,13157
    register_set* m_sp_out;scheduler_unit::m_sp_out368,13157
    register_set* m_sfu_out;m_sfu_out369,13185
    register_set* m_sfu_out;scheduler_unit::m_sfu_out369,13185
    register_set* m_mem_out;m_mem_out370,13214
    register_set* m_mem_out;scheduler_unit::m_mem_out370,13214
    int m_id;m_id372,13244
    int m_id;scheduler_unit::m_id372,13244
class lrr_scheduler : public scheduler_unit {lrr_scheduler375,13262
	lrr_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,lrr_scheduler377,13316
	lrr_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,lrr_scheduler::lrr_scheduler377,13316
	virtual ~lrr_scheduler () {}~lrr_scheduler385,13747
	virtual ~lrr_scheduler () {}lrr_scheduler::~lrr_scheduler385,13747
	virtual void order_warps ();order_warps386,13777
	virtual void order_warps ();lrr_scheduler::order_warps386,13777
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps387,13807
    virtual void done_adding_supervised_warps() {lrr_scheduler::done_adding_supervised_warps387,13807
class gto_scheduler : public scheduler_unit {gto_scheduler392,13928
	gto_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,gto_scheduler394,13982
	gto_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,gto_scheduler::gto_scheduler394,13982
	virtual ~gto_scheduler () {}~gto_scheduler402,14413
	virtual ~gto_scheduler () {}gto_scheduler::~gto_scheduler402,14413
	virtual void order_warps ();order_warps403,14443
	virtual void order_warps ();gto_scheduler::order_warps403,14443
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps404,14473
    virtual void done_adding_supervised_warps() {gto_scheduler::done_adding_supervised_warps404,14473
class two_level_active_scheduler : public scheduler_unit {two_level_active_scheduler411,14598
	two_level_active_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,two_level_active_scheduler413,14665
	two_level_active_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,two_level_active_scheduler::two_level_active_scheduler413,14665
	virtual ~two_level_active_scheduler () {}~two_level_active_scheduler435,15736
	virtual ~two_level_active_scheduler () {}two_level_active_scheduler::~two_level_active_scheduler435,15736
    virtual void order_warps();order_warps436,15779
    virtual void order_warps();two_level_active_scheduler::order_warps436,15779
	void add_supervised_warp_id(int i) {add_supervised_warp_id437,15811
	void add_supervised_warp_id(int i) {two_level_active_scheduler::add_supervised_warp_id437,15811
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps444,16064
    virtual void done_adding_supervised_warps() {two_level_active_scheduler::done_adding_supervised_warps444,16064
    virtual void do_on_warp_issued( unsigned warp_id,do_on_warp_issued449,16195
    virtual void do_on_warp_issued( unsigned warp_id,two_level_active_scheduler::do_on_warp_issued449,16195
	std::deque< shd_warp_t* > m_pending_warps;m_pending_warps454,16422
	std::deque< shd_warp_t* > m_pending_warps;two_level_active_scheduler::m_pending_warps454,16422
    scheduler_prioritization_type m_inner_level_prioritization;m_inner_level_prioritization455,16466
    scheduler_prioritization_type m_inner_level_prioritization;two_level_active_scheduler::m_inner_level_prioritization455,16466
    scheduler_prioritization_type m_outer_level_prioritization;m_outer_level_prioritization456,16530
    scheduler_prioritization_type m_outer_level_prioritization;two_level_active_scheduler::m_outer_level_prioritization456,16530
	unsigned m_max_active_warps;m_max_active_warps457,16594
	unsigned m_max_active_warps;two_level_active_scheduler::m_max_active_warps457,16594
class swl_scheduler : public scheduler_unit {swl_scheduler461,16662
	swl_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,swl_scheduler463,16716
	swl_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,swl_scheduler::swl_scheduler463,16716
	virtual ~swl_scheduler () {}~swl_scheduler471,17097
	virtual ~swl_scheduler () {}swl_scheduler::~swl_scheduler471,17097
	virtual void order_warps ();order_warps472,17127
	virtual void order_warps ();swl_scheduler::order_warps472,17127
    virtual void done_adding_supervised_warps() {done_adding_supervised_warps473,17157
    virtual void done_adding_supervised_warps() {swl_scheduler::done_adding_supervised_warps473,17157
    scheduler_prioritization_type m_prioritization;m_prioritization478,17288
    scheduler_prioritization_type m_prioritization;swl_scheduler::m_prioritization478,17288
    unsigned m_num_warps_to_limit;m_num_warps_to_limit479,17340
    unsigned m_num_warps_to_limit;swl_scheduler::m_num_warps_to_limit479,17340
class opndcoll_rfu_t { // operand collector based register file unitopndcoll_rfu_t484,17381
   opndcoll_rfu_t()opndcoll_rfu_t487,17477
   opndcoll_rfu_t()opndcoll_rfu_t::opndcoll_rfu_t487,17477
   void add_cu_set(unsigned cu_set, unsigned num_cu, unsigned num_dispatch);add_cu_set493,17576
   void add_cu_set(unsigned cu_set, unsigned num_cu, unsigned num_dispatch);opndcoll_rfu_t::add_cu_set493,17576
   typedef std::vector<register_set*> port_vector_t;port_vector_t494,17653
   typedef std::vector<register_set*> port_vector_t;opndcoll_rfu_t::port_vector_t494,17653
   typedef std::vector<unsigned int> uint_vector_t;uint_vector_t495,17706
   typedef std::vector<unsigned int> uint_vector_t;opndcoll_rfu_t::uint_vector_t495,17706
   void add_port( port_vector_t & input, port_vector_t & ouput, uint_vector_t cu_sets);add_port496,17758
   void add_port( port_vector_t & input, port_vector_t & ouput, uint_vector_t cu_sets);opndcoll_rfu_t::add_port496,17758
   void init( unsigned num_banks, shader_core_ctx *shader );init497,17846
   void init( unsigned num_banks, shader_core_ctx *shader );opndcoll_rfu_t::init497,17846
   bool writeback( const warp_inst_t &warp ); // might cause stall writeback500,17924
   bool writeback( const warp_inst_t &warp ); // might cause stall opndcoll_rfu_t::writeback500,17924
   void step()step502,17993
   void step()opndcoll_rfu_t::step502,17993
   void dump( FILE *fp ) constdump511,18192
   void dump( FILE *fp ) constopndcoll_rfu_t::dump511,18192
   shader_core_ctx *shader_core() { return m_shader; }shader_core522,18466
   shader_core_ctx *shader_core() { return m_shader; }opndcoll_rfu_t::shader_core522,18466
   void process_banks()process_banks526,18532
   void process_banks()opndcoll_rfu_t::process_banks526,18532
   void dispatch_ready_cu();dispatch_ready_cu531,18602
   void dispatch_ready_cu();opndcoll_rfu_t::dispatch_ready_cu531,18602
   void allocate_cu( unsigned port );allocate_cu532,18631
   void allocate_cu( unsigned port );opndcoll_rfu_t::allocate_cu532,18631
   void allocate_reads();allocate_reads533,18669
   void allocate_reads();opndcoll_rfu_t::allocate_reads533,18669
   class op_t {op_t539,18737
   class op_t {opndcoll_rfu_t::op_t539,18737
      op_t() { m_valid = false; }op_t542,18765
      op_t() { m_valid = false; }opndcoll_rfu_t::op_t::op_t542,18765
      op_t( collector_unit_t *cu, unsigned op, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )op_t543,18799
      op_t( collector_unit_t *cu, unsigned op, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )opndcoll_rfu_t::op_t::op_t543,18799
      op_t( const warp_inst_t *warp, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )op_t552,19124
      op_t( const warp_inst_t *warp, unsigned reg, unsigned num_banks, unsigned bank_warp_shift )opndcoll_rfu_t::op_t::op_t552,19124
      bool valid() const { return m_valid; }valid563,19453
      bool valid() const { return m_valid; }opndcoll_rfu_t::op_t::valid563,19453
      unsigned get_reg() constget_reg564,19498
      unsigned get_reg() constopndcoll_rfu_t::op_t::get_reg564,19498
      unsigned get_wid() constget_wid569,19601
      unsigned get_wid() constopndcoll_rfu_t::op_t::get_wid569,19601
      unsigned get_active_count() constget_active_count575,19775
      unsigned get_active_count() constopndcoll_rfu_t::op_t::get_active_count575,19775
      const active_mask_t & get_active_mask()get_active_mask581,19968
      const active_mask_t & get_active_mask()opndcoll_rfu_t::op_t::get_active_mask581,19968
      unsigned get_sp_op() constget_sp_op587,20169
      unsigned get_sp_op() constopndcoll_rfu_t::op_t::get_sp_op587,20169
      unsigned get_oc_id() const { return m_cu->get_id(); }get_oc_id593,20339
      unsigned get_oc_id() const { return m_cu->get_id(); }opndcoll_rfu_t::op_t::get_oc_id593,20339
      unsigned get_bank() const { return m_bank; }get_bank594,20399
      unsigned get_bank() const { return m_bank; }opndcoll_rfu_t::op_t::get_bank594,20399
      unsigned get_operand() const { return m_operand; }get_operand595,20450
      unsigned get_operand() const { return m_operand; }opndcoll_rfu_t::op_t::get_operand595,20450
      void dump(FILE *fp) const dump596,20507
      void dump(FILE *fp) const opndcoll_rfu_t::op_t::dump596,20507
      std::string get_reg_string() constget_reg_string603,20785
      std::string get_reg_string() constopndcoll_rfu_t::op_t::get_reg_string603,20785
      void reset() { m_valid = false; }reset611,20973
      void reset() { m_valid = false; }opndcoll_rfu_t::op_t::reset611,20973
      bool m_valid;m_valid613,21025
      bool m_valid;opndcoll_rfu_t::op_t::m_valid613,21025
      collector_unit_t  *m_cu; m_cu614,21045
      collector_unit_t  *m_cu; opndcoll_rfu_t::op_t::m_cu614,21045
      const warp_inst_t *m_warp;m_warp615,21077
      const warp_inst_t *m_warp;opndcoll_rfu_t::op_t::m_warp615,21077
      unsigned  m_operand; // operand offset in instruction. e.g., add r1,r2,r3; r2 is oprd 0, r3 is 1 (r1 is dst)m_operand616,21110
      unsigned  m_operand; // operand offset in instruction. e.g., add r1,r2,r3; r2 is oprd 0, r3 is 1 (r1 is dst)opndcoll_rfu_t::op_t::m_operand616,21110
      unsigned  m_register;m_register617,21225
      unsigned  m_register;opndcoll_rfu_t::op_t::m_register617,21225
      unsigned  m_bank;m_bank618,21253
      unsigned  m_bank;opndcoll_rfu_t::op_t::m_bank618,21253
   enum alloc_t {alloc_t621,21284
   enum alloc_t {opndcoll_rfu_t::alloc_t621,21284
      NO_ALLOC,NO_ALLOC622,21302
      NO_ALLOC,opndcoll_rfu_t::NO_ALLOC622,21302
      READ_ALLOC,READ_ALLOC623,21318
      READ_ALLOC,opndcoll_rfu_t::READ_ALLOC623,21318
      WRITE_ALLOC,WRITE_ALLOC624,21336
      WRITE_ALLOC,opndcoll_rfu_t::WRITE_ALLOC624,21336
   class allocation_t {allocation_t627,21362
   class allocation_t {opndcoll_rfu_t::allocation_t627,21362
      allocation_t() { m_allocation = NO_ALLOC; }allocation_t629,21397
      allocation_t() { m_allocation = NO_ALLOC; }opndcoll_rfu_t::allocation_t::allocation_t629,21397
      bool is_read() const { return m_allocation==READ_ALLOC; }is_read630,21447
      bool is_read() const { return m_allocation==READ_ALLOC; }opndcoll_rfu_t::allocation_t::is_read630,21447
      bool is_write() const {return m_allocation==WRITE_ALLOC; }is_write631,21511
      bool is_write() const {return m_allocation==WRITE_ALLOC; }opndcoll_rfu_t::allocation_t::is_write631,21511
      bool is_free() const {return m_allocation==NO_ALLOC; }is_free632,21576
      bool is_free() const {return m_allocation==NO_ALLOC; }opndcoll_rfu_t::allocation_t::is_free632,21576
      void dump(FILE *fp) const {dump633,21637
      void dump(FILE *fp) const {opndcoll_rfu_t::allocation_t::dump633,21637
      void alloc_read( const op_t &op )  { assert(is_free()); m_allocation=READ_ALLOC; m_op=op; }alloc_read639,21945
      void alloc_read( const op_t &op )  { assert(is_free()); m_allocation=READ_ALLOC; m_op=op; }opndcoll_rfu_t::allocation_t::alloc_read639,21945
      void alloc_write( const op_t &op ) { assert(is_free()); m_allocation=WRITE_ALLOC; m_op=op; }alloc_write640,22043
      void alloc_write( const op_t &op ) { assert(is_free()); m_allocation=WRITE_ALLOC; m_op=op; }opndcoll_rfu_t::allocation_t::alloc_write640,22043
      void reset() { m_allocation = NO_ALLOC; }reset641,22142
      void reset() { m_allocation = NO_ALLOC; }opndcoll_rfu_t::allocation_t::reset641,22142
      enum alloc_t m_allocation;m_allocation643,22202
      enum alloc_t m_allocation;opndcoll_rfu_t::allocation_t::m_allocation643,22202
      op_t m_op;m_op644,22235
      op_t m_op;opndcoll_rfu_t::allocation_t::m_op644,22235
   class arbiter_t {arbiter_t647,22259
   class arbiter_t {opndcoll_rfu_t::arbiter_t647,22259
      arbiter_t()arbiter_t650,22313
      arbiter_t()opndcoll_rfu_t::arbiter_t::arbiter_t650,22313
      void init( unsigned num_cu, unsigned num_banks ) init660,22532
      void init( unsigned num_cu, unsigned num_banks ) opndcoll_rfu_t::arbiter_t::init660,22532
      void dump(FILE *fp) constdump680,23279
      void dump(FILE *fp) constopndcoll_rfu_t::arbiter_t::dump680,23279
      std::list<op_t> allocate_reads(); allocate_reads702,23961
      std::list<op_t> allocate_reads(); opndcoll_rfu_t::arbiter_t::allocate_reads702,23961
      void add_read_requests( collector_unit_t *cu ) add_read_requests704,24003
      void add_read_requests( collector_unit_t *cu ) opndcoll_rfu_t::arbiter_t::add_read_requests704,24003
      bool bank_idle( unsigned bank ) constbank_idle715,24360
      bool bank_idle( unsigned bank ) constopndcoll_rfu_t::arbiter_t::bank_idle715,24360
      void allocate_bank_for_write( unsigned bank, const op_t &op )allocate_bank_for_write719,24471
      void allocate_bank_for_write( unsigned bank, const op_t &op )opndcoll_rfu_t::arbiter_t::allocate_bank_for_write719,24471
      void allocate_for_read( unsigned bank, const op_t &op )allocate_for_read724,24643
      void allocate_for_read( unsigned bank, const op_t &op )opndcoll_rfu_t::arbiter_t::allocate_for_read724,24643
      void reset_alloction()reset_alloction729,24808
      void reset_alloction()opndcoll_rfu_t::arbiter_t::reset_alloction729,24808
      unsigned m_num_banks;m_num_banks736,24959
      unsigned m_num_banks;opndcoll_rfu_t::arbiter_t::m_num_banks736,24959
      unsigned m_num_collectors;m_num_collectors737,24987
      unsigned m_num_collectors;opndcoll_rfu_t::arbiter_t::m_num_collectors737,24987
      allocation_t *m_allocated_bank; // bank # -> register that winsm_allocated_bank739,25021
      allocation_t *m_allocated_bank; // bank # -> register that winsopndcoll_rfu_t::arbiter_t::m_allocated_bank739,25021
      std::list<op_t> *m_queue;m_queue740,25091
      std::list<op_t> *m_queue;opndcoll_rfu_t::arbiter_t::m_queue740,25091
      unsigned *m_allocator_rr_head; // cu # -> next bank to check for request (rr-arb)m_allocator_rr_head742,25124
      unsigned *m_allocator_rr_head; // cu # -> next bank to check for request (rr-arb)opndcoll_rfu_t::arbiter_t::m_allocator_rr_head742,25124
      unsigned  m_last_cu; // first cu to check while arb-ing banks (rr)m_last_cu743,25212
      unsigned  m_last_cu; // first cu to check while arb-ing banks (rr)opndcoll_rfu_t::arbiter_t::m_last_cu743,25212
      int *_inmatch;_inmatch745,25286
      int *_inmatch;opndcoll_rfu_t::arbiter_t::_inmatch745,25286
      int *_outmatch;_outmatch746,25307
      int *_outmatch;opndcoll_rfu_t::arbiter_t::_outmatch746,25307
      int **_request;_request747,25329
      int **_request;opndcoll_rfu_t::arbiter_t::_request747,25329
   class input_port_t {input_port_t750,25358
   class input_port_t {opndcoll_rfu_t::input_port_t750,25358
       input_port_t(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)input_port_t752,25393
       input_port_t(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)opndcoll_rfu_t::input_port_t::input_port_t752,25393
       port_vector_t m_in,m_out;m_in759,25662
       port_vector_t m_in,m_out;opndcoll_rfu_t::input_port_t::m_in759,25662
       port_vector_t m_in,m_out;m_out759,25662
       port_vector_t m_in,m_out;opndcoll_rfu_t::input_port_t::m_out759,25662
       uint_vector_t m_cu_sets;m_cu_sets760,25695
       uint_vector_t m_cu_sets;opndcoll_rfu_t::input_port_t::m_cu_sets760,25695
   class collector_unit_t {collector_unit_t763,25734
   class collector_unit_t {opndcoll_rfu_t::collector_unit_t763,25734
      collector_unit_t()collector_unit_t766,25795
      collector_unit_t()opndcoll_rfu_t::collector_unit_t::collector_unit_t766,25795
      bool ready() const;ready778,26102
      bool ready() const;opndcoll_rfu_t::collector_unit_t::ready778,26102
      const op_t *get_operands() const { return m_src_op; }get_operands779,26128
      const op_t *get_operands() const { return m_src_op; }opndcoll_rfu_t::collector_unit_t::get_operands779,26128
      void dump(FILE *fp, const shader_core_ctx *shader ) const;dump780,26188
      void dump(FILE *fp, const shader_core_ctx *shader ) const;opndcoll_rfu_t::collector_unit_t::dump780,26188
      unsigned get_warp_id() const { return m_warp_id; }get_warp_id782,26254
      unsigned get_warp_id() const { return m_warp_id; }opndcoll_rfu_t::collector_unit_t::get_warp_id782,26254
      unsigned get_active_count() const { return m_warp->active_count(); }get_active_count783,26311
      unsigned get_active_count() const { return m_warp->active_count(); }opndcoll_rfu_t::collector_unit_t::get_active_count783,26311
      const active_mask_t & get_active_mask() const { return m_warp->get_active_mask(); }get_active_mask784,26386
      const active_mask_t & get_active_mask() const { return m_warp->get_active_mask(); }opndcoll_rfu_t::collector_unit_t::get_active_mask784,26386
      unsigned get_sp_op() const { return m_warp->sp_op; }get_sp_op785,26476
      unsigned get_sp_op() const { return m_warp->sp_op; }opndcoll_rfu_t::collector_unit_t::get_sp_op785,26476
      unsigned get_id() const { return m_cuid; } // returns CU hw idget_id786,26535
      unsigned get_id() const { return m_cuid; } // returns CU hw idopndcoll_rfu_t::collector_unit_t::get_id786,26535
      void init(unsigned n, init789,26624
      void init(unsigned n, opndcoll_rfu_t::collector_unit_t::init789,26624
      bool allocate( register_set* pipeline_reg, register_set* output_reg );allocate794,26814
      bool allocate( register_set* pipeline_reg, register_set* output_reg );opndcoll_rfu_t::collector_unit_t::allocate794,26814
      void collect_operand( unsigned op )collect_operand796,26892
      void collect_operand( unsigned op )opndcoll_rfu_t::collector_unit_t::collect_operand796,26892
      unsigned get_num_operands() const{get_num_operands800,26982
      unsigned get_num_operands() const{opndcoll_rfu_t::collector_unit_t::get_num_operands800,26982
      unsigned get_num_regs() const{get_num_regs803,27073
      unsigned get_num_regs() const{opndcoll_rfu_t::collector_unit_t::get_num_regs803,27073
      void dispatch();dispatch806,27156
      void dispatch();opndcoll_rfu_t::collector_unit_t::dispatch806,27156
      bool is_free(){return m_free;}is_free807,27179
      bool is_free(){return m_free;}opndcoll_rfu_t::collector_unit_t::is_free807,27179
      bool m_free;m_free810,27229
      bool m_free;opndcoll_rfu_t::collector_unit_t::m_free810,27229
      unsigned m_cuid; // collector unit hw idm_cuid811,27248
      unsigned m_cuid; // collector unit hw idopndcoll_rfu_t::collector_unit_t::m_cuid811,27248
      unsigned m_warp_id;m_warp_id812,27295
      unsigned m_warp_id;opndcoll_rfu_t::collector_unit_t::m_warp_id812,27295
      warp_inst_t  *m_warp;m_warp813,27321
      warp_inst_t  *m_warp;opndcoll_rfu_t::collector_unit_t::m_warp813,27321
      register_set* m_output_register; // pipeline register to issue to when readym_output_register814,27349
      register_set* m_output_register; // pipeline register to issue to when readyopndcoll_rfu_t::collector_unit_t::m_output_register814,27349
      op_t *m_src_op;m_src_op815,27432
      op_t *m_src_op;opndcoll_rfu_t::collector_unit_t::m_src_op815,27432
      std::bitset<MAX_REG_OPERANDS*2> m_not_ready;m_not_ready816,27454
      std::bitset<MAX_REG_OPERANDS*2> m_not_ready;opndcoll_rfu_t::collector_unit_t::m_not_ready816,27454
      unsigned m_num_banks;m_num_banks817,27505
      unsigned m_num_banks;opndcoll_rfu_t::collector_unit_t::m_num_banks817,27505
      unsigned m_bank_warp_shift;m_bank_warp_shift818,27533
      unsigned m_bank_warp_shift;opndcoll_rfu_t::collector_unit_t::m_bank_warp_shift818,27533
      opndcoll_rfu_t *m_rfu;m_rfu819,27567
      opndcoll_rfu_t *m_rfu;opndcoll_rfu_t::collector_unit_t::m_rfu819,27567
   class dispatch_unit_t {dispatch_unit_t823,27604
   class dispatch_unit_t {opndcoll_rfu_t::dispatch_unit_t823,27604
      dispatch_unit_t(std::vector<collector_unit_t>* cus) dispatch_unit_t825,27642
      dispatch_unit_t(std::vector<collector_unit_t>* cus) opndcoll_rfu_t::dispatch_unit_t::dispatch_unit_t825,27642
      collector_unit_t *find_ready()find_ready833,27838
      collector_unit_t *find_ready()opndcoll_rfu_t::dispatch_unit_t::find_ready833,27838
      unsigned m_num_collectors;m_num_collectors846,28196
      unsigned m_num_collectors;opndcoll_rfu_t::dispatch_unit_t::m_num_collectors846,28196
      std::vector<collector_unit_t>* m_collector_units;m_collector_units847,28229
      std::vector<collector_unit_t>* m_collector_units;opndcoll_rfu_t::dispatch_unit_t::m_collector_units847,28229
      unsigned m_last_cu; // dispatch ready cu's rrm_last_cu848,28285
      unsigned m_last_cu; // dispatch ready cu's rropndcoll_rfu_t::dispatch_unit_t::m_last_cu848,28285
      unsigned m_next_cu;  // for initializationm_next_cu849,28337
      unsigned m_next_cu;  // for initializationopndcoll_rfu_t::dispatch_unit_t::m_next_cu849,28337
   bool m_initialized;m_initialized853,28427
   bool m_initialized;opndcoll_rfu_t::m_initialized853,28427
   unsigned m_num_collector_sets;m_num_collector_sets855,28451
   unsigned m_num_collector_sets;opndcoll_rfu_t::m_num_collector_sets855,28451
   unsigned m_num_banks;m_num_banks857,28517
   unsigned m_num_banks;opndcoll_rfu_t::m_num_banks857,28517
   unsigned m_bank_warp_shift;m_bank_warp_shift858,28542
   unsigned m_bank_warp_shift;opndcoll_rfu_t::m_bank_warp_shift858,28542
   unsigned m_warp_size;m_warp_size859,28573
   unsigned m_warp_size;opndcoll_rfu_t::m_warp_size859,28573
   std::vector<collector_unit_t *> m_cu;m_cu860,28598
   std::vector<collector_unit_t *> m_cu;opndcoll_rfu_t::m_cu860,28598
   arbiter_t m_arbiter;m_arbiter861,28639
   arbiter_t m_arbiter;opndcoll_rfu_t::m_arbiter861,28639
   std::vector<input_port_t> m_in_ports;m_in_ports869,28856
   std::vector<input_port_t> m_in_ports;opndcoll_rfu_t::m_in_ports869,28856
   typedef std::map<unsigned /* collector set */, std::vector<collector_unit_t> /*collector sets*/ > cu_sets_t;cu_sets_t870,28897
   typedef std::map<unsigned /* collector set */, std::vector<collector_unit_t> /*collector sets*/ > cu_sets_t;opndcoll_rfu_t::cu_sets_t870,28897
   cu_sets_t m_cus;m_cus871,29009
   cu_sets_t m_cus;opndcoll_rfu_t::m_cus871,29009
   std::vector<dispatch_unit_t> m_dispatch_units;m_dispatch_units872,29029
   std::vector<dispatch_unit_t> m_dispatch_units;opndcoll_rfu_t::m_dispatch_units872,29029
   shader_core_ctx                 *m_shader;m_shader877,29281
   shader_core_ctx                 *m_shader;opndcoll_rfu_t::m_shader877,29281
class barrier_set_t {barrier_set_t880,29331
   barrier_set_t( unsigned max_warps_per_core, unsigned max_cta_per_core );barrier_set_t882,29361
   barrier_set_t( unsigned max_warps_per_core, unsigned max_cta_per_core );barrier_set_t::barrier_set_t882,29361
   void allocate_barrier( unsigned cta_id, warp_set_t warps );allocate_barrier885,29466
   void allocate_barrier( unsigned cta_id, warp_set_t warps );barrier_set_t::allocate_barrier885,29466
   void deallocate_barrier( unsigned cta_id );deallocate_barrier888,29560
   void deallocate_barrier( unsigned cta_id );barrier_set_t::deallocate_barrier888,29560
   typedef std::map<unsigned, warp_set_t >  cta_to_warp_t;cta_to_warp_t890,29608
   typedef std::map<unsigned, warp_set_t >  cta_to_warp_t;barrier_set_t::cta_to_warp_t890,29608
   void warp_reaches_barrier( unsigned cta_id, unsigned warp_id );warp_reaches_barrier893,29703
   void warp_reaches_barrier( unsigned cta_id, unsigned warp_id );barrier_set_t::warp_reaches_barrier893,29703
   bool available_for_fetch( unsigned warp_id ) const;available_for_fetch896,29793
   bool available_for_fetch( unsigned warp_id ) const;barrier_set_t::available_for_fetch896,29793
   void warp_exit( unsigned warp_id );warp_exit899,29874
   void warp_exit( unsigned warp_id );barrier_set_t::warp_exit899,29874
   bool warp_waiting_at_barrier( unsigned warp_id ) const;warp_waiting_at_barrier902,29931
   bool warp_waiting_at_barrier( unsigned warp_id ) const;barrier_set_t::warp_waiting_at_barrier902,29931
   void dump() const;dump905,30003
   void dump() const;barrier_set_t::dump905,30003
   unsigned m_max_cta_per_core;m_max_cta_per_core908,30035
   unsigned m_max_cta_per_core;barrier_set_t::m_max_cta_per_core908,30035
   unsigned m_max_warps_per_core;m_max_warps_per_core909,30067
   unsigned m_max_warps_per_core;barrier_set_t::m_max_warps_per_core909,30067
   cta_to_warp_t m_cta_to_warps; m_cta_to_warps911,30102
   cta_to_warp_t m_cta_to_warps; barrier_set_t::m_cta_to_warps911,30102
   warp_set_t m_warp_active;m_warp_active912,30136
   warp_set_t m_warp_active;barrier_set_t::m_warp_active912,30136
   warp_set_t m_warp_at_barrier;m_warp_at_barrier913,30165
   warp_set_t m_warp_at_barrier;barrier_set_t::m_warp_at_barrier913,30165
struct insn_latency_info {insn_latency_info916,30202
   unsigned pc;pc917,30229
   unsigned pc;insn_latency_info::pc917,30229
   unsigned long latency;latency918,30245
   unsigned long latency;insn_latency_info::latency918,30245
struct ifetch_buffer_t {ifetch_buffer_t921,30275
    ifetch_buffer_t() { m_valid=false; }ifetch_buffer_t922,30300
    ifetch_buffer_t() { m_valid=false; }ifetch_buffer_t::ifetch_buffer_t922,30300
    ifetch_buffer_t( address_type pc, unsigned nbytes, unsigned warp_id ) ifetch_buffer_t924,30342
    ifetch_buffer_t( address_type pc, unsigned nbytes, unsigned warp_id ) ifetch_buffer_t::ifetch_buffer_t924,30342
    bool m_valid;m_valid932,30525
    bool m_valid;ifetch_buffer_t::m_valid932,30525
    address_type m_pc;m_pc933,30543
    address_type m_pc;ifetch_buffer_t::m_pc933,30543
    unsigned m_nbytes;m_nbytes934,30566
    unsigned m_nbytes;ifetch_buffer_t::m_nbytes934,30566
    unsigned m_warp_id;m_warp_id935,30589
    unsigned m_warp_id;ifetch_buffer_t::m_warp_id935,30589
class simd_function_unit {simd_function_unit940,30644
    simd_function_unit( const shader_core_config *config );simd_function_unit942,30679
    simd_function_unit( const shader_core_config *config );simd_function_unit::simd_function_unit942,30679
    ~simd_function_unit() { delete m_dispatch_reg; }~simd_function_unit943,30739
    ~simd_function_unit() { delete m_dispatch_reg; }simd_function_unit::~simd_function_unit943,30739
    virtual void issue( register_set& source_reg ) { source_reg.move_out_to(m_dispatch_reg); occupied.set(m_dispatch_reg->latency);}issue946,30810
    virtual void issue( register_set& source_reg ) { source_reg.move_out_to(m_dispatch_reg); occupied.set(m_dispatch_reg->latency);}simd_function_unit::issue946,30810
    virtual void cycle() = 0;cycle947,30943
    virtual void cycle() = 0;simd_function_unit::cycle947,30943
    virtual void active_lanes_in_pipeline() = 0;active_lanes_in_pipeline948,30973
    virtual void active_lanes_in_pipeline() = 0;simd_function_unit::active_lanes_in_pipeline948,30973
    virtual unsigned clock_multiplier() const { return 1; }clock_multiplier951,31040
    virtual unsigned clock_multiplier() const { return 1; }simd_function_unit::clock_multiplier951,31040
    virtual bool can_issue( const warp_inst_t &inst ) const { return m_dispatch_reg->empty() && !occupied.test(inst.latency); }can_issue952,31100
    virtual bool can_issue( const warp_inst_t &inst ) const { return m_dispatch_reg->empty() && !occupied.test(inst.latency); }simd_function_unit::can_issue952,31100
    virtual bool stallable() const = 0;stallable953,31228
    virtual bool stallable() const = 0;simd_function_unit::stallable953,31228
    virtual void print( FILE *fp ) constprint954,31268
    virtual void print( FILE *fp ) constsimd_function_unit::print954,31268
    std::string m_name;m_name960,31421
    std::string m_name;simd_function_unit::m_name960,31421
    const shader_core_config *m_config;m_config961,31445
    const shader_core_config *m_config;simd_function_unit::m_config961,31445
    warp_inst_t *m_dispatch_reg;m_dispatch_reg962,31485
    warp_inst_t *m_dispatch_reg;simd_function_unit::m_dispatch_reg962,31485
    static const unsigned MAX_ALU_LATENCY = 512;MAX_ALU_LATENCY963,31518
    static const unsigned MAX_ALU_LATENCY = 512;simd_function_unit::MAX_ALU_LATENCY963,31518
    std::bitset<MAX_ALU_LATENCY> occupied;occupied964,31567
    std::bitset<MAX_ALU_LATENCY> occupied;simd_function_unit::occupied964,31567
class pipelined_simd_unit : public simd_function_unit {pipelined_simd_unit967,31614
    pipelined_simd_unit( register_set* result_port, const shader_core_config *config, unsigned max_latency, shader_core_ctx *core );pipelined_simd_unit969,31678
    pipelined_simd_unit( register_set* result_port, const shader_core_config *config, unsigned max_latency, shader_core_ctx *core );pipelined_simd_unit::pipelined_simd_unit969,31678
    virtual void cycle() cycle972,31828
    virtual void cycle() pipelined_simd_unit::cycle972,31828
    virtual void issue( register_set& source_reg );issue987,32424
    virtual void issue( register_set& source_reg );pipelined_simd_unit::issue987,32424
    virtual unsigned get_active_lanes_in_pipeline()get_active_lanes_in_pipeline988,32476
    virtual unsigned get_active_lanes_in_pipeline()pipelined_simd_unit::get_active_lanes_in_pipeline988,32476
    virtual void active_lanes_in_pipeline() = 0;active_lanes_in_pipeline998,32830
    virtual void active_lanes_in_pipeline() = 0;pipelined_simd_unit::active_lanes_in_pipeline998,32830
    virtual bool stallable() const { return false; }stallable1008,33110
    virtual bool stallable() const { return false; }pipelined_simd_unit::stallable1008,33110
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1009,33163
    virtual bool can_issue( const warp_inst_t &inst ) constpipelined_simd_unit::can_issue1009,33163
    virtual void print(FILE *fp) constprint1013,33287
    virtual void print(FILE *fp) constpipelined_simd_unit::print1013,33287
    unsigned m_pipeline_depth;m_pipeline_depth1024,33626
    unsigned m_pipeline_depth;pipelined_simd_unit::m_pipeline_depth1024,33626
    warp_inst_t **m_pipeline_reg;m_pipeline_reg1025,33657
    warp_inst_t **m_pipeline_reg;pipelined_simd_unit::m_pipeline_reg1025,33657
    register_set *m_result_port;m_result_port1026,33691
    register_set *m_result_port;pipelined_simd_unit::m_result_port1026,33691
    class shader_core_ctx *m_core;m_core1027,33724
    class shader_core_ctx *m_core;pipelined_simd_unit::m_core1027,33724
class sfu : public pipelined_simd_unitsfu1030,33763
    sfu( register_set* result_port, const shader_core_config *config, shader_core_ctx *core );sfu1033,33812
    sfu( register_set* result_port, const shader_core_config *config, shader_core_ctx *core );sfu::sfu1033,33812
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1034,33907
    virtual bool can_issue( const warp_inst_t &inst ) constsfu::can_issue1034,33907
    virtual void active_lanes_in_pipeline();active_lanes_in_pipeline1043,34159
    virtual void active_lanes_in_pipeline();sfu::active_lanes_in_pipeline1043,34159
    virtual void issue(  register_set& source_reg );issue1044,34204
    virtual void issue(  register_set& source_reg );sfu::issue1044,34204
class sp_unit : public pipelined_simd_unitsp_unit1047,34261
    sp_unit( register_set* result_port, const shader_core_config *config, shader_core_ctx *core );sp_unit1050,34314
    sp_unit( register_set* result_port, const shader_core_config *config, shader_core_ctx *core );sp_unit::sp_unit1050,34314
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1051,34413
    virtual bool can_issue( const warp_inst_t &inst ) constsp_unit::can_issue1051,34413
    virtual void active_lanes_in_pipeline();active_lanes_in_pipeline1062,34753
    virtual void active_lanes_in_pipeline();sp_unit::active_lanes_in_pipeline1062,34753
    virtual void issue( register_set& source_reg );issue1063,34798
    virtual void issue( register_set& source_reg );sp_unit::issue1063,34798
class ldst_unit: public pipelined_simd_unit {ldst_unit1071,34965
    ldst_unit( mem_fetch_interface *icnt,ldst_unit1073,35019
    ldst_unit( mem_fetch_interface *icnt,ldst_unit::ldst_unit1073,35019
    virtual void issue( register_set &inst );issue1084,35462
    virtual void issue( register_set &inst );ldst_unit::issue1084,35462
    virtual void cycle();cycle1085,35508
    virtual void cycle();ldst_unit::cycle1085,35508
    void fill( mem_fetch *mf );fill1087,35540
    void fill( mem_fetch *mf );ldst_unit::fill1087,35540
    void flush();flush1088,35572
    void flush();ldst_unit::flush1088,35572
    void writeback();writeback1089,35590
    void writeback();ldst_unit::writeback1089,35590
    virtual unsigned clock_multiplier() const;clock_multiplier1092,35630
    virtual unsigned clock_multiplier() const;ldst_unit::clock_multiplier1092,35630
    virtual bool can_issue( const warp_inst_t &inst ) constcan_issue1094,35678
    virtual bool can_issue( const warp_inst_t &inst ) constldst_unit::can_issue1094,35678
    virtual void active_lanes_in_pipeline();active_lanes_in_pipeline1105,35956
    virtual void active_lanes_in_pipeline();ldst_unit::active_lanes_in_pipeline1105,35956
    virtual bool stallable() const { return true; }stallable1106,36001
    virtual bool stallable() const { return true; }ldst_unit::stallable1106,36001
    bool response_buffer_full() const;response_buffer_full1107,36053
    bool response_buffer_full() const;ldst_unit::response_buffer_full1107,36053
    void print(FILE *fout) const;print1108,36092
    void print(FILE *fout) const;ldst_unit::print1108,36092
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses );print_cache_stats1109,36126
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses );ldst_unit::print_cache_stats1109,36126
    void get_cache_stats(unsigned &read_accesses, unsigned &write_accesses, unsigned &read_misses, unsigned &write_misses, unsigned cache_type);get_cache_stats1110,36212
    void get_cache_stats(unsigned &read_accesses, unsigned &write_accesses, unsigned &read_misses, unsigned &write_misses, unsigned cache_type);ldst_unit::get_cache_stats1110,36212
    void get_cache_stats(cache_stats &cs);get_cache_stats1111,36357
    void get_cache_stats(cache_stats &cs);ldst_unit::get_cache_stats1111,36357
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;get_L1D_sub_stats1113,36401
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;ldst_unit::get_L1D_sub_stats1113,36401
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;get_L1C_sub_stats1114,36464
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;ldst_unit::get_L1C_sub_stats1114,36464
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;get_L1T_sub_stats1115,36527
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;ldst_unit::get_L1T_sub_stats1115,36527
    ldst_unit( mem_fetch_interface *icnt,ldst_unit1118,36602
    ldst_unit( mem_fetch_interface *icnt,ldst_unit::ldst_unit1118,36602
    void init( mem_fetch_interface *icnt,init1129,37074
    void init( mem_fetch_interface *icnt,ldst_unit::init1129,37074
   bool shared_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);shared_cycle1141,37518
   bool shared_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);ldst_unit::shared_cycle1141,37518
   bool constant_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);constant_cycle1142,37625
   bool constant_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);ldst_unit::constant_cycle1142,37625
   bool texture_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);texture_cycle1143,37734
   bool texture_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);ldst_unit::texture_cycle1143,37734
   bool memory_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);memory_cycle1144,37842
   bool memory_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type);ldst_unit::memory_cycle1144,37842
   virtual mem_stage_stall_type process_cache_access( cache_t* cache,process_cache_access1146,37950
   virtual mem_stage_stall_type process_cache_access( cache_t* cache,ldst_unit::process_cache_access1146,37950
   mem_stage_stall_type process_memory_access_queue( cache_t *cache, warp_inst_t &inst );process_memory_access_queue1152,38415
   mem_stage_stall_type process_memory_access_queue( cache_t *cache, warp_inst_t &inst );ldst_unit::process_memory_access_queue1152,38415
   const memory_config *m_memory_config;m_memory_config1154,38506
   const memory_config *m_memory_config;ldst_unit::m_memory_config1154,38506
   class mem_fetch_interface *m_icnt;m_icnt1155,38547
   class mem_fetch_interface *m_icnt;ldst_unit::m_icnt1155,38547
   shader_core_mem_fetch_allocator *m_mf_allocator;m_mf_allocator1156,38585
   shader_core_mem_fetch_allocator *m_mf_allocator;ldst_unit::m_mf_allocator1156,38585
   class shader_core_ctx *m_core;m_core1157,38637
   class shader_core_ctx *m_core;ldst_unit::m_core1157,38637
   unsigned m_sid;m_sid1158,38671
   unsigned m_sid;ldst_unit::m_sid1158,38671
   unsigned m_tpc;m_tpc1159,38690
   unsigned m_tpc;ldst_unit::m_tpc1159,38690
   tex_cache *m_L1T; // texture cachem_L1T1161,38710
   tex_cache *m_L1T; // texture cacheldst_unit::m_L1T1161,38710
   read_only_cache *m_L1C; // constant cachem_L1C1162,38748
   read_only_cache *m_L1C; // constant cacheldst_unit::m_L1C1162,38748
   l1_cache *m_L1D; // data cachem_L1D1163,38793
   l1_cache *m_L1D; // data cacheldst_unit::m_L1D1163,38793
   std::map<unsigned/*warp_id*/, std::map<unsigned/*regnum*/,unsigned/*count*/> > m_pending_writes;m_pending_writes1164,38827
   std::map<unsigned/*warp_id*/, std::map<unsigned/*regnum*/,unsigned/*count*/> > m_pending_writes;ldst_unit::m_pending_writes1164,38827
   std::list<mem_fetch*> m_response_fifo;m_response_fifo1165,38927
   std::list<mem_fetch*> m_response_fifo;ldst_unit::m_response_fifo1165,38927
   opndcoll_rfu_t *m_operand_collector;m_operand_collector1166,38969
   opndcoll_rfu_t *m_operand_collector;ldst_unit::m_operand_collector1166,38969
   Scoreboard *m_scoreboard;m_scoreboard1167,39009
   Scoreboard *m_scoreboard;ldst_unit::m_scoreboard1167,39009
   mem_fetch *m_next_global;m_next_global1169,39039
   mem_fetch *m_next_global;ldst_unit::m_next_global1169,39039
   warp_inst_t m_next_wb;m_next_wb1170,39068
   warp_inst_t m_next_wb;ldst_unit::m_next_wb1170,39068
   unsigned m_writeback_arb; // round-robin arbiter for writeback contention between L1T, L1C, sharedm_writeback_arb1171,39094
   unsigned m_writeback_arb; // round-robin arbiter for writeback contention between L1T, L1C, sharedldst_unit::m_writeback_arb1171,39094
   unsigned m_num_writeback_clients;m_num_writeback_clients1172,39196
   unsigned m_num_writeback_clients;ldst_unit::m_num_writeback_clients1172,39196
   enum mem_stage_stall_type m_mem_rc;m_mem_rc1174,39234
   enum mem_stage_stall_type m_mem_rc;ldst_unit::m_mem_rc1174,39234
   shader_core_stats *m_stats; m_stats1176,39274
   shader_core_stats *m_stats; ldst_unit::m_stats1176,39274
   unsigned long long m_last_inst_gpu_sim_cycle;m_last_inst_gpu_sim_cycle1179,39327
   unsigned long long m_last_inst_gpu_sim_cycle;ldst_unit::m_last_inst_gpu_sim_cycle1179,39327
   unsigned long long m_last_inst_gpu_tot_sim_cycle;m_last_inst_gpu_tot_sim_cycle1180,39376
   unsigned long long m_last_inst_gpu_tot_sim_cycle;ldst_unit::m_last_inst_gpu_tot_sim_cycle1180,39376
enum pipeline_stage_name_t {pipeline_stage_name_t1183,39433
    ID_OC_SP=0,ID_OC_SP1184,39462
    ID_OC_SFU,  ID_OC_SFU1185,39478
    ID_OC_MEM,  ID_OC_MEM1186,39495
    OC_EX_SP,OC_EX_SP1187,39512
    OC_EX_SFU,OC_EX_SFU1188,39526
    OC_EX_MEM,OC_EX_MEM1189,39541
    EX_WB,EX_WB1190,39556
    N_PIPELINE_STAGES N_PIPELINE_STAGES1191,39567
const char* const pipeline_stage_name_decode[] = {pipeline_stage_name_decode1194,39594
struct shader_core_config : public core_configshader_core_config1205,39791
    shader_core_config(){shader_core_config1207,39840
    shader_core_config(){shader_core_config::shader_core_config1207,39840
    void init()init1211,39905
    void init()shader_core_config::init1211,39905
    void reg_options(class OptionParser * opp );reg_options1251,41462
    void reg_options(class OptionParser * opp );shader_core_config::reg_options1251,41462
    unsigned max_cta( const kernel_info_t &k ) const;max_cta1252,41511
    unsigned max_cta( const kernel_info_t &k ) const;shader_core_config::max_cta1252,41511
    unsigned num_shader() const { return n_simt_clusters*n_simt_cores_per_cluster; }num_shader1253,41565
    unsigned num_shader() const { return n_simt_clusters*n_simt_cores_per_cluster; }shader_core_config::num_shader1253,41565
    unsigned sid_to_cluster( unsigned sid ) const { return sid / n_simt_cores_per_cluster; }sid_to_cluster1254,41650
    unsigned sid_to_cluster( unsigned sid ) const { return sid / n_simt_cores_per_cluster; }shader_core_config::sid_to_cluster1254,41650
    unsigned sid_to_cid( unsigned sid )     const { return sid % n_simt_cores_per_cluster; }sid_to_cid1255,41743
    unsigned sid_to_cid( unsigned sid )     const { return sid % n_simt_cores_per_cluster; }shader_core_config::sid_to_cid1255,41743
    unsigned cid_to_sid( unsigned cid, unsigned cluster_id ) const { return cluster_id*n_simt_cores_per_cluster + cid; }cid_to_sid1256,41836
    unsigned cid_to_sid( unsigned cid, unsigned cluster_id ) const { return cluster_id*n_simt_cores_per_cluster + cid; }shader_core_config::cid_to_sid1256,41836
    char *gpgpu_shader_core_pipeline_opt;gpgpu_shader_core_pipeline_opt1259,41966
    char *gpgpu_shader_core_pipeline_opt;shader_core_config::gpgpu_shader_core_pipeline_opt1259,41966
    bool gpgpu_perfect_mem;gpgpu_perfect_mem1260,42008
    bool gpgpu_perfect_mem;shader_core_config::gpgpu_perfect_mem1260,42008
    bool gpgpu_clock_gated_reg_file;gpgpu_clock_gated_reg_file1261,42036
    bool gpgpu_clock_gated_reg_file;shader_core_config::gpgpu_clock_gated_reg_file1261,42036
    bool gpgpu_clock_gated_lanes;gpgpu_clock_gated_lanes1262,42073
    bool gpgpu_clock_gated_lanes;shader_core_config::gpgpu_clock_gated_lanes1262,42073
    enum divergence_support_t model;model1263,42107
    enum divergence_support_t model;shader_core_config::model1263,42107
    unsigned n_thread_per_shader;n_thread_per_shader1264,42144
    unsigned n_thread_per_shader;shader_core_config::n_thread_per_shader1264,42144
    unsigned n_regfile_gating_group;n_regfile_gating_group1265,42178
    unsigned n_regfile_gating_group;shader_core_config::n_regfile_gating_group1265,42178
    unsigned max_warps_per_shader; max_warps_per_shader1266,42215
    unsigned max_warps_per_shader; shader_core_config::max_warps_per_shader1266,42215
    unsigned max_cta_per_core; //Limit on number of concurrent CTAs in shader coremax_cta_per_core1267,42251
    unsigned max_cta_per_core; //Limit on number of concurrent CTAs in shader coreshader_core_config::max_cta_per_core1267,42251
    char * gpgpu_scheduler_string;gpgpu_scheduler_string1269,42335
    char * gpgpu_scheduler_string;shader_core_config::gpgpu_scheduler_string1269,42335
    char* pipeline_widths_string;pipeline_widths_string1271,42371
    char* pipeline_widths_string;shader_core_config::pipeline_widths_string1271,42371
    int pipe_widths[N_PIPELINE_STAGES];pipe_widths1272,42405
    int pipe_widths[N_PIPELINE_STAGES];shader_core_config::pipe_widths1272,42405
    mutable cache_config m_L1I_config;m_L1I_config1274,42446
    mutable cache_config m_L1I_config;shader_core_config::m_L1I_config1274,42446
    mutable cache_config m_L1T_config;m_L1T_config1275,42485
    mutable cache_config m_L1T_config;shader_core_config::m_L1T_config1275,42485
    mutable cache_config m_L1C_config;m_L1C_config1276,42524
    mutable cache_config m_L1C_config;shader_core_config::m_L1C_config1276,42524
    mutable cache_config m_L1D_config;m_L1D_config1277,42563
    mutable cache_config m_L1D_config;shader_core_config::m_L1D_config1277,42563
    bool gmem_skip_L1D; // on = global memory access always skip the L1 cache gmem_skip_L1D1279,42603
    bool gmem_skip_L1D; // on = global memory access always skip the L1 cache shader_core_config::gmem_skip_L1D1279,42603
    bool gpgpu_dwf_reg_bankconflict;gpgpu_dwf_reg_bankconflict1281,42687
    bool gpgpu_dwf_reg_bankconflict;shader_core_config::gpgpu_dwf_reg_bankconflict1281,42687
    int gpgpu_num_sched_per_core;gpgpu_num_sched_per_core1283,42725
    int gpgpu_num_sched_per_core;shader_core_config::gpgpu_num_sched_per_core1283,42725
    int gpgpu_max_insn_issue_per_warp;gpgpu_max_insn_issue_per_warp1284,42759
    int gpgpu_max_insn_issue_per_warp;shader_core_config::gpgpu_max_insn_issue_per_warp1284,42759
    int gpgpu_operand_collector_num_units_sp;gpgpu_operand_collector_num_units_sp1287,42818
    int gpgpu_operand_collector_num_units_sp;shader_core_config::gpgpu_operand_collector_num_units_sp1287,42818
    int gpgpu_operand_collector_num_units_sfu;gpgpu_operand_collector_num_units_sfu1288,42864
    int gpgpu_operand_collector_num_units_sfu;shader_core_config::gpgpu_operand_collector_num_units_sfu1288,42864
    int gpgpu_operand_collector_num_units_mem;gpgpu_operand_collector_num_units_mem1289,42911
    int gpgpu_operand_collector_num_units_mem;shader_core_config::gpgpu_operand_collector_num_units_mem1289,42911
    int gpgpu_operand_collector_num_units_gen;gpgpu_operand_collector_num_units_gen1290,42958
    int gpgpu_operand_collector_num_units_gen;shader_core_config::gpgpu_operand_collector_num_units_gen1290,42958
    unsigned int gpgpu_operand_collector_num_in_ports_sp;gpgpu_operand_collector_num_in_ports_sp1292,43006
    unsigned int gpgpu_operand_collector_num_in_ports_sp;shader_core_config::gpgpu_operand_collector_num_in_ports_sp1292,43006
    unsigned int gpgpu_operand_collector_num_in_ports_sfu;gpgpu_operand_collector_num_in_ports_sfu1293,43064
    unsigned int gpgpu_operand_collector_num_in_ports_sfu;shader_core_config::gpgpu_operand_collector_num_in_ports_sfu1293,43064
    unsigned int gpgpu_operand_collector_num_in_ports_mem;gpgpu_operand_collector_num_in_ports_mem1294,43123
    unsigned int gpgpu_operand_collector_num_in_ports_mem;shader_core_config::gpgpu_operand_collector_num_in_ports_mem1294,43123
    unsigned int gpgpu_operand_collector_num_in_ports_gen;gpgpu_operand_collector_num_in_ports_gen1295,43182
    unsigned int gpgpu_operand_collector_num_in_ports_gen;shader_core_config::gpgpu_operand_collector_num_in_ports_gen1295,43182
    unsigned int gpgpu_operand_collector_num_out_ports_sp;gpgpu_operand_collector_num_out_ports_sp1297,43242
    unsigned int gpgpu_operand_collector_num_out_ports_sp;shader_core_config::gpgpu_operand_collector_num_out_ports_sp1297,43242
    unsigned int gpgpu_operand_collector_num_out_ports_sfu;gpgpu_operand_collector_num_out_ports_sfu1298,43301
    unsigned int gpgpu_operand_collector_num_out_ports_sfu;shader_core_config::gpgpu_operand_collector_num_out_ports_sfu1298,43301
    unsigned int gpgpu_operand_collector_num_out_ports_mem;gpgpu_operand_collector_num_out_ports_mem1299,43361
    unsigned int gpgpu_operand_collector_num_out_ports_mem;shader_core_config::gpgpu_operand_collector_num_out_ports_mem1299,43361
    unsigned int gpgpu_operand_collector_num_out_ports_gen;gpgpu_operand_collector_num_out_ports_gen1300,43421
    unsigned int gpgpu_operand_collector_num_out_ports_gen;shader_core_config::gpgpu_operand_collector_num_out_ports_gen1300,43421
    int gpgpu_num_sp_units;gpgpu_num_sp_units1302,43482
    int gpgpu_num_sp_units;shader_core_config::gpgpu_num_sp_units1302,43482
    int gpgpu_num_sfu_units;gpgpu_num_sfu_units1303,43510
    int gpgpu_num_sfu_units;shader_core_config::gpgpu_num_sfu_units1303,43510
    int gpgpu_num_mem_units;gpgpu_num_mem_units1304,43539
    int gpgpu_num_mem_units;shader_core_config::gpgpu_num_mem_units1304,43539
    unsigned gpgpu_shader_registers;gpgpu_shader_registers1307,43597
    unsigned gpgpu_shader_registers;shader_core_config::gpgpu_shader_registers1307,43597
    int gpgpu_warpdistro_shader;gpgpu_warpdistro_shader1308,43634
    int gpgpu_warpdistro_shader;shader_core_config::gpgpu_warpdistro_shader1308,43634
    int gpgpu_warp_issue_shader;gpgpu_warp_issue_shader1309,43667
    int gpgpu_warp_issue_shader;shader_core_config::gpgpu_warp_issue_shader1309,43667
    unsigned gpgpu_num_reg_banks;gpgpu_num_reg_banks1310,43700
    unsigned gpgpu_num_reg_banks;shader_core_config::gpgpu_num_reg_banks1310,43700
    bool gpgpu_reg_bank_use_warp_id;gpgpu_reg_bank_use_warp_id1311,43734
    bool gpgpu_reg_bank_use_warp_id;shader_core_config::gpgpu_reg_bank_use_warp_id1311,43734
    bool gpgpu_local_mem_map;gpgpu_local_mem_map1312,43771
    bool gpgpu_local_mem_map;shader_core_config::gpgpu_local_mem_map1312,43771
    unsigned max_sp_latency;max_sp_latency1314,43806
    unsigned max_sp_latency;shader_core_config::max_sp_latency1314,43806
    unsigned max_sfu_latency;max_sfu_latency1315,43835
    unsigned max_sfu_latency;shader_core_config::max_sfu_latency1315,43835
    unsigned n_simt_cores_per_cluster;n_simt_cores_per_cluster1317,43870
    unsigned n_simt_cores_per_cluster;shader_core_config::n_simt_cores_per_cluster1317,43870
    unsigned n_simt_clusters;n_simt_clusters1318,43909
    unsigned n_simt_clusters;shader_core_config::n_simt_clusters1318,43909
    unsigned n_simt_ejection_buffer_size;n_simt_ejection_buffer_size1319,43939
    unsigned n_simt_ejection_buffer_size;shader_core_config::n_simt_ejection_buffer_size1319,43939
    unsigned ldst_unit_response_queue_size;ldst_unit_response_queue_size1320,43981
    unsigned ldst_unit_response_queue_size;shader_core_config::ldst_unit_response_queue_size1320,43981
    int simt_core_sim_order; simt_core_sim_order1322,44026
    int simt_core_sim_order; shader_core_config::simt_core_sim_order1322,44026
    unsigned mem2device(unsigned memid) const { return memid + n_simt_clusters; }mem2device1324,44061
    unsigned mem2device(unsigned memid) const { return memid + n_simt_clusters; }shader_core_config::mem2device1324,44061
struct shader_core_stats_pod {shader_core_stats_pod1327,44147
	void* shader_core_stats_pod_start[]; // DO NOT MOVE FROM THE TOP - spaceless pointer to the start of this structureshader_core_stats_pod_start1329,44179
	void* shader_core_stats_pod_start[]; // DO NOT MOVE FROM THE TOP - spaceless pointer to the start of this structureshader_core_stats_pod::shader_core_stats_pod_start1329,44179
	unsigned long long *shader_cycles;shader_cycles1330,44296
	unsigned long long *shader_cycles;shader_core_stats_pod::shader_cycles1330,44296
    unsigned *m_num_sim_insn; // number of scalar thread instructions committed by this shader corem_num_sim_insn1331,44332
    unsigned *m_num_sim_insn; // number of scalar thread instructions committed by this shader coreshader_core_stats_pod::m_num_sim_insn1331,44332
    unsigned *m_num_sim_winsn; // number of warp instructions committed by this shader corem_num_sim_winsn1332,44432
    unsigned *m_num_sim_winsn; // number of warp instructions committed by this shader coreshader_core_stats_pod::m_num_sim_winsn1332,44432
	unsigned *m_last_num_sim_insn;m_last_num_sim_insn1333,44524
	unsigned *m_last_num_sim_insn;shader_core_stats_pod::m_last_num_sim_insn1333,44524
	unsigned *m_last_num_sim_winsn;m_last_num_sim_winsn1334,44556
	unsigned *m_last_num_sim_winsn;shader_core_stats_pod::m_last_num_sim_winsn1334,44556
    unsigned *m_num_decoded_insn; // number of instructions decoded by this shader corem_num_decoded_insn1335,44589
    unsigned *m_num_decoded_insn; // number of instructions decoded by this shader coreshader_core_stats_pod::m_num_decoded_insn1335,44589
    float *m_pipeline_duty_cycle;m_pipeline_duty_cycle1336,44677
    float *m_pipeline_duty_cycle;shader_core_stats_pod::m_pipeline_duty_cycle1336,44677
    unsigned *m_num_FPdecoded_insn;m_num_FPdecoded_insn1337,44711
    unsigned *m_num_FPdecoded_insn;shader_core_stats_pod::m_num_FPdecoded_insn1337,44711
    unsigned *m_num_INTdecoded_insn;m_num_INTdecoded_insn1338,44747
    unsigned *m_num_INTdecoded_insn;shader_core_stats_pod::m_num_INTdecoded_insn1338,44747
    unsigned *m_num_storequeued_insn;m_num_storequeued_insn1339,44784
    unsigned *m_num_storequeued_insn;shader_core_stats_pod::m_num_storequeued_insn1339,44784
    unsigned *m_num_loadqueued_insn;m_num_loadqueued_insn1340,44822
    unsigned *m_num_loadqueued_insn;shader_core_stats_pod::m_num_loadqueued_insn1340,44822
    unsigned *m_num_ialu_acesses;m_num_ialu_acesses1341,44859
    unsigned *m_num_ialu_acesses;shader_core_stats_pod::m_num_ialu_acesses1341,44859
    unsigned *m_num_fp_acesses;m_num_fp_acesses1342,44893
    unsigned *m_num_fp_acesses;shader_core_stats_pod::m_num_fp_acesses1342,44893
    unsigned *m_num_imul_acesses;m_num_imul_acesses1343,44925
    unsigned *m_num_imul_acesses;shader_core_stats_pod::m_num_imul_acesses1343,44925
    unsigned *m_num_tex_inst;m_num_tex_inst1344,44959
    unsigned *m_num_tex_inst;shader_core_stats_pod::m_num_tex_inst1344,44959
    unsigned *m_num_fpmul_acesses;m_num_fpmul_acesses1345,44989
    unsigned *m_num_fpmul_acesses;shader_core_stats_pod::m_num_fpmul_acesses1345,44989
    unsigned *m_num_idiv_acesses;m_num_idiv_acesses1346,45024
    unsigned *m_num_idiv_acesses;shader_core_stats_pod::m_num_idiv_acesses1346,45024
    unsigned *m_num_fpdiv_acesses;m_num_fpdiv_acesses1347,45058
    unsigned *m_num_fpdiv_acesses;shader_core_stats_pod::m_num_fpdiv_acesses1347,45058
    unsigned *m_num_sp_acesses;m_num_sp_acesses1348,45093
    unsigned *m_num_sp_acesses;shader_core_stats_pod::m_num_sp_acesses1348,45093
    unsigned *m_num_sfu_acesses;m_num_sfu_acesses1349,45125
    unsigned *m_num_sfu_acesses;shader_core_stats_pod::m_num_sfu_acesses1349,45125
    unsigned *m_num_trans_acesses;m_num_trans_acesses1350,45158
    unsigned *m_num_trans_acesses;shader_core_stats_pod::m_num_trans_acesses1350,45158
    unsigned *m_num_mem_acesses;m_num_mem_acesses1351,45193
    unsigned *m_num_mem_acesses;shader_core_stats_pod::m_num_mem_acesses1351,45193
    unsigned *m_num_sp_committed;m_num_sp_committed1352,45226
    unsigned *m_num_sp_committed;shader_core_stats_pod::m_num_sp_committed1352,45226
    unsigned *m_num_tlb_hits;m_num_tlb_hits1353,45260
    unsigned *m_num_tlb_hits;shader_core_stats_pod::m_num_tlb_hits1353,45260
    unsigned *m_num_tlb_accesses;m_num_tlb_accesses1354,45290
    unsigned *m_num_tlb_accesses;shader_core_stats_pod::m_num_tlb_accesses1354,45290
    unsigned *m_num_sfu_committed;m_num_sfu_committed1355,45324
    unsigned *m_num_sfu_committed;shader_core_stats_pod::m_num_sfu_committed1355,45324
    unsigned *m_num_mem_committed;m_num_mem_committed1356,45359
    unsigned *m_num_mem_committed;shader_core_stats_pod::m_num_mem_committed1356,45359
    unsigned *m_read_regfile_acesses;m_read_regfile_acesses1357,45394
    unsigned *m_read_regfile_acesses;shader_core_stats_pod::m_read_regfile_acesses1357,45394
    unsigned *m_write_regfile_acesses;m_write_regfile_acesses1358,45432
    unsigned *m_write_regfile_acesses;shader_core_stats_pod::m_write_regfile_acesses1358,45432
    unsigned *m_non_rf_operands;m_non_rf_operands1359,45471
    unsigned *m_non_rf_operands;shader_core_stats_pod::m_non_rf_operands1359,45471
    unsigned *m_num_imul24_acesses;m_num_imul24_acesses1360,45504
    unsigned *m_num_imul24_acesses;shader_core_stats_pod::m_num_imul24_acesses1360,45504
    unsigned *m_num_imul32_acesses;m_num_imul32_acesses1361,45540
    unsigned *m_num_imul32_acesses;shader_core_stats_pod::m_num_imul32_acesses1361,45540
    unsigned *m_active_sp_lanes;m_active_sp_lanes1362,45576
    unsigned *m_active_sp_lanes;shader_core_stats_pod::m_active_sp_lanes1362,45576
    unsigned *m_active_sfu_lanes;m_active_sfu_lanes1363,45609
    unsigned *m_active_sfu_lanes;shader_core_stats_pod::m_active_sfu_lanes1363,45609
    unsigned *m_active_fu_lanes;m_active_fu_lanes1364,45643
    unsigned *m_active_fu_lanes;shader_core_stats_pod::m_active_fu_lanes1364,45643
    unsigned *m_active_fu_mem_lanes;m_active_fu_mem_lanes1365,45676
    unsigned *m_active_fu_mem_lanes;shader_core_stats_pod::m_active_fu_mem_lanes1365,45676
    unsigned *m_n_diverge;    // number of divergence occurring in this shaderm_n_diverge1366,45713
    unsigned *m_n_diverge;    // number of divergence occurring in this shadershader_core_stats_pod::m_n_diverge1366,45713
    unsigned gpgpu_n_load_insn;gpgpu_n_load_insn1367,45792
    unsigned gpgpu_n_load_insn;shader_core_stats_pod::gpgpu_n_load_insn1367,45792
    unsigned gpgpu_n_store_insn;gpgpu_n_store_insn1368,45824
    unsigned gpgpu_n_store_insn;shader_core_stats_pod::gpgpu_n_store_insn1368,45824
    unsigned gpgpu_n_shmem_insn;gpgpu_n_shmem_insn1369,45857
    unsigned gpgpu_n_shmem_insn;shader_core_stats_pod::gpgpu_n_shmem_insn1369,45857
    unsigned gpgpu_n_tex_insn;gpgpu_n_tex_insn1370,45890
    unsigned gpgpu_n_tex_insn;shader_core_stats_pod::gpgpu_n_tex_insn1370,45890
    unsigned gpgpu_n_const_insn;gpgpu_n_const_insn1371,45921
    unsigned gpgpu_n_const_insn;shader_core_stats_pod::gpgpu_n_const_insn1371,45921
    unsigned gpgpu_n_param_insn;gpgpu_n_param_insn1372,45954
    unsigned gpgpu_n_param_insn;shader_core_stats_pod::gpgpu_n_param_insn1372,45954
    unsigned gpgpu_n_shmem_bkconflict;gpgpu_n_shmem_bkconflict1373,45987
    unsigned gpgpu_n_shmem_bkconflict;shader_core_stats_pod::gpgpu_n_shmem_bkconflict1373,45987
    unsigned gpgpu_n_cache_bkconflict;gpgpu_n_cache_bkconflict1374,46026
    unsigned gpgpu_n_cache_bkconflict;shader_core_stats_pod::gpgpu_n_cache_bkconflict1374,46026
    int      gpgpu_n_intrawarp_mshr_merge;gpgpu_n_intrawarp_mshr_merge1375,46065
    int      gpgpu_n_intrawarp_mshr_merge;shader_core_stats_pod::gpgpu_n_intrawarp_mshr_merge1375,46065
    unsigned gpgpu_n_cmem_portconflict;gpgpu_n_cmem_portconflict1376,46108
    unsigned gpgpu_n_cmem_portconflict;shader_core_stats_pod::gpgpu_n_cmem_portconflict1376,46108
    unsigned gpu_stall_shd_mem_breakdown[N_MEM_STAGE_ACCESS_TYPE][N_MEM_STAGE_STALL_TYPE];gpu_stall_shd_mem_breakdown1377,46148
    unsigned gpu_stall_shd_mem_breakdown[N_MEM_STAGE_ACCESS_TYPE][N_MEM_STAGE_STALL_TYPE];shader_core_stats_pod::gpu_stall_shd_mem_breakdown1377,46148
    unsigned gpu_reg_bank_conflict_stalls;gpu_reg_bank_conflict_stalls1378,46239
    unsigned gpu_reg_bank_conflict_stalls;shader_core_stats_pod::gpu_reg_bank_conflict_stalls1378,46239
    unsigned *shader_cycle_distro;shader_cycle_distro1379,46282
    unsigned *shader_cycle_distro;shader_core_stats_pod::shader_cycle_distro1379,46282
    unsigned *last_shader_cycle_distro;last_shader_cycle_distro1380,46317
    unsigned *last_shader_cycle_distro;shader_core_stats_pod::last_shader_cycle_distro1380,46317
    unsigned *num_warps_issuable;num_warps_issuable1381,46357
    unsigned *num_warps_issuable;shader_core_stats_pod::num_warps_issuable1381,46357
    unsigned gpgpu_n_stall_shd_mem;gpgpu_n_stall_shd_mem1382,46391
    unsigned gpgpu_n_stall_shd_mem;shader_core_stats_pod::gpgpu_n_stall_shd_mem1382,46391
    int gpgpu_n_mem_read_local;gpgpu_n_mem_read_local1385,46463
    int gpgpu_n_mem_read_local;shader_core_stats_pod::gpgpu_n_mem_read_local1385,46463
    int gpgpu_n_mem_write_local;gpgpu_n_mem_write_local1386,46495
    int gpgpu_n_mem_write_local;shader_core_stats_pod::gpgpu_n_mem_write_local1386,46495
    int gpgpu_n_mem_texture;gpgpu_n_mem_texture1387,46528
    int gpgpu_n_mem_texture;shader_core_stats_pod::gpgpu_n_mem_texture1387,46528
    int gpgpu_n_mem_const;gpgpu_n_mem_const1388,46557
    int gpgpu_n_mem_const;shader_core_stats_pod::gpgpu_n_mem_const1388,46557
    int gpgpu_n_mem_read_global;gpgpu_n_mem_read_global1389,46584
    int gpgpu_n_mem_read_global;shader_core_stats_pod::gpgpu_n_mem_read_global1389,46584
    int gpgpu_n_mem_write_global;gpgpu_n_mem_write_global1390,46617
    int gpgpu_n_mem_write_global;shader_core_stats_pod::gpgpu_n_mem_write_global1390,46617
    int gpgpu_n_mem_read_inst;gpgpu_n_mem_read_inst1391,46651
    int gpgpu_n_mem_read_inst;shader_core_stats_pod::gpgpu_n_mem_read_inst1391,46651
    int gpgpu_n_mem_l2_writeback;gpgpu_n_mem_l2_writeback1393,46687
    int gpgpu_n_mem_l2_writeback;shader_core_stats_pod::gpgpu_n_mem_l2_writeback1393,46687
    int gpgpu_n_mem_l1_write_allocate; gpgpu_n_mem_l1_write_allocate1394,46721
    int gpgpu_n_mem_l1_write_allocate; shader_core_stats_pod::gpgpu_n_mem_l1_write_allocate1394,46721
    int gpgpu_n_mem_l2_write_allocate;gpgpu_n_mem_l2_write_allocate1395,46761
    int gpgpu_n_mem_l2_write_allocate;shader_core_stats_pod::gpgpu_n_mem_l2_write_allocate1395,46761
    unsigned made_write_mfs;made_write_mfs1397,46801
    unsigned made_write_mfs;shader_core_stats_pod::made_write_mfs1397,46801
    unsigned made_read_mfs;made_read_mfs1398,46830
    unsigned made_read_mfs;shader_core_stats_pod::made_read_mfs1398,46830
    unsigned *gpgpu_n_shmem_bank_access;gpgpu_n_shmem_bank_access1400,46859
    unsigned *gpgpu_n_shmem_bank_access;shader_core_stats_pod::gpgpu_n_shmem_bank_access1400,46859
    long *n_simt_to_mem; // Interconnect power statsn_simt_to_mem1401,46900
    long *n_simt_to_mem; // Interconnect power statsshader_core_stats_pod::n_simt_to_mem1401,46900
    long *n_mem_to_simt;n_mem_to_simt1402,46953
    long *n_mem_to_simt;shader_core_stats_pod::n_mem_to_simt1402,46953
class shader_core_stats : public shader_core_stats_pod {shader_core_stats1405,46982
    shader_core_stats( const shader_core_config *config )shader_core_stats1407,47047
    shader_core_stats( const shader_core_config *config )shader_core_stats::shader_core_stats1407,47047
    ~shader_core_stats()~shader_core_stats1464,51286
    ~shader_core_stats()shader_core_stats::~shader_core_stats1464,51286
    void new_grid()new_grid1475,51573
    void new_grid()shader_core_stats::new_grid1475,51573
    void event_warp_issued( unsigned s_id, unsigned warp_id, unsigned num_issued, unsigned dynamic_warp_id );event_warp_issued1479,51606
    void event_warp_issued( unsigned s_id, unsigned warp_id, unsigned num_issued, unsigned dynamic_warp_id );shader_core_stats::event_warp_issued1479,51606
    void visualizer_print( gzFile visualizer_file );visualizer_print1481,51717
    void visualizer_print( gzFile visualizer_file );shader_core_stats::visualizer_print1481,51717
    void print( FILE *fout ) const;print1483,51771
    void print( FILE *fout ) const;shader_core_stats::print1483,51771
    const std::vector< std::vector<unsigned> >& get_dynamic_warp_issue() constget_dynamic_warp_issue1485,51808
    const std::vector< std::vector<unsigned> >& get_dynamic_warp_issue() constshader_core_stats::get_dynamic_warp_issue1485,51808
    const std::vector< std::vector<unsigned> >& get_warp_slot_issue() constget_warp_slot_issue1490,51951
    const std::vector< std::vector<unsigned> >& get_warp_slot_issue() constshader_core_stats::get_warp_slot_issue1490,51951
    const shader_core_config *m_config;m_config1496,52097
    const shader_core_config *m_config;shader_core_stats::m_config1496,52097
    traffic_breakdown *m_outgoing_traffic_stats; // core to memory partitionsm_outgoing_traffic_stats1498,52138
    traffic_breakdown *m_outgoing_traffic_stats; // core to memory partitionsshader_core_stats::m_outgoing_traffic_stats1498,52138
    traffic_breakdown *m_incoming_traffic_stats; // memory partition to core m_incoming_traffic_stats1499,52216
    traffic_breakdown *m_incoming_traffic_stats; // memory partition to core shader_core_stats::m_incoming_traffic_stats1499,52216
    std::vector< std::vector<unsigned> > m_shader_dynamic_warp_issue_distro;m_shader_dynamic_warp_issue_distro1502,52356
    std::vector< std::vector<unsigned> > m_shader_dynamic_warp_issue_distro;shader_core_stats::m_shader_dynamic_warp_issue_distro1502,52356
    std::vector<unsigned> m_last_shader_dynamic_warp_issue_distro;m_last_shader_dynamic_warp_issue_distro1503,52433
    std::vector<unsigned> m_last_shader_dynamic_warp_issue_distro;shader_core_stats::m_last_shader_dynamic_warp_issue_distro1503,52433
    std::vector< std::vector<unsigned> > m_shader_warp_slot_issue_distro;m_shader_warp_slot_issue_distro1504,52500
    std::vector< std::vector<unsigned> > m_shader_warp_slot_issue_distro;shader_core_stats::m_shader_warp_slot_issue_distro1504,52500
    std::vector<unsigned> m_last_shader_warp_slot_issue_distro;m_last_shader_warp_slot_issue_distro1505,52574
    std::vector<unsigned> m_last_shader_warp_slot_issue_distro;shader_core_stats::m_last_shader_warp_slot_issue_distro1505,52574
class shader_core_mem_fetch_allocator : public mem_fetch_allocator {shader_core_mem_fetch_allocator1516,52885
    shader_core_mem_fetch_allocator( unsigned core_id, unsigned cluster_id, const memory_config *config )shader_core_mem_fetch_allocator1518,52962
    shader_core_mem_fetch_allocator( unsigned core_id, unsigned cluster_id, const memory_config *config )shader_core_mem_fetch_allocator::shader_core_mem_fetch_allocator1518,52962
    mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const alloc1524,53169
    mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const shader_core_mem_fetch_allocator::alloc1524,53169
    mem_fetch *alloc( const warp_inst_t &inst, const mem_access_t &access ) constalloc1537,53579
    mem_fetch *alloc( const warp_inst_t &inst, const mem_access_t &access ) constshader_core_mem_fetch_allocator::alloc1537,53579
    unsigned m_core_id;m_core_id1551,54143
    unsigned m_core_id;shader_core_mem_fetch_allocator::m_core_id1551,54143
    unsigned m_cluster_id;m_cluster_id1552,54167
    unsigned m_cluster_id;shader_core_mem_fetch_allocator::m_cluster_id1552,54167
    const memory_config *m_memory_config;m_memory_config1553,54194
    const memory_config *m_memory_config;shader_core_mem_fetch_allocator::m_memory_config1553,54194
class shader_core_ctx : public core_t {shader_core_ctx1556,54240
    shader_core_ctx( class gpgpu_sim *gpu,shader_core_ctx1559,54304
    shader_core_ctx( class gpgpu_sim *gpu,shader_core_ctx::shader_core_ctx1559,54304
    void cycle();cycle1569,54701
    void cycle();shader_core_ctx::cycle1569,54701
    void reinit(unsigned start_thread, unsigned end_thread, bool reset_not_completed );reinit1570,54719
    void reinit(unsigned start_thread, unsigned end_thread, bool reset_not_completed );shader_core_ctx::reinit1570,54719
    void issue_block2core( class kernel_info_t &kernel );issue_block2core1571,54807
    void issue_block2core( class kernel_info_t &kernel );shader_core_ctx::issue_block2core1571,54807
    void cache_flush();cache_flush1572,54865
    void cache_flush();shader_core_ctx::cache_flush1572,54865
    void accept_fetch_response( mem_fetch *mf );accept_fetch_response1573,54889
    void accept_fetch_response( mem_fetch *mf );shader_core_ctx::accept_fetch_response1573,54889
    void accept_ldst_unit_response( class mem_fetch * mf );accept_ldst_unit_response1574,54938
    void accept_ldst_unit_response( class mem_fetch * mf );shader_core_ctx::accept_ldst_unit_response1574,54938
    void set_kernel( kernel_info_t *k ) set_kernel1575,54998
    void set_kernel( kernel_info_t *k ) shader_core_ctx::set_kernel1575,54998
    bool fetch_unit_response_buffer_full() const;fetch_unit_response_buffer_full1585,55284
    bool fetch_unit_response_buffer_full() const;shader_core_ctx::fetch_unit_response_buffer_full1585,55284
    bool ldst_unit_response_buffer_full() const;ldst_unit_response_buffer_full1586,55334
    bool ldst_unit_response_buffer_full() const;shader_core_ctx::ldst_unit_response_buffer_full1586,55334
    unsigned get_not_completed() const { return m_not_completed; }get_not_completed1587,55383
    unsigned get_not_completed() const { return m_not_completed; }shader_core_ctx::get_not_completed1587,55383
    unsigned get_n_active_cta() const { return m_n_active_cta; }get_n_active_cta1588,55450
    unsigned get_n_active_cta() const { return m_n_active_cta; }shader_core_ctx::get_n_active_cta1588,55450
    unsigned isactive() const {if(m_n_active_cta>0) return 1; else return 0;}isactive1589,55515
    unsigned isactive() const {if(m_n_active_cta>0) return 1; else return 0;}shader_core_ctx::isactive1589,55515
    kernel_info_t *get_kernel() { return m_kernel; }get_kernel1590,55593
    kernel_info_t *get_kernel() { return m_kernel; }shader_core_ctx::get_kernel1590,55593
    unsigned get_sid() const {return m_sid;}get_sid1591,55646
    unsigned get_sid() const {return m_sid;}shader_core_ctx::get_sid1591,55646
    virtual void warp_exit( unsigned warp_id );warp_exit1595,55743
    virtual void warp_exit( unsigned warp_id );shader_core_ctx::warp_exit1595,55743
    virtual bool warp_waiting_at_barrier( unsigned warp_id ) const;warp_waiting_at_barrier1598,55813
    virtual bool warp_waiting_at_barrier( unsigned warp_id ) const;shader_core_ctx::warp_waiting_at_barrier1598,55813
    void get_pdom_stack_top_info( unsigned tid, unsigned *pc, unsigned *rpc ) const;get_pdom_stack_top_info1599,55881
    void get_pdom_stack_top_info( unsigned tid, unsigned *pc, unsigned *rpc ) const;shader_core_ctx::get_pdom_stack_top_info1599,55881
    void mem_instruction_stats(const warp_inst_t &inst);mem_instruction_stats1603,56029
    void mem_instruction_stats(const warp_inst_t &inst);shader_core_ctx::mem_instruction_stats1603,56029
    void decrement_atomic_count( unsigned wid, unsigned n );decrement_atomic_count1604,56086
    void decrement_atomic_count( unsigned wid, unsigned n );shader_core_ctx::decrement_atomic_count1604,56086
    void inc_store_req( unsigned warp_id) { m_warp[warp_id].inc_store_req(); }inc_store_req1605,56147
    void inc_store_req( unsigned warp_id) { m_warp[warp_id].inc_store_req(); }shader_core_ctx::inc_store_req1605,56147
    void dec_inst_in_pipeline( unsigned warp_id ) { m_warp[warp_id].dec_inst_in_pipeline(); } // also used in writeback()dec_inst_in_pipeline1606,56226
    void dec_inst_in_pipeline( unsigned warp_id ) { m_warp[warp_id].dec_inst_in_pipeline(); } // also used in writeback()shader_core_ctx::dec_inst_in_pipeline1606,56226
    void store_ack( class mem_fetch *mf );store_ack1607,56348
    void store_ack( class mem_fetch *mf );shader_core_ctx::store_ack1607,56348
    bool warp_waiting_at_mem_barrier( unsigned warp_id );warp_waiting_at_mem_barrier1608,56391
    bool warp_waiting_at_mem_barrier( unsigned warp_id );shader_core_ctx::warp_waiting_at_mem_barrier1608,56391
    void set_max_cta( const kernel_info_t &kernel );set_max_cta1609,56449
    void set_max_cta( const kernel_info_t &kernel );shader_core_ctx::set_max_cta1609,56449
    void warp_inst_complete(const warp_inst_t &inst);warp_inst_complete1610,56502
    void warp_inst_complete(const warp_inst_t &inst);shader_core_ctx::warp_inst_complete1610,56502
    std::list<unsigned> get_regs_written( const inst_t &fvt ) const;get_regs_written1613,56578
    std::list<unsigned> get_regs_written( const inst_t &fvt ) const;shader_core_ctx::get_regs_written1613,56578
    const shader_core_config *get_config() const { return m_config; }get_config1614,56647
    const shader_core_config *get_config() const { return m_config; }shader_core_ctx::get_config1614,56647
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses );print_cache_stats1615,56717
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses );shader_core_ctx::print_cache_stats1615,56717
    void get_cache_stats(cache_stats &cs);get_cache_stats1617,56804
    void get_cache_stats(cache_stats &cs);shader_core_ctx::get_cache_stats1617,56804
    void get_L1I_sub_stats(struct cache_sub_stats &css) const;get_L1I_sub_stats1618,56847
    void get_L1I_sub_stats(struct cache_sub_stats &css) const;shader_core_ctx::get_L1I_sub_stats1618,56847
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;get_L1D_sub_stats1619,56910
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;shader_core_ctx::get_L1D_sub_stats1619,56910
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;get_L1C_sub_stats1620,56973
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;shader_core_ctx::get_L1C_sub_stats1620,56973
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;get_L1T_sub_stats1621,57036
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;shader_core_ctx::get_L1T_sub_stats1621,57036
    void get_icnt_power_stats(long &n_simt_to_mem, long &n_mem_to_simt) const;get_icnt_power_stats1623,57100
    void get_icnt_power_stats(long &n_simt_to_mem, long &n_mem_to_simt) const;shader_core_ctx::get_icnt_power_stats1623,57100
    void display_simt_state(FILE *fout, int mask ) const;display_simt_state1626,57190
    void display_simt_state(FILE *fout, int mask ) const;shader_core_ctx::display_simt_state1626,57190
    void display_pipeline( FILE *fout, int print_mem, int mask3bit ) const;display_pipeline1627,57248
    void display_pipeline( FILE *fout, int print_mem, int mask3bit ) const;shader_core_ctx::display_pipeline1627,57248
    void incload_stat() {m_stats->m_num_loadqueued_insn[m_sid]++;}incload_stat1629,57325
    void incload_stat() {m_stats->m_num_loadqueued_insn[m_sid]++;}shader_core_ctx::incload_stat1629,57325
    void incstore_stat() {m_stats->m_num_storequeued_insn[m_sid]++;}incstore_stat1630,57392
    void incstore_stat() {m_stats->m_num_storequeued_insn[m_sid]++;}shader_core_ctx::incstore_stat1630,57392
    void incialu_stat(unsigned active_count,double latency) {incialu_stat1631,57461
    void incialu_stat(unsigned active_count,double latency) {shader_core_ctx::incialu_stat1631,57461
    void inctex_stat(unsigned active_count,double latency){inctex_stat1639,57847
    void inctex_stat(unsigned active_count,double latency){shader_core_ctx::inctex_stat1639,57847
    void incimul_stat(unsigned active_count,double latency) {incimul_stat1642,58002
    void incimul_stat(unsigned active_count,double latency) {shader_core_ctx::incimul_stat1642,58002
    void incimul24_stat(unsigned active_count,double latency) {incimul24_stat1650,58388
    void incimul24_stat(unsigned active_count,double latency) {shader_core_ctx::incimul24_stat1650,58388
	 void incimul32_stat(unsigned active_count,double latency) {incimul32_stat1658,58785
	 void incimul32_stat(unsigned active_count,double latency) {shader_core_ctx::incimul32_stat1658,58785
	 void incidiv_stat(unsigned active_count,double latency) {incidiv_stat1667,59230
	 void incidiv_stat(unsigned active_count,double latency) {shader_core_ctx::incidiv_stat1667,59230
	 void incfpalu_stat(unsigned active_count,double latency) {incfpalu_stat1675,59606
	 void incfpalu_stat(unsigned active_count,double latency) {shader_core_ctx::incfpalu_stat1675,59606
	 void incfpmul_stat(unsigned active_count,double latency) {incfpmul_stat1683,59982
	 void incfpmul_stat(unsigned active_count,double latency) {shader_core_ctx::incfpmul_stat1683,59982
	 void incfpdiv_stat(unsigned active_count,double latency) {incfpdiv_stat1692,60419
	 void incfpdiv_stat(unsigned active_count,double latency) {shader_core_ctx::incfpdiv_stat1692,60419
	 void inctrans_stat(unsigned active_count,double latency) {inctrans_stat1700,60799
	 void inctrans_stat(unsigned active_count,double latency) {shader_core_ctx::inctrans_stat1700,60799
	 void incsfu_stat(unsigned active_count,double latency) {m_stats->m_num_sfu_acesses[m_sid]=m_stats->m_num_sfu_acesses[m_sid]+active_count*latency;}incsfu_stat1709,61179
	 void incsfu_stat(unsigned active_count,double latency) {m_stats->m_num_sfu_acesses[m_sid]=m_stats->m_num_sfu_acesses[m_sid]+active_count*latency;}shader_core_ctx::incsfu_stat1709,61179
	 void incsp_stat(unsigned active_count,double latency) {m_stats->m_num_sp_acesses[m_sid]=m_stats->m_num_sp_acesses[m_sid]+active_count*latency;}incsp_stat1710,61328
	 void incsp_stat(unsigned active_count,double latency) {m_stats->m_num_sp_acesses[m_sid]=m_stats->m_num_sp_acesses[m_sid]+active_count*latency;}shader_core_ctx::incsp_stat1710,61328
	 void incmem_stat(unsigned active_count,double latency) {incmem_stat1711,61474
	 void incmem_stat(unsigned active_count,double latency) {shader_core_ctx::incmem_stat1711,61474
	 void incexecstat(warp_inst_t *&inst);incexecstat1719,61849
	 void incexecstat(warp_inst_t *&inst);shader_core_ctx::incexecstat1719,61849
	 void incregfile_reads(unsigned active_count) {m_stats->m_read_regfile_acesses[m_sid]=m_stats->m_read_regfile_acesses[m_sid]+active_count;}incregfile_reads1721,61890
	 void incregfile_reads(unsigned active_count) {m_stats->m_read_regfile_acesses[m_sid]=m_stats->m_read_regfile_acesses[m_sid]+active_count;}shader_core_ctx::incregfile_reads1721,61890
	 void incregfile_writes(unsigned active_count){m_stats->m_write_regfile_acesses[m_sid]=m_stats->m_write_regfile_acesses[m_sid]+active_count;}incregfile_writes1722,62031
	 void incregfile_writes(unsigned active_count){m_stats->m_write_regfile_acesses[m_sid]=m_stats->m_write_regfile_acesses[m_sid]+active_count;}shader_core_ctx::incregfile_writes1722,62031
	 void incnon_rf_operands(unsigned active_count){m_stats->m_non_rf_operands[m_sid]=m_stats->m_non_rf_operands[m_sid]+active_count;}incnon_rf_operands1723,62174
	 void incnon_rf_operands(unsigned active_count){m_stats->m_non_rf_operands[m_sid]=m_stats->m_non_rf_operands[m_sid]+active_count;}shader_core_ctx::incnon_rf_operands1723,62174
	 void incspactivelanes_stat(unsigned active_count) {m_stats->m_active_sp_lanes[m_sid]=m_stats->m_active_sp_lanes[m_sid]+active_count;}incspactivelanes_stat1725,62307
	 void incspactivelanes_stat(unsigned active_count) {m_stats->m_active_sp_lanes[m_sid]=m_stats->m_active_sp_lanes[m_sid]+active_count;}shader_core_ctx::incspactivelanes_stat1725,62307
	 void incsfuactivelanes_stat(unsigned active_count) {m_stats->m_active_sfu_lanes[m_sid]=m_stats->m_active_sfu_lanes[m_sid]+active_count;}incsfuactivelanes_stat1726,62443
	 void incsfuactivelanes_stat(unsigned active_count) {m_stats->m_active_sfu_lanes[m_sid]=m_stats->m_active_sfu_lanes[m_sid]+active_count;}shader_core_ctx::incsfuactivelanes_stat1726,62443
	 void incfuactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_lanes[m_sid]=m_stats->m_active_fu_lanes[m_sid]+active_count;}incfuactivelanes_stat1727,62582
	 void incfuactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_lanes[m_sid]=m_stats->m_active_fu_lanes[m_sid]+active_count;}shader_core_ctx::incfuactivelanes_stat1727,62582
	 void incfumemactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_mem_lanes[m_sid]=m_stats->m_active_fu_mem_lanes[m_sid]+active_count;}incfumemactivelanes_stat1728,62718
	 void incfumemactivelanes_stat(unsigned active_count) {m_stats->m_active_fu_mem_lanes[m_sid]=m_stats->m_active_fu_mem_lanes[m_sid]+active_count;}shader_core_ctx::incfumemactivelanes_stat1728,62718
	 void inc_simt_to_mem(unsigned n_flits){ m_stats->n_simt_to_mem[m_sid] += n_flits; }inc_simt_to_mem1730,62866
	 void inc_simt_to_mem(unsigned n_flits){ m_stats->n_simt_to_mem[m_sid] += n_flits; }shader_core_ctx::inc_simt_to_mem1730,62866
	 unsigned inactive_lanes_accesses_sfu(unsigned active_count,double latency){inactive_lanes_accesses_sfu1733,62962
	 unsigned inactive_lanes_accesses_sfu(unsigned active_count,double latency){shader_core_ctx::inactive_lanes_accesses_sfu1733,62962
	 unsigned inactive_lanes_accesses_nonsfu(unsigned active_count,double latency){inactive_lanes_accesses_nonsfu1736,63165
	 unsigned inactive_lanes_accesses_nonsfu(unsigned active_count,double latency){shader_core_ctx::inactive_lanes_accesses_nonsfu1736,63165
    int test_res_bus(int latency);test_res_bus1740,63300
    int test_res_bus(int latency);shader_core_ctx::test_res_bus1740,63300
    void init_warps(unsigned cta_id, unsigned start_thread, unsigned end_thread);init_warps1741,63335
    void init_warps(unsigned cta_id, unsigned start_thread, unsigned end_thread);shader_core_ctx::init_warps1741,63335
    virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid);checkExecutionStatusAndUpdate1742,63417
    virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid);shader_core_ctx::checkExecutionStatusAndUpdate1742,63417
    address_type next_pc( int tid ) const;next_pc1743,63510
    address_type next_pc( int tid ) const;shader_core_ctx::next_pc1743,63510
    void fetch();fetch1744,63553
    void fetch();shader_core_ctx::fetch1744,63553
    void register_cta_thread_exit( unsigned cta_num );register_cta_thread_exit1745,63571
    void register_cta_thread_exit( unsigned cta_num );shader_core_ctx::register_cta_thread_exit1745,63571
    void decode();decode1747,63627
    void decode();shader_core_ctx::decode1747,63627
    void issue();issue1749,63651
    void issue();shader_core_ctx::issue1749,63651
    void issue_warp( register_set& warp, const warp_inst_t *pI, const active_mask_t &active_mask, unsigned warp_id );issue_warp1753,63826
    void issue_warp( register_set& warp, const warp_inst_t *pI, const active_mask_t &active_mask, unsigned warp_id );shader_core_ctx::issue_warp1753,63826
    void func_exec_inst( warp_inst_t &inst );func_exec_inst1754,63944
    void func_exec_inst( warp_inst_t &inst );shader_core_ctx::func_exec_inst1754,63944
    unsigned translate_local_memaddr( address_type localaddr, unsigned tid, unsigned num_shader, unsigned datasize, new_addr_type* translated_addrs );translate_local_memaddr1757,64048
    unsigned translate_local_memaddr( address_type localaddr, unsigned tid, unsigned num_shader, unsigned datasize, new_addr_type* translated_addrs );shader_core_ctx::translate_local_memaddr1757,64048
    void read_operands();read_operands1759,64200
    void read_operands();shader_core_ctx::read_operands1759,64200
    void execute();execute1761,64231
    void execute();shader_core_ctx::execute1761,64231
    void writeback();writeback1763,64256
    void writeback();shader_core_ctx::writeback1763,64256
    void dump_warp_state( FILE *fout ) const;dump_warp_state1766,64318
    void dump_warp_state( FILE *fout ) const;shader_core_ctx::dump_warp_state1766,64318
    void print_stage(unsigned int stage, FILE *fout) const;print_stage1767,64364
    void print_stage(unsigned int stage, FILE *fout) const;shader_core_ctx::print_stage1767,64364
    unsigned long long m_last_inst_gpu_sim_cycle;m_last_inst_gpu_sim_cycle1768,64424
    unsigned long long m_last_inst_gpu_sim_cycle;shader_core_ctx::m_last_inst_gpu_sim_cycle1768,64424
    unsigned long long m_last_inst_gpu_tot_sim_cycle;m_last_inst_gpu_tot_sim_cycle1769,64474
    unsigned long long m_last_inst_gpu_tot_sim_cycle;shader_core_ctx::m_last_inst_gpu_tot_sim_cycle1769,64474
    unsigned m_sid; // shader idm_sid1772,64556
    unsigned m_sid; // shader idshader_core_ctx::m_sid1772,64556
    unsigned m_tpc; // texture processor cluster id (aka, node id when using interconnect concentration)m_tpc1773,64589
    unsigned m_tpc; // texture processor cluster id (aka, node id when using interconnect concentration)shader_core_ctx::m_tpc1773,64589
    const shader_core_config *m_config;m_config1774,64694
    const shader_core_config *m_config;shader_core_ctx::m_config1774,64694
    const memory_config *m_memory_config;m_memory_config1775,64734
    const memory_config *m_memory_config;shader_core_ctx::m_memory_config1775,64734
    class simt_core_cluster *m_cluster;m_cluster1776,64776
    class simt_core_cluster *m_cluster;shader_core_ctx::m_cluster1776,64776
    shader_core_stats *m_stats;m_stats1779,64836
    shader_core_stats *m_stats;shader_core_ctx::m_stats1779,64836
    unsigned m_n_active_cta; // number of Cooperative Thread Arrays (blocks) currently running on this shader.m_n_active_cta1782,64920
    unsigned m_n_active_cta; // number of Cooperative Thread Arrays (blocks) currently running on this shader.shader_core_ctx::m_n_active_cta1782,64920
    unsigned m_cta_status[MAX_CTA_PER_SHADER]; // CTAs status m_cta_status1783,65031
    unsigned m_cta_status[MAX_CTA_PER_SHADER]; // CTAs status shader_core_ctx::m_cta_status1783,65031
    unsigned m_not_completed; // number of threads to be completed (==0 when all thread on this core completed) m_not_completed1784,65094
    unsigned m_not_completed; // number of threads to be completed (==0 when all thread on this core completed) shader_core_ctx::m_not_completed1784,65094
    std::bitset<MAX_THREAD_PER_SM> m_active_threads;m_active_threads1785,65207
    std::bitset<MAX_THREAD_PER_SM> m_active_threads;shader_core_ctx::m_active_threads1785,65207
    thread_ctx_t             *m_threadState;m_threadState1788,65289
    thread_ctx_t             *m_threadState;shader_core_ctx::m_threadState1788,65289
    mem_fetch_interface *m_icnt;m_icnt1791,65369
    mem_fetch_interface *m_icnt;shader_core_ctx::m_icnt1791,65369
    shader_core_mem_fetch_allocator *m_mem_fetch_allocator;m_mem_fetch_allocator1792,65402
    shader_core_mem_fetch_allocator *m_mem_fetch_allocator;shader_core_ctx::m_mem_fetch_allocator1792,65402
    read_only_cache *m_L1I; // instruction cachem_L1I1795,65480
    read_only_cache *m_L1I; // instruction cacheshader_core_ctx::m_L1I1795,65480
    int  m_last_warp_fetched;m_last_warp_fetched1796,65529
    int  m_last_warp_fetched;shader_core_ctx::m_last_warp_fetched1796,65529
    std::vector<shd_warp_t>   m_warp;   // per warp information arraym_warp1799,65583
    std::vector<shd_warp_t>   m_warp;   // per warp information arrayshader_core_ctx::m_warp1799,65583
    barrier_set_t             m_barriers;m_barriers1800,65653
    barrier_set_t             m_barriers;shader_core_ctx::m_barriers1800,65653
    ifetch_buffer_t           m_inst_fetch_buffer;m_inst_fetch_buffer1801,65695
    ifetch_buffer_t           m_inst_fetch_buffer;shader_core_ctx::m_inst_fetch_buffer1801,65695
    std::vector<register_set> m_pipeline_reg;m_pipeline_reg1802,65746
    std::vector<register_set> m_pipeline_reg;shader_core_ctx::m_pipeline_reg1802,65746
    Scoreboard               *m_scoreboard;m_scoreboard1803,65792
    Scoreboard               *m_scoreboard;shader_core_ctx::m_scoreboard1803,65792
    opndcoll_rfu_t            m_operand_collector;m_operand_collector1804,65836
    opndcoll_rfu_t            m_operand_collector;shader_core_ctx::m_operand_collector1804,65836
    std::vector<scheduler_unit*>  schedulers;schedulers1807,65903
    std::vector<scheduler_unit*>  schedulers;shader_core_ctx::schedulers1807,65903
    unsigned m_num_function_units;m_num_function_units1810,65965
    unsigned m_num_function_units;shader_core_ctx::m_num_function_units1810,65965
    std::vector<pipeline_stage_name_t> m_dispatch_port;m_dispatch_port1811,66000
    std::vector<pipeline_stage_name_t> m_dispatch_port;shader_core_ctx::m_dispatch_port1811,66000
    std::vector<pipeline_stage_name_t> m_issue_port;m_issue_port1812,66056
    std::vector<pipeline_stage_name_t> m_issue_port;shader_core_ctx::m_issue_port1812,66056
    std::vector<simd_function_unit*> m_fu; // stallable pipelines should be last in this arraym_fu1813,66109
    std::vector<simd_function_unit*> m_fu; // stallable pipelines should be last in this arrayshader_core_ctx::m_fu1813,66109
    ldst_unit *m_ldst_unit;m_ldst_unit1814,66204
    ldst_unit *m_ldst_unit;shader_core_ctx::m_ldst_unit1814,66204
    static const unsigned MAX_ALU_LATENCY = 512;MAX_ALU_LATENCY1815,66232
    static const unsigned MAX_ALU_LATENCY = 512;shader_core_ctx::MAX_ALU_LATENCY1815,66232
    unsigned num_result_bus;num_result_bus1816,66281
    unsigned num_result_bus;shader_core_ctx::num_result_bus1816,66281
    std::vector< std::bitset<MAX_ALU_LATENCY>* > m_result_bus;m_result_bus1817,66310
    std::vector< std::bitset<MAX_ALU_LATENCY>* > m_result_bus;shader_core_ctx::m_result_bus1817,66310
    unsigned kernel_max_cta_per_shader;kernel_max_cta_per_shader1820,66438
    unsigned kernel_max_cta_per_shader;shader_core_ctx::kernel_max_cta_per_shader1820,66438
    unsigned kernel_padded_threads_per_cta;kernel_padded_threads_per_cta1821,66478
    unsigned kernel_padded_threads_per_cta;shader_core_ctx::kernel_padded_threads_per_cta1821,66478
    unsigned m_dynamic_warp_id;m_dynamic_warp_id1826,66789
    unsigned m_dynamic_warp_id;shader_core_ctx::m_dynamic_warp_id1826,66789
class simt_core_cluster {simt_core_cluster1829,66825
    simt_core_cluster( class gpgpu_sim *gpu, simt_core_cluster1831,66859
    simt_core_cluster( class gpgpu_sim *gpu, simt_core_cluster::simt_core_cluster1831,66859
    void core_cycle();core_cycle1838,67177
    void core_cycle();simt_core_cluster::core_cycle1838,67177
    void icnt_cycle();icnt_cycle1839,67200
    void icnt_cycle();simt_core_cluster::icnt_cycle1839,67200
    void reinit();reinit1841,67224
    void reinit();simt_core_cluster::reinit1841,67224
    unsigned issue_block2core();issue_block2core1842,67243
    unsigned issue_block2core();simt_core_cluster::issue_block2core1842,67243
    void cache_flush();cache_flush1843,67276
    void cache_flush();simt_core_cluster::cache_flush1843,67276
    bool icnt_injection_buffer_full(unsigned size, bool write);icnt_injection_buffer_full1844,67300
    bool icnt_injection_buffer_full(unsigned size, bool write);simt_core_cluster::icnt_injection_buffer_full1844,67300
    void icnt_inject_request_packet(class mem_fetch *mf);icnt_inject_request_packet1845,67364
    void icnt_inject_request_packet(class mem_fetch *mf);simt_core_cluster::icnt_inject_request_packet1845,67364
    bool response_queue_full() {response_queue_full1848,67459
    bool response_queue_full() {simt_core_cluster::response_queue_full1848,67459
    void push_response_fifo(class mem_fetch *mf) {push_response_fifo1851,67582
    void push_response_fifo(class mem_fetch *mf) {simt_core_cluster::push_response_fifo1851,67582
    void get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc ) const;get_pdom_stack_top_info1855,67679
    void get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc ) const;simt_core_cluster::get_pdom_stack_top_info1855,67679
    unsigned max_cta( const kernel_info_t &kernel );max_cta1856,67778
    unsigned max_cta( const kernel_info_t &kernel );simt_core_cluster::max_cta1856,67778
    unsigned get_not_completed() const;get_not_completed1857,67831
    unsigned get_not_completed() const;simt_core_cluster::get_not_completed1857,67831
    void print_not_completed( FILE *fp ) const;print_not_completed1858,67871
    void print_not_completed( FILE *fp ) const;simt_core_cluster::print_not_completed1858,67871
    unsigned get_n_active_cta() const;get_n_active_cta1859,67919
    unsigned get_n_active_cta() const;simt_core_cluster::get_n_active_cta1859,67919
    unsigned get_n_active_sms() const;get_n_active_sms1860,67958
    unsigned get_n_active_sms() const;simt_core_cluster::get_n_active_sms1860,67958
    gpgpu_sim *get_gpu() { return m_gpu; }get_gpu1861,67997
    gpgpu_sim *get_gpu() { return m_gpu; }simt_core_cluster::get_gpu1861,67997
    void display_pipeline( unsigned sid, FILE *fout, int print_mem, int mask );display_pipeline1863,68041
    void display_pipeline( unsigned sid, FILE *fout, int print_mem, int mask );simt_core_cluster::display_pipeline1863,68041
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) const;print_cache_stats1864,68121
    void print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) const;simt_core_cluster::print_cache_stats1864,68121
    void get_cache_stats(cache_stats &cs) const;get_cache_stats1866,68214
    void get_cache_stats(cache_stats &cs) const;simt_core_cluster::get_cache_stats1866,68214
    void get_L1I_sub_stats(struct cache_sub_stats &css) const;get_L1I_sub_stats1867,68263
    void get_L1I_sub_stats(struct cache_sub_stats &css) const;simt_core_cluster::get_L1I_sub_stats1867,68263
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;get_L1D_sub_stats1868,68326
    void get_L1D_sub_stats(struct cache_sub_stats &css) const;simt_core_cluster::get_L1D_sub_stats1868,68326
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;get_L1C_sub_stats1869,68389
    void get_L1C_sub_stats(struct cache_sub_stats &css) const;simt_core_cluster::get_L1C_sub_stats1869,68389
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;get_L1T_sub_stats1870,68452
    void get_L1T_sub_stats(struct cache_sub_stats &css) const;simt_core_cluster::get_L1T_sub_stats1870,68452
    void get_icnt_stats(long &n_simt_to_mem, long &n_mem_to_simt) const;get_icnt_stats1872,68516
    void get_icnt_stats(long &n_simt_to_mem, long &n_mem_to_simt) const;simt_core_cluster::get_icnt_stats1872,68516
    unsigned m_cluster_id;m_cluster_id1875,68599
    unsigned m_cluster_id;simt_core_cluster::m_cluster_id1875,68599
    gpgpu_sim *m_gpu;m_gpu1876,68626
    gpgpu_sim *m_gpu;simt_core_cluster::m_gpu1876,68626
    const shader_core_config *m_config;m_config1877,68648
    const shader_core_config *m_config;simt_core_cluster::m_config1877,68648
    shader_core_stats *m_stats;m_stats1878,68688
    shader_core_stats *m_stats;simt_core_cluster::m_stats1878,68688
    memory_stats_t *m_memory_stats;m_memory_stats1879,68720
    memory_stats_t *m_memory_stats;simt_core_cluster::m_memory_stats1879,68720
    shader_core_ctx **m_core;m_core1880,68756
    shader_core_ctx **m_core;simt_core_cluster::m_core1880,68756
    unsigned m_cta_issue_next_core;m_cta_issue_next_core1882,68787
    unsigned m_cta_issue_next_core;simt_core_cluster::m_cta_issue_next_core1882,68787
    std::list<unsigned> m_core_sim_order;m_core_sim_order1883,68823
    std::list<unsigned> m_core_sim_order;simt_core_cluster::m_core_sim_order1883,68823
    std::list<mem_fetch*> m_response_fifo;m_response_fifo1884,68865
    std::list<mem_fetch*> m_response_fifo;simt_core_cluster::m_response_fifo1884,68865
class shader_memory_interface : public mem_fetch_interface {shader_memory_interface1887,68912
    shader_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }shader_memory_interface1889,68981
    shader_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }shader_memory_interface::shader_memory_interface1889,68981
    virtual bool full( unsigned size, bool write ) const full1890,69098
    virtual bool full( unsigned size, bool write ) const shader_memory_interface::full1890,69098
    virtual void push(mem_fetch *mf) push1894,69234
    virtual void push(mem_fetch *mf) shader_memory_interface::push1894,69234
    shader_core_ctx *m_core;m_core1900,69407
    shader_core_ctx *m_core;shader_memory_interface::m_core1900,69407
    simt_core_cluster *m_cluster;m_cluster1901,69436
    simt_core_cluster *m_cluster;shader_memory_interface::m_cluster1901,69436
class perfect_memory_interface : public mem_fetch_interface {perfect_memory_interface1904,69474
    perfect_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }perfect_memory_interface1906,69544
    perfect_memory_interface( shader_core_ctx *core, simt_core_cluster *cluster ) { m_core=core; m_cluster=cluster; }perfect_memory_interface::perfect_memory_interface1906,69544
    virtual bool full( unsigned size, bool write) constfull1907,69662
    virtual bool full( unsigned size, bool write) constperfect_memory_interface::full1907,69662
    virtual void push(mem_fetch *mf)push1911,69779
    virtual void push(mem_fetch *mf)perfect_memory_interface::push1911,69779
    shader_core_ctx *m_core;m_core1919,70059
    shader_core_ctx *m_core;perfect_memory_interface::m_core1919,70059
    simt_core_cluster *m_cluster;m_cluster1920,70088
    simt_core_cluster *m_cluster;perfect_memory_interface::m_cluster1920,70088
inline int scheduler_unit::get_sid() const { return m_shader->get_sid(); }get_sid1924,70127
inline int scheduler_unit::get_sid() const { return m_shader->get_sid(); }scheduler_unit::get_sid1924,70127

gpgpu-sim/dram.h,10343
#define DRAM_HDRAM_H30,1680
#define READ READ38,1793
#define WRITE WRITE39,1842
#define BANK_IDLE BANK_IDLE40,1860
#define BANK_ACTIVE BANK_ACTIVE41,1882
class dram_req_t {dram_req_t43,1907
   dram_req_t( class mem_fetch *data );dram_req_t45,1934
   dram_req_t( class mem_fetch *data );dram_req_t::dram_req_t45,1934
   unsigned int row;row47,1975
   unsigned int row;dram_req_t::row47,1975
   unsigned int col;col48,1996
   unsigned int col;dram_req_t::col48,1996
   unsigned int bk;bk49,2017
   unsigned int bk;dram_req_t::bk49,2017
   unsigned int nbytes;nbytes50,2037
   unsigned int nbytes;dram_req_t::nbytes50,2037
   unsigned int txbytes;txbytes51,2061
   unsigned int txbytes;dram_req_t::txbytes51,2061
   unsigned int dqbytes;dqbytes52,2086
   unsigned int dqbytes;dram_req_t::dqbytes52,2086
   unsigned int age;age53,2111
   unsigned int age;dram_req_t::age53,2111
   unsigned int timestamp;timestamp54,2132
   unsigned int timestamp;dram_req_t::timestamp54,2132
   unsigned char rw;    //is the request a read or a write?rw55,2159
   unsigned char rw;    //is the request a read or a write?dram_req_t::rw55,2159
   unsigned long long int addr;addr56,2219
   unsigned long long int addr;dram_req_t::addr56,2219
   unsigned int insertion_time;insertion_time57,2251
   unsigned int insertion_time;dram_req_t::insertion_time57,2251
   class mem_fetch * data;data58,2283
   class mem_fetch * data;dram_req_t::data58,2283
struct bankgrp_tbankgrp_t61,2314
	unsigned int CCDLc;CCDLc63,2333
	unsigned int CCDLc;bankgrp_t::CCDLc63,2333
	unsigned int RTPLc;RTPLc64,2354
	unsigned int RTPLc;bankgrp_t::RTPLc64,2354
struct bank_tbank_t67,2379
   unsigned int RCDc;RCDc69,2395
   unsigned int RCDc;bank_t::RCDc69,2395
   unsigned int RCDWRc;RCDWRc70,2417
   unsigned int RCDWRc;bank_t::RCDWRc70,2417
   unsigned int RASc;RASc71,2441
   unsigned int RASc;bank_t::RASc71,2441
   unsigned int RPc;RPc72,2463
   unsigned int RPc;bank_t::RPc72,2463
   unsigned int RCc;RCc73,2484
   unsigned int RCc;bank_t::RCc73,2484
   unsigned int WTPc; // write to prechargeWTPc74,2505
   unsigned int WTPc; // write to prechargebank_t::WTPc74,2505
   unsigned int RTPc; // read to prechargeRTPc75,2549
   unsigned int RTPc; // read to prechargebank_t::RTPc75,2549
   unsigned char rw;    //is the bank reading or writing?rw77,2593
   unsigned char rw;    //is the bank reading or writing?bank_t::rw77,2593
   unsigned char state; //is the bank active or idle?state78,2651
   unsigned char state; //is the bank active or idle?bank_t::state78,2651
   unsigned int curr_row;curr_row79,2705
   unsigned int curr_row;bank_t::curr_row79,2705
   dram_req_t *mrq;mrq81,2732
   dram_req_t *mrq;bank_t::mrq81,2732
   unsigned int n_access;n_access83,2753
   unsigned int n_access;bank_t::n_access83,2753
   unsigned int n_writes;n_writes84,2779
   unsigned int n_writes;bank_t::n_writes84,2779
   unsigned int n_idle;n_idle85,2805
   unsigned int n_idle;bank_t::n_idle85,2805
   unsigned int bkgrpindex;bkgrpindex87,2830
   unsigned int bkgrpindex;bank_t::bkgrpindex87,2830
class dram_t dram_t92,2881
   dram_t( unsigned int parition_id, const struct memory_config *config, class memory_stats_t *stats, dram_t95,2905
   dram_t( unsigned int parition_id, const struct memory_config *config, class memory_stats_t *stats, dram_t::dram_t95,2905
   bool full() const;full98,3055
   bool full() const;dram_t::full98,3055
   void print( FILE* simFile ) const;print99,3077
   void print( FILE* simFile ) const;dram_t::print99,3077
   void visualize() const;visualize100,3115
   void visualize() const;dram_t::visualize100,3115
   void print_stat( FILE* simFile );print_stat101,3142
   void print_stat( FILE* simFile );dram_t::print_stat101,3142
   unsigned que_length() const; que_length102,3179
   unsigned que_length() const; dram_t::que_length102,3179
   bool returnq_full() const;returnq_full103,3212
   bool returnq_full() const;dram_t::returnq_full103,3212
   unsigned int queue_limit() const;queue_limit104,3242
   unsigned int queue_limit() const;dram_t::queue_limit104,3242
   void visualizer_print( gzFile visualizer_file );visualizer_print105,3279
   void visualizer_print( gzFile visualizer_file );dram_t::visualizer_print105,3279
   class mem_fetch* return_queue_pop();return_queue_pop107,3332
   class mem_fetch* return_queue_pop();dram_t::return_queue_pop107,3332
   class mem_fetch* return_queue_top();return_queue_top108,3372
   class mem_fetch* return_queue_top();dram_t::return_queue_top108,3372
   void push( class mem_fetch *data );push109,3412
   void push( class mem_fetch *data );dram_t::push109,3412
   void cycle();cycle110,3451
   void cycle();dram_t::cycle110,3451
   void dram_log (int task);dram_log111,3468
   void dram_log (int task);dram_t::dram_log111,3468
   class memory_partition_unit *m_memory_partition_unit;m_memory_partition_unit113,3498
   class memory_partition_unit *m_memory_partition_unit;dram_t::m_memory_partition_unit113,3498
   unsigned int id;id114,3555
   unsigned int id;dram_t::id114,3555
   void set_dram_power_stats(unsigned &cmd,set_dram_power_stats117,3594
   void set_dram_power_stats(unsigned &cmd,dram_t::set_dram_power_stats117,3594
   void scheduler_fifo();scheduler_fifo127,3819
   void scheduler_fifo();dram_t::scheduler_fifo127,3819
   void scheduler_frfcfs();scheduler_frfcfs128,3845
   void scheduler_frfcfs();dram_t::scheduler_frfcfs128,3845
   const struct memory_config *m_config;m_config130,3874
   const struct memory_config *m_config;dram_t::m_config130,3874
   bankgrp_t **bkgrp;bkgrp132,3916
   bankgrp_t **bkgrp;dram_t::bkgrp132,3916
   bank_t **bk;bk134,3939
   bank_t **bk;dram_t::bk134,3939
   unsigned int prio;prio135,3955
   unsigned int prio;dram_t::prio135,3955
   unsigned int RRDc;RRDc137,3978
   unsigned int RRDc;dram_t::RRDc137,3978
   unsigned int CCDc;CCDc138,4000
   unsigned int CCDc;dram_t::CCDc138,4000
   unsigned int RTWc;   //read to write penalty applies across banksRTWc139,4022
   unsigned int RTWc;   //read to write penalty applies across banksdram_t::RTWc139,4022
   unsigned int WTRc;   //write to read penalty applies across banksWTRc140,4091
   unsigned int WTRc;   //write to read penalty applies across banksdram_t::WTRc140,4091
   unsigned char rw; //was last request a read or write? (important for RTW, WTR)rw142,4161
   unsigned char rw; //was last request a read or write? (important for RTW, WTR)dram_t::rw142,4161
   unsigned int pending_writes;pending_writes144,4244
   unsigned int pending_writes;dram_t::pending_writes144,4244
   fifo_pipeline<dram_req_t> *rwq;rwq146,4277
   fifo_pipeline<dram_req_t> *rwq;dram_t::rwq146,4277
   fifo_pipeline<dram_req_t> *mrqq;mrqq147,4312
   fifo_pipeline<dram_req_t> *mrqq;dram_t::mrqq147,4312
   fifo_pipeline<mem_fetch> *returnq;returnq150,4476
   fifo_pipeline<mem_fetch> *returnq;dram_t::returnq150,4476
   unsigned int dram_util_bins[10];dram_util_bins152,4515
   unsigned int dram_util_bins[10];dram_t::dram_util_bins152,4515
   unsigned int dram_eff_bins[10];dram_eff_bins153,4551
   unsigned int dram_eff_bins[10];dram_t::dram_eff_bins153,4551
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_n_cmd154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;dram_t::last_n_cmd154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_n_activity154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;dram_t::last_n_activity154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;last_bwutil154,4586
   unsigned int last_n_cmd, last_n_activity, last_bwutil;dram_t::last_bwutil154,4586
   unsigned int n_cmd;n_cmd156,4645
   unsigned int n_cmd;dram_t::n_cmd156,4645
   unsigned int n_activity;n_activity157,4668
   unsigned int n_activity;dram_t::n_activity157,4668
   unsigned int n_nop;n_nop158,4696
   unsigned int n_nop;dram_t::n_nop158,4696
   unsigned int n_act;n_act159,4719
   unsigned int n_act;dram_t::n_act159,4719
   unsigned int n_pre;n_pre160,4742
   unsigned int n_pre;dram_t::n_pre160,4742
   unsigned int n_rd;n_rd161,4765
   unsigned int n_rd;dram_t::n_rd161,4765
   unsigned int n_wr;n_wr162,4787
   unsigned int n_wr;dram_t::n_wr162,4787
   unsigned int n_req;n_req163,4809
   unsigned int n_req;dram_t::n_req163,4809
   unsigned int max_mrqs_temp;max_mrqs_temp164,4832
   unsigned int max_mrqs_temp;dram_t::max_mrqs_temp164,4832
   unsigned int bwutil;bwutil166,4864
   unsigned int bwutil;dram_t::bwutil166,4864
   unsigned int max_mrqs;max_mrqs167,4888
   unsigned int max_mrqs;dram_t::max_mrqs167,4888
   unsigned int ave_mrqs;ave_mrqs168,4914
   unsigned int ave_mrqs;dram_t::ave_mrqs168,4914
   class frfcfs_scheduler* m_frfcfs_scheduler;m_frfcfs_scheduler170,4941
   class frfcfs_scheduler* m_frfcfs_scheduler;dram_t::m_frfcfs_scheduler170,4941
   unsigned int n_cmd_partial;n_cmd_partial172,4989
   unsigned int n_cmd_partial;dram_t::n_cmd_partial172,4989
   unsigned int n_activity_partial;n_activity_partial173,5020
   unsigned int n_activity_partial;dram_t::n_activity_partial173,5020
   unsigned int n_nop_partial; n_nop_partial174,5056
   unsigned int n_nop_partial; dram_t::n_nop_partial174,5056
   unsigned int n_act_partial; n_act_partial175,5088
   unsigned int n_act_partial; dram_t::n_act_partial175,5088
   unsigned int n_pre_partial; n_pre_partial176,5120
   unsigned int n_pre_partial; dram_t::n_pre_partial176,5120
   unsigned int n_req_partial;n_req_partial177,5152
   unsigned int n_req_partial;dram_t::n_req_partial177,5152
   unsigned int ave_mrqs_partial;ave_mrqs_partial178,5183
   unsigned int ave_mrqs_partial;dram_t::ave_mrqs_partial178,5183
   unsigned int bwutil_partial;bwutil_partial179,5217
   unsigned int bwutil_partial;dram_t::bwutil_partial179,5217
   struct memory_stats_t *m_stats;m_stats181,5250
   struct memory_stats_t *m_stats;dram_t::m_stats181,5250
   class Stats* mrqq_Dist; //memory request queue inside DRAM  mrqq_Dist182,5285
   class Stats* mrqq_Dist; //memory request queue inside DRAM  dram_t::mrqq_Dist182,5285

gpgpu-sim/l2cache_trace.h,245
#define MEMPART_PRINT_STR MEMPART_PRINT_STR34,1689
#define MEMPART_DTRACE(MEMPART_DTRACE35,1738
#define MEMPART_DPRINTF(MEMPART_DPRINTF39,1985
#define MEMPART_DTRACE(MEMPART_DTRACE51,2319
#define MEMPART_DPRINTF(MEMPART_DPRINTF52,2354

gpgpu-sim/l2cache.h,13786
#define MC_PARTITION_INCLUDEDMC_PARTITION_INCLUDED29,1633
class partition_mf_allocator : public mem_fetch_allocator {partition_mf_allocator39,1775
    partition_mf_allocator( const memory_config *config )partition_mf_allocator41,1843
    partition_mf_allocator( const memory_config *config )partition_mf_allocator::partition_mf_allocator41,1843
    virtual mem_fetch * alloc(const class warp_inst_t &inst, const mem_access_t &access) const alloc45,1947
    virtual mem_fetch * alloc(const class warp_inst_t &inst, const mem_access_t &access) const partition_mf_allocator::alloc45,1947
    virtual mem_fetch * alloc(new_addr_type addr, mem_access_type type, unsigned size, bool wr) const;alloc50,2093
    virtual mem_fetch * alloc(new_addr_type addr, mem_access_type type, unsigned size, bool wr) const;partition_mf_allocator::alloc50,2093
    const memory_config *m_memory_config;m_memory_config52,2205
    const memory_config *m_memory_config;partition_mf_allocator::m_memory_config52,2205
class memory_partition_unitmemory_partition_unit58,2477
   memory_partition_unit( unsigned partition_id, const struct memory_config *config, class memory_stats_t *stats );memory_partition_unit61,2516
   memory_partition_unit( unsigned partition_id, const struct memory_config *config, class memory_stats_t *stats );memory_partition_unit::memory_partition_unit61,2516
   ~memory_partition_unit(); ~memory_partition_unit62,2632
   ~memory_partition_unit(); memory_partition_unit::~memory_partition_unit62,2632
   bool busy() const;busy64,2663
   bool busy() const;memory_partition_unit::busy64,2663
   void cache_cycle( unsigned cycle );cache_cycle66,2686
   void cache_cycle( unsigned cycle );memory_partition_unit::cache_cycle66,2686
   void dram_cycle();dram_cycle67,2725
   void dram_cycle();memory_partition_unit::dram_cycle67,2725
   void set_done( mem_fetch *mf );set_done69,2748
   void set_done( mem_fetch *mf );memory_partition_unit::set_done69,2748
   void visualizer_print( gzFile visualizer_file ) const;visualizer_print71,2784
   void visualizer_print( gzFile visualizer_file ) const;memory_partition_unit::visualizer_print71,2784
   void print_stat( FILE *fp ) { m_dram->print_stat(fp); }print_stat72,2842
   void print_stat( FILE *fp ) { m_dram->print_stat(fp); }memory_partition_unit::print_stat72,2842
   void visualize() const { m_dram->visualize(); }visualize73,2901
   void visualize() const { m_dram->visualize(); }memory_partition_unit::visualize73,2901
   void print( FILE *fp ) const;print74,2952
   void print( FILE *fp ) const;memory_partition_unit::print74,2952
   class memory_sub_partition * get_sub_partition(int sub_partition_id) get_sub_partition76,2986
   class memory_sub_partition * get_sub_partition(int sub_partition_id) memory_partition_unit::get_sub_partition76,2986
   void set_dram_power_stats(unsigned &n_cmd,set_dram_power_stats82,3137
   void set_dram_power_stats(unsigned &n_cmd,memory_partition_unit::set_dram_power_stats82,3137
   int global_sub_partition_id_to_local_id(int global_sub_partition_id) const; global_sub_partition_id_to_local_id91,3516
   int global_sub_partition_id_to_local_id(int global_sub_partition_id) const; memory_partition_unit::global_sub_partition_id_to_local_id91,3516
   unsigned get_mpid() const { return m_id; }get_mpid93,3597
   unsigned get_mpid() const { return m_id; }memory_partition_unit::get_mpid93,3597
   unsigned m_id;m_id97,3655
   unsigned m_id;memory_partition_unit::m_id97,3655
   const struct memory_config *m_config;m_config98,3673
   const struct memory_config *m_config;memory_partition_unit::m_config98,3673
   class memory_stats_t *m_stats;m_stats99,3714
   class memory_stats_t *m_stats;memory_partition_unit::m_stats99,3714
   class memory_sub_partition **m_sub_partition; m_sub_partition100,3748
   class memory_sub_partition **m_sub_partition; memory_partition_unit::m_sub_partition100,3748
   class dram_t *m_dram;m_dram101,3798
   class dram_t *m_dram;memory_partition_unit::m_dram101,3798
   class arbitration_metadataarbitration_metadata103,3824
   class arbitration_metadatamemory_partition_unit::arbitration_metadata103,3824
      arbitration_metadata(const struct memory_config *config); arbitration_metadata106,3871
      arbitration_metadata(const struct memory_config *config); memory_partition_unit::arbitration_metadata::arbitration_metadata106,3871
      bool has_credits(int inner_sub_partition_id) const; has_credits109,3988
      bool has_credits(int inner_sub_partition_id) const; memory_partition_unit::arbitration_metadata::has_credits109,3988
      void borrow_credit(int inner_sub_partition_id); borrow_credit111,4092
      void borrow_credit(int inner_sub_partition_id); memory_partition_unit::arbitration_metadata::borrow_credit111,4092
      void return_credit(int inner_sub_partition_id); return_credit113,4193
      void return_credit(int inner_sub_partition_id); memory_partition_unit::arbitration_metadata::return_credit113,4193
      int last_borrower() const { return m_last_borrower; } last_borrower116,4309
      int last_borrower() const { return m_last_borrower; } memory_partition_unit::arbitration_metadata::last_borrower116,4309
      void print( FILE *fp ) const; print118,4371
      void print( FILE *fp ) const; memory_partition_unit::arbitration_metadata::print118,4371
      int m_last_borrower; m_last_borrower121,4480
      int m_last_borrower; memory_partition_unit::arbitration_metadata::m_last_borrower121,4480
      int m_shared_credit_limit; m_shared_credit_limit123,4509
      int m_shared_credit_limit; memory_partition_unit::arbitration_metadata::m_shared_credit_limit123,4509
      int m_private_credit_limit; m_private_credit_limit124,4543
      int m_private_credit_limit; memory_partition_unit::arbitration_metadata::m_private_credit_limit124,4543
      std::vector<int> m_private_credit; m_private_credit127,4626
      std::vector<int> m_private_credit; memory_partition_unit::arbitration_metadata::m_private_credit127,4626
      int m_shared_credit; m_shared_credit128,4668
      int m_shared_credit; memory_partition_unit::arbitration_metadata::m_shared_credit128,4668
   arbitration_metadata m_arbitration_metadata; m_arbitration_metadata130,4703
   arbitration_metadata m_arbitration_metadata; memory_partition_unit::m_arbitration_metadata130,4703
   bool can_issue_to_dram(int inner_sub_partition_id); can_issue_to_dram133,4818
   bool can_issue_to_dram(int inner_sub_partition_id); memory_partition_unit::can_issue_to_dram133,4818
   struct dram_delay_tdram_delay_t136,4953
   struct dram_delay_tmemory_partition_unit::dram_delay_t136,4953
      unsigned long long ready_cycle;ready_cycle138,4981
      unsigned long long ready_cycle;memory_partition_unit::dram_delay_t::ready_cycle138,4981
      class mem_fetch* req;req139,5019
      class mem_fetch* req;memory_partition_unit::dram_delay_t::req139,5019
   std::list<dram_delay_t> m_dram_latency_queue;m_dram_latency_queue141,5053
   std::list<dram_delay_t> m_dram_latency_queue;memory_partition_unit::m_dram_latency_queue141,5053
class memory_sub_partitionmemory_sub_partition144,5106
   memory_sub_partition( unsigned sub_partition_id, const struct memory_config *config, class memory_stats_t *stats );memory_sub_partition147,5143
   memory_sub_partition( unsigned sub_partition_id, const struct memory_config *config, class memory_stats_t *stats );memory_sub_partition::memory_sub_partition147,5143
   ~memory_sub_partition(); ~memory_sub_partition148,5262
   ~memory_sub_partition(); memory_sub_partition::~memory_sub_partition148,5262
   unsigned get_id() const { return m_id; } get_id150,5292
   unsigned get_id() const { return m_id; } memory_sub_partition::get_id150,5292
   bool busy() const;busy152,5338
   bool busy() const;memory_sub_partition::busy152,5338
   void cache_cycle( unsigned cycle );cache_cycle154,5361
   void cache_cycle( unsigned cycle );memory_sub_partition::cache_cycle154,5361
   bool full() const;full156,5401
   bool full() const;memory_sub_partition::full156,5401
   void push( class mem_fetch* mf, unsigned long long clock_cycle );push157,5423
   void push( class mem_fetch* mf, unsigned long long clock_cycle );memory_sub_partition::push157,5423
   class mem_fetch* pop(); pop158,5492
   class mem_fetch* pop(); memory_sub_partition::pop158,5492
   class mem_fetch* top();top159,5520
   class mem_fetch* top();memory_sub_partition::top159,5520
   void set_done( mem_fetch *mf );set_done160,5547
   void set_done( mem_fetch *mf );memory_sub_partition::set_done160,5547
   unsigned flushL2();flushL2162,5583
   unsigned flushL2();memory_sub_partition::flushL2162,5583
   bool L2_dram_queue_empty() const; L2_dram_queue_empty165,5640
   bool L2_dram_queue_empty() const; memory_sub_partition::L2_dram_queue_empty165,5640
   class mem_fetch* L2_dram_queue_top() const; L2_dram_queue_top166,5678
   class mem_fetch* L2_dram_queue_top() const; memory_sub_partition::L2_dram_queue_top166,5678
   void L2_dram_queue_pop(); L2_dram_queue_pop167,5726
   void L2_dram_queue_pop(); memory_sub_partition::L2_dram_queue_pop167,5726
   bool dram_L2_queue_full() const; dram_L2_queue_full170,5790
   bool dram_L2_queue_full() const; memory_sub_partition::dram_L2_queue_full170,5790
   void dram_L2_queue_push( class mem_fetch* mf ); dram_L2_queue_push171,5827
   void dram_L2_queue_push( class mem_fetch* mf ); memory_sub_partition::dram_L2_queue_push171,5827
   void visualizer_print( gzFile visualizer_file );visualizer_print173,5880
   void visualizer_print( gzFile visualizer_file );memory_sub_partition::visualizer_print173,5880
   void print_cache_stat(unsigned &accesses, unsigned &misses) const;print_cache_stat174,5932
   void print_cache_stat(unsigned &accesses, unsigned &misses) const;memory_sub_partition::print_cache_stat174,5932
   void print( FILE *fp ) const;print175,6002
   void print( FILE *fp ) const;memory_sub_partition::print175,6002
   void accumulate_L2cache_stats(class cache_stats &l2_stats) const;accumulate_L2cache_stats177,6036
   void accumulate_L2cache_stats(class cache_stats &l2_stats) const;memory_sub_partition::accumulate_L2cache_stats177,6036
   void get_L2cache_sub_stats(struct cache_sub_stats &css) const;get_L2cache_sub_stats178,6105
   void get_L2cache_sub_stats(struct cache_sub_stats &css) const;memory_sub_partition::get_L2cache_sub_stats178,6105
   unsigned m_id;  //< the global sub partition IDm_id182,6189
   unsigned m_id;  //< the global sub partition IDmemory_sub_partition::m_id182,6189
   const struct memory_config *m_config;m_config183,6240
   const struct memory_config *m_config;memory_sub_partition::m_config183,6240
   class l2_cache *m_L2cache;m_L2cache184,6281
   class l2_cache *m_L2cache;memory_sub_partition::m_L2cache184,6281
   class L2interface *m_L2interface;m_L2interface185,6311
   class L2interface *m_L2interface;memory_sub_partition::m_L2interface185,6311
   partition_mf_allocator *m_mf_allocator;m_mf_allocator186,6348
   partition_mf_allocator *m_mf_allocator;memory_sub_partition::m_mf_allocator186,6348
   struct rop_delay_trop_delay_t189,6444
   struct rop_delay_tmemory_sub_partition::rop_delay_t189,6444
    	unsigned long long ready_cycle;ready_cycle191,6471
    	unsigned long long ready_cycle;memory_sub_partition::rop_delay_t::ready_cycle191,6471
    	class mem_fetch* req;req192,6508
    	class mem_fetch* req;memory_sub_partition::rop_delay_t::req192,6508
   std::queue<rop_delay_t> m_rop;m_rop194,6541
   std::queue<rop_delay_t> m_rop;memory_sub_partition::m_rop194,6541
   fifo_pipeline<mem_fetch> *m_icnt_L2_queue;m_icnt_L2_queue197,6646
   fifo_pipeline<mem_fetch> *m_icnt_L2_queue;memory_sub_partition::m_icnt_L2_queue197,6646
   fifo_pipeline<mem_fetch> *m_L2_dram_queue;m_L2_dram_queue198,6692
   fifo_pipeline<mem_fetch> *m_L2_dram_queue;memory_sub_partition::m_L2_dram_queue198,6692
   fifo_pipeline<mem_fetch> *m_dram_L2_queue;m_dram_L2_queue199,6738
   fifo_pipeline<mem_fetch> *m_dram_L2_queue;memory_sub_partition::m_dram_L2_queue199,6738
   fifo_pipeline<mem_fetch> *m_L2_icnt_queue; // L2 cache hit response queuem_L2_icnt_queue200,6784
   fifo_pipeline<mem_fetch> *m_L2_icnt_queue; // L2 cache hit response queuememory_sub_partition::m_L2_icnt_queue200,6784
   class mem_fetch *L2dramout; L2dramout202,6862
   class mem_fetch *L2dramout; memory_sub_partition::L2dramout202,6862
   unsigned long long int wb_addr;wb_addr203,6894
   unsigned long long int wb_addr;memory_sub_partition::wb_addr203,6894
   class memory_stats_t *m_stats;m_stats205,6930
   class memory_stats_t *m_stats;memory_sub_partition::m_stats205,6930
   std::set<mem_fetch*> m_request_tracker;m_request_tracker207,6965
   std::set<mem_fetch*> m_request_tracker;memory_sub_partition::m_request_tracker207,6965
class L2interface : public mem_fetch_interface {L2interface212,7042
    L2interface( memory_sub_partition *unit ) { m_unit=unit; }L2interface214,7099
    L2interface( memory_sub_partition *unit ) { m_unit=unit; }L2interface::L2interface214,7099
    virtual ~L2interface() {}~L2interface215,7162
    virtual ~L2interface() {}L2interface::~L2interface215,7162
    virtual bool full( unsigned size, bool write) const full216,7192
    virtual bool full( unsigned size, bool write) const L2interface::full216,7192
    virtual void push(mem_fetch *mf) push221,7364
    virtual void push(mem_fetch *mf) L2interface::push221,7364
    memory_sub_partition *m_unit;m_unit227,7532
    memory_sub_partition *m_unit;L2interface::m_unit227,7532

gpgpu-sim/icnt_wrapper.h,1177
#define ICNT_WRAPPER_HICNT_WRAPPER_H29,1657
typedef void (*icnt_create_p)(unsigned n_shader,  unsigned n_mem);icnt_create_p35,1746
typedef void (*icnt_init_p)( );icnt_init_p36,1813
typedef bool (*icnt_has_buffer_p)(unsigned input, unsigned int size);icnt_has_buffer_p37,1845
typedef void (*icnt_push_p)(unsigned input, unsigned output, void* data, unsigned int size);icnt_push_p38,1915
typedef void* (*icnt_pop_p)(unsigned output);icnt_pop_p39,2008
typedef void (*icnt_transfer_p)( );icnt_transfer_p40,2054
typedef bool (*icnt_busy_p)( );icnt_busy_p41,2090
typedef void (*icnt_drain_p)( );icnt_drain_p42,2122
typedef void (*icnt_display_stats_p)( );icnt_display_stats_p43,2155
typedef void (*icnt_display_overall_stats_p)( );icnt_display_overall_stats_p44,2196
typedef void (*icnt_display_state_p)(FILE* fp);icnt_display_state_p45,2245
typedef unsigned (*icnt_get_flit_size_p)();icnt_get_flit_size_p46,2293
enum network_mode {network_mode62,2874
   INTERSIM = 1,INTERSIM63,2894
   N_NETWORK_MODEN_NETWORK_MODE64,2911
void icnt_wrapper_init();icnt_wrapper_init67,2933
void icnt_reg_options( class OptionParser * opp );icnt_reg_options68,2959

gpgpu-sim/scoreboard.cc,1632
Scoreboard::Scoreboard( unsigned sid, unsigned n_warps )Scoreboard35,1740
Scoreboard::Scoreboard( unsigned sid, unsigned n_warps )Scoreboard::Scoreboard35,1740
void Scoreboard::printContents() constprintContents45,1945
void Scoreboard::printContents() constScoreboard::printContents45,1945
void Scoreboard::reserveRegister(unsigned wid, unsigned regnum) reserveRegister58,2308
void Scoreboard::reserveRegister(unsigned wid, unsigned regnum) Scoreboard::reserveRegister58,2308
void Scoreboard::releaseRegister(unsigned wid, unsigned regnum) releaseRegister70,2754
void Scoreboard::releaseRegister(unsigned wid, unsigned regnum) Scoreboard::releaseRegister70,2754
const bool Scoreboard::islongop (unsigned warp_id,unsigned regnum) {islongop79,3042
const bool Scoreboard::islongop (unsigned warp_id,unsigned regnum) {Scoreboard::islongop79,3042
void Scoreboard::reserveRegisters(const class warp_inst_t* inst) reserveRegisters83,3185
void Scoreboard::reserveRegisters(const class warp_inst_t* inst) Scoreboard::reserveRegisters83,3185
void Scoreboard::releaseRegisters(const class warp_inst_t *inst) releaseRegisters116,4421
void Scoreboard::releaseRegisters(const class warp_inst_t *inst) Scoreboard::releaseRegisters116,4421
bool Scoreboard::checkCollision( unsigned wid, const class inst_t *inst ) constcheckCollision136,5067
bool Scoreboard::checkCollision( unsigned wid, const class inst_t *inst ) constScoreboard::checkCollision136,5067
bool Scoreboard::pendingWrites(unsigned wid) constpendingWrites162,6083
bool Scoreboard::pendingWrites(unsigned wid) constScoreboard::pendingWrites162,6083

gpgpu-sim/shader.cc,29384
#define PRIORITIZE_MSHR_OVER_WB PRIORITIZE_MSHR_OVER_WB50,2183
#define MAX(MAX51,2217
#define MIN(MIN52,2254
std::list<unsigned> shader_core_ctx::get_regs_written( const inst_t &fvt ) constget_regs_written57,2376
std::list<unsigned> shader_core_ctx::get_regs_written( const inst_t &fvt ) constshader_core_ctx::get_regs_written57,2376
shader_core_ctx::shader_core_ctx( class gpgpu_sim *gpu, shader_core_ctx68,2764
shader_core_ctx::shader_core_ctx( class gpgpu_sim *gpu, shader_core_ctx::shader_core_ctx68,2764
    #define STRSIZE STRSIZE117,4620
void shader_core_ctx::reinit(unsigned start_thread, unsigned end_thread, bool reset_not_completed ) reinit301,13723
void shader_core_ctx::reinit(unsigned start_thread, unsigned end_thread, bool reset_not_completed ) shader_core_ctx::reinit301,13723
void shader_core_ctx::init_warps( unsigned cta_id, unsigned start_thread, unsigned end_thread )init_warps317,14224
void shader_core_ctx::init_warps( unsigned cta_id, unsigned start_thread, unsigned end_thread )shader_core_ctx::init_warps317,14224
address_type shader_core_ctx::next_pc( int tid ) constnext_pc344,15382
address_type shader_core_ctx::next_pc( int tid ) constshader_core_ctx::next_pc344,15382
void gpgpu_sim::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc )get_pdom_stack_top_info354,15719
void gpgpu_sim::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc )gpgpu_sim::get_pdom_stack_top_info354,15719
void shader_core_ctx::get_pdom_stack_top_info( unsigned tid, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info360,15955
void shader_core_ctx::get_pdom_stack_top_info( unsigned tid, unsigned *pc, unsigned *rpc ) constshader_core_ctx::get_pdom_stack_top_info360,15955
void shader_core_stats::print( FILE* fout ) constprint366,16165
void shader_core_stats::print( FILE* fout ) constshader_core_stats::print366,16165
void shader_core_stats::event_warp_issued( unsigned s_id, unsigned warp_id, unsigned num_issued, unsigned dynamic_warp_id ) {event_warp_issued456,22476
void shader_core_stats::event_warp_issued( unsigned s_id, unsigned warp_id, unsigned num_issued, unsigned dynamic_warp_id ) {shader_core_stats::event_warp_issued456,22476
void shader_core_stats::visualizer_print( gzFile visualizer_file )visualizer_print470,23191
void shader_core_stats::visualizer_print( gzFile visualizer_file )shader_core_stats::visualizer_print470,23191
    #define DYNAMIC_WARP_PRINT_RESOLUTION DYNAMIC_WARP_PRINT_RESOLUTION511,25149
#define PROGRAM_MEM_START PROGRAM_MEM_START562,27588
void shader_core_ctx::decode()decode565,27827
void shader_core_ctx::decode()shader_core_ctx::decode565,27827
void shader_core_ctx::fetch()fetch596,29088
void shader_core_ctx::fetch()shader_core_ctx::fetch596,29088
void shader_core_ctx::func_exec_inst( warp_inst_t &inst )func_exec_inst672,32785
void shader_core_ctx::func_exec_inst( warp_inst_t &inst )shader_core_ctx::func_exec_inst672,32785
void shader_core_ctx::issue_warp( register_set& pipe_reg_set, const warp_inst_t* next_inst, const active_mask_t &active_mask, unsigned warp_id )issue_warp679,32961
void shader_core_ctx::issue_warp( register_set& pipe_reg_set, const warp_inst_t* next_inst, const active_mask_t &active_mask, unsigned warp_id )shader_core_ctx::issue_warp679,32961
void shader_core_ctx::issue(){issue700,33943
void shader_core_ctx::issue(){shader_core_ctx::issue700,33943
shd_warp_t& scheduler_unit::warp(int i){warp707,34093
shd_warp_t& scheduler_unit::warp(int i){scheduler_unit::warp707,34093
void scheduler_unit::order_lrr( std::vector< T >& result_list,order_lrr732,35795
void scheduler_unit::order_lrr( std::vector< T >& result_list,scheduler_unit::order_lrr732,35795
void scheduler_unit::order_by_priority( std::vector< T >& result_list,order_by_priority765,37424
void scheduler_unit::order_by_priority( std::vector< T >& result_list,scheduler_unit::order_by_priority765,37424
void scheduler_unit::cycle()cycle799,38934
void scheduler_unit::cycle()scheduler_unit::cycle799,38934
void scheduler_unit::do_on_warp_issued( unsigned warp_id,do_on_warp_issued917,45375
void scheduler_unit::do_on_warp_issued( unsigned warp_id,scheduler_unit::do_on_warp_issued917,45375
bool scheduler_unit::sort_warps_by_oldest_dynamic_id(shd_warp_t* lhs, shd_warp_t* rhs)sort_warps_by_oldest_dynamic_id928,45851
bool scheduler_unit::sort_warps_by_oldest_dynamic_id(shd_warp_t* lhs, shd_warp_t* rhs)scheduler_unit::sort_warps_by_oldest_dynamic_id928,45851
void lrr_scheduler::order_warps()order_warps943,46275
void lrr_scheduler::order_warps()lrr_scheduler::order_warps943,46275
void gto_scheduler::order_warps()order_warps951,46481
void gto_scheduler::order_warps()gto_scheduler::order_warps951,46481
two_level_active_scheduler::do_on_warp_issued( unsigned warp_id,do_on_warp_issued962,46855
two_level_active_scheduler::do_on_warp_issued( unsigned warp_id,two_level_active_scheduler::do_on_warp_issued962,46855
void two_level_active_scheduler::order_warps()order_warps982,47722
void two_level_active_scheduler::order_warps()two_level_active_scheduler::order_warps982,47722
swl_scheduler::swl_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,swl_scheduler1029,49682
swl_scheduler::swl_scheduler ( shader_core_stats* stats, shader_core_ctx* shader,swl_scheduler::swl_scheduler1029,49682
void swl_scheduler::order_warps()order_warps1052,50777
void swl_scheduler::order_warps()swl_scheduler::order_warps1052,50777
void shader_core_ctx::read_operands()read_operands1067,51381
void shader_core_ctx::read_operands()shader_core_ctx::read_operands1067,51381
address_type coalesced_segment(address_type addr, unsigned segment_size_lg2bytes)coalesced_segment1071,51424
unsigned shader_core_ctx::translate_local_memaddr( address_type localaddr, unsigned tid, unsigned num_shader, unsigned datasize, new_addr_type* translated_addrs )translate_local_memaddr1077,51647
unsigned shader_core_ctx::translate_local_memaddr( address_type localaddr, unsigned tid, unsigned num_shader, unsigned datasize, new_addr_type* translated_addrs )shader_core_ctx::translate_local_memaddr1077,51647
int shader_core_ctx::test_res_bus(int latency){test_res_bus1137,54742
int shader_core_ctx::test_res_bus(int latency){shader_core_ctx::test_res_bus1137,54742
void shader_core_ctx::execute()execute1144,54900
void shader_core_ctx::execute()shader_core_ctx::execute1144,54900
void ldst_unit::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {print_cache_stats1173,56066
void ldst_unit::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {ldst_unit::print_cache_stats1173,56066
void ldst_unit::get_cache_stats(cache_stats &cs) {get_cache_stats1179,56238
void ldst_unit::get_cache_stats(cache_stats &cs) {ldst_unit::get_cache_stats1179,56238
void ldst_unit::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats1190,56479
void ldst_unit::get_L1D_sub_stats(struct cache_sub_stats &css) const{ldst_unit::get_L1D_sub_stats1190,56479
void ldst_unit::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats1194,56600
void ldst_unit::get_L1C_sub_stats(struct cache_sub_stats &css) const{ldst_unit::get_L1C_sub_stats1194,56600
void ldst_unit::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats1198,56721
void ldst_unit::get_L1T_sub_stats(struct cache_sub_stats &css) const{ldst_unit::get_L1T_sub_stats1198,56721
void shader_core_ctx::warp_inst_complete(const warp_inst_t &inst)warp_inst_complete1203,56843
void shader_core_ctx::warp_inst_complete(const warp_inst_t &inst)shader_core_ctx::warp_inst_complete1203,56843
void shader_core_ctx::writeback()writeback1226,57675
void shader_core_ctx::writeback()shader_core_ctx::writeback1226,57675
bool ldst_unit::shared_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)shared_cycle1269,59687
bool ldst_unit::shared_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)ldst_unit::shared_cycle1269,59687
ldst_unit::process_cache_access( cache_t* cache,process_cache_access1288,60151
ldst_unit::process_cache_access( cache_t* cache,ldst_unit::process_cache_access1288,60151
mem_stage_stall_type ldst_unit::process_memory_access_queue( cache_t *cache, warp_inst_t &inst )process_memory_access_queue1325,61477
mem_stage_stall_type ldst_unit::process_memory_access_queue( cache_t *cache, warp_inst_t &inst )ldst_unit::process_memory_access_queue1325,61477
bool ldst_unit::constant_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)constant_cycle1341,62106
bool ldst_unit::constant_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)ldst_unit::constant_cycle1341,62106
bool ldst_unit::texture_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)texture_cycle1358,62854
bool ldst_unit::texture_cycle( warp_inst_t &inst, mem_stage_stall_type &rc_fail, mem_stage_access_type &fail_type)ldst_unit::texture_cycle1358,62854
bool ldst_unit::memory_cycle( warp_inst_t &inst, mem_stage_stall_type &stall_reason, mem_stage_access_type &access_type )memory_cycle1372,63351
bool ldst_unit::memory_cycle( warp_inst_t &inst, mem_stage_stall_type &stall_reason, mem_stage_access_type &access_type )ldst_unit::memory_cycle1372,63351
bool ldst_unit::response_buffer_full() constresponse_buffer_full1430,65485
bool ldst_unit::response_buffer_full() constldst_unit::response_buffer_full1430,65485
void ldst_unit::fill( mem_fetch *mf )fill1435,65613
void ldst_unit::fill( mem_fetch *mf )ldst_unit::fill1435,65613
void ldst_unit::flush(){flush1441,65773
void ldst_unit::flush(){ldst_unit::flush1441,65773
simd_function_unit::simd_function_unit( const shader_core_config *config )simd_function_unit1446,65838
simd_function_unit::simd_function_unit( const shader_core_config *config )simd_function_unit::simd_function_unit1446,65838
sfu:: sfu(  register_set* result_port, const shader_core_config *config,shader_core_ctx *core  )sfu1453,65988
sfu:: sfu(  register_set* result_port, const shader_core_config *config,shader_core_ctx *core  )sfu::sfu1453,65988
void sfu::issue( register_set& source_reg )issue1459,66187
void sfu::issue( register_set& source_reg )sfu::issue1459,66187
void ldst_unit::active_lanes_in_pipeline(){active_lanes_in_pipeline1469,66479
void ldst_unit::active_lanes_in_pipeline(){ldst_unit::active_lanes_in_pipeline1469,66479
void sp_unit::active_lanes_in_pipeline(){active_lanes_in_pipeline1474,66706
void sp_unit::active_lanes_in_pipeline(){sp_unit::active_lanes_in_pipeline1474,66706
void sfu::active_lanes_in_pipeline(){active_lanes_in_pipeline1482,67024
void sfu::active_lanes_in_pipeline(){sfu::active_lanes_in_pipeline1482,67024
sp_unit::sp_unit( register_set* result_port, const shader_core_config *config,shader_core_ctx *core)sp_unit1490,67339
sp_unit::sp_unit( register_set* result_port, const shader_core_config *config,shader_core_ctx *core)sp_unit::sp_unit1490,67339
void sp_unit :: issue(register_set& source_reg)issue1496,67541
void sp_unit :: issue(register_set& source_reg)sp_unit::issue1496,67541
pipelined_simd_unit::pipelined_simd_unit( register_set* result_port, const shader_core_config *config, unsigned max_latency,shader_core_ctx *core )pipelined_simd_unit1506,67835
pipelined_simd_unit::pipelined_simd_unit( register_set* result_port, const shader_core_config *config, unsigned max_latency,shader_core_ctx *core )pipelined_simd_unit::pipelined_simd_unit1506,67835
void pipelined_simd_unit::issue( register_set& source_reg )issue1518,68266
void pipelined_simd_unit::issue( register_set& source_reg )pipelined_simd_unit::issue1518,68266
void ldst_unit::init( mem_fetch_interface *icnt,init1536,68763
void ldst_unit::init( mem_fetch_interface *icnt,ldst_unit::init1536,68763
    #define STRSIZE STRSIZE1556,69502
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit1573,70208
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit::ldst_unit1573,70208
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit1607,71443
ldst_unit::ldst_unit( mem_fetch_interface *icnt,ldst_unit::ldst_unit1607,71443
void ldst_unit:: issue( register_set &reg_set )issue1632,72284
void ldst_unit:: issue( register_set &reg_set )ldst_unit::issue1632,72284
void ldst_unit::writeback()writeback1657,73047
void ldst_unit::writeback()ldst_unit::writeback1657,73047
unsigned ldst_unit::clock_multiplier() constclock_multiplier1749,76810
unsigned ldst_unit::clock_multiplier() constldst_unit::clock_multiplier1749,76810
void ldst_unit::cycle()cycle1776,77596
void ldst_unit::cycle()ldst_unit::cycle1776,77596
void shader_core_ctx::register_cta_thread_exit( unsigned cta_num )register_cta_thread_exit1895,82236
void shader_core_ctx::register_cta_thread_exit( unsigned cta_num )shader_core_ctx::register_cta_thread_exit1895,82236
void gpgpu_sim::shader_print_runtime_stat( FILE *fout ) shader_print_runtime_stat1922,83325
void gpgpu_sim::shader_print_runtime_stat( FILE *fout ) gpgpu_sim::shader_print_runtime_stat1922,83325
void gpgpu_sim::shader_print_scheduler_stat( FILE* fout, bool print_dynamic_info ) constshader_print_scheduler_stat1946,84040
void gpgpu_sim::shader_print_scheduler_stat( FILE* fout, bool print_dynamic_info ) constgpgpu_sim::shader_print_scheduler_stat1946,84040
    #define STR_SIZE STR_SIZE1950,84275
void gpgpu_sim::shader_print_cache_stats( FILE *fout ) const{shader_print_cache_stats1985,85468
void gpgpu_sim::shader_print_cache_stats( FILE *fout ) const{gpgpu_sim::shader_print_cache_stats1985,85468
void gpgpu_sim::shader_print_l1_miss_stat( FILE *fout ) constshader_print_l1_miss_stat2069,89290
void gpgpu_sim::shader_print_l1_miss_stat( FILE *fout ) constgpgpu_sim::shader_print_l1_miss_stat2069,89290
void warp_inst_t::print( FILE *fout ) constprint2133,92027
void warp_inst_t::print( FILE *fout ) constwarp_inst_t::print2133,92027
void shader_core_ctx::incexecstat(warp_inst_t *&inst)incexecstat2147,92421
void shader_core_ctx::incexecstat(warp_inst_t *&inst)shader_core_ctx::incexecstat2147,92421
void shader_core_ctx::print_stage(unsigned int stage, FILE *fout ) constprint_stage2197,93617
void shader_core_ctx::print_stage(unsigned int stage, FILE *fout ) constshader_core_ctx::print_stage2197,93617
void shader_core_ctx::display_simt_state(FILE *fout, int mask ) constdisplay_simt_state2203,93773
void shader_core_ctx::display_simt_state(FILE *fout, int mask ) constshader_core_ctx::display_simt_state2203,93773
void ldst_unit::print(FILE *fout) constprint2230,94747
void ldst_unit::print(FILE *fout) constldst_unit::print2230,94747
void shader_core_ctx::display_pipeline(FILE *fout, int print_mem, int mask ) constdisplay_pipeline2277,96868
void shader_core_ctx::display_pipeline(FILE *fout, int print_mem, int mask ) constshader_core_ctx::display_pipeline2277,96868
unsigned int shader_core_config::max_cta( const kernel_info_t &k ) constmax_cta2365,99935
unsigned int shader_core_config::max_cta( const kernel_info_t &k ) constshader_core_config::max_cta2365,99935
void shader_core_ctx::cycle()cycle2423,102051
void shader_core_ctx::cycle()shader_core_ctx::cycle2423,102051
void shader_core_ctx::cache_flush()cache_flush2436,102260
void shader_core_ctx::cache_flush()shader_core_ctx::cache_flush2436,102260
std::list<opndcoll_rfu_t::op_t> opndcoll_rfu_t::arbiter_t::allocate_reads() allocate_reads2442,102339
std::list<opndcoll_rfu_t::op_t> opndcoll_rfu_t::arbiter_t::allocate_reads() opndcoll_rfu_t::arbiter_t::allocate_reads2442,102339
barrier_set_t::barrier_set_t( unsigned max_warps_per_core, unsigned max_cta_per_core )barrier_set_t2523,104704
barrier_set_t::barrier_set_t( unsigned max_warps_per_core, unsigned max_cta_per_core )barrier_set_t::barrier_set_t2523,104704
void barrier_set_t::allocate_barrier( unsigned cta_id, warp_set_t warps )allocate_barrier2537,105205
void barrier_set_t::allocate_barrier( unsigned cta_id, warp_set_t warps )barrier_set_t::allocate_barrier2537,105205
void barrier_set_t::deallocate_barrier( unsigned cta_id )deallocate_barrier2550,105723
void barrier_set_t::deallocate_barrier( unsigned cta_id )barrier_set_t::deallocate_barrier2550,105723
void barrier_set_t::warp_reaches_barrier( unsigned cta_id, unsigned warp_id )warp_reaches_barrier2566,106284
void barrier_set_t::warp_reaches_barrier( unsigned cta_id, unsigned warp_id )barrier_set_t::warp_reaches_barrier2566,106284
bool barrier_set_t::available_for_fetch( unsigned warp_id ) constavailable_for_fetch2590,107063
bool barrier_set_t::available_for_fetch( unsigned warp_id ) constbarrier_set_t::available_for_fetch2590,107063
void barrier_set_t::warp_exit( unsigned warp_id )warp_exit2596,107230
void barrier_set_t::warp_exit( unsigned warp_id )barrier_set_t::warp_exit2596,107230
bool barrier_set_t::warp_waiting_at_barrier( unsigned warp_id ) constwarp_waiting_at_barrier2618,107963
bool barrier_set_t::warp_waiting_at_barrier( unsigned warp_id ) constbarrier_set_t::warp_waiting_at_barrier2618,107963
void barrier_set_t::dump() constdump2623,108082
void barrier_set_t::dump() constbarrier_set_t::dump2623,108082
void shader_core_ctx::warp_exit( unsigned warp_id )warp_exit2641,108751
void shader_core_ctx::warp_exit( unsigned warp_id )shader_core_ctx::warp_exit2641,108751
bool shader_core_ctx::warp_waiting_at_barrier( unsigned warp_id ) constwarp_waiting_at_barrier2661,109331
bool shader_core_ctx::warp_waiting_at_barrier( unsigned warp_id ) constshader_core_ctx::warp_waiting_at_barrier2661,109331
bool shader_core_ctx::warp_waiting_at_mem_barrier( unsigned warp_id ) warp_waiting_at_mem_barrier2666,109463
bool shader_core_ctx::warp_waiting_at_mem_barrier( unsigned warp_id ) shader_core_ctx::warp_waiting_at_mem_barrier2666,109463
void shader_core_ctx::set_max_cta( const kernel_info_t &kernel ) set_max_cta2677,109727
void shader_core_ctx::set_max_cta( const kernel_info_t &kernel ) shader_core_ctx::set_max_cta2677,109727
void shader_core_ctx::decrement_atomic_count( unsigned wid, unsigned n )decrement_atomic_count2687,110162
void shader_core_ctx::decrement_atomic_count( unsigned wid, unsigned n )shader_core_ctx::decrement_atomic_count2687,110162
bool shader_core_ctx::fetch_unit_response_buffer_full() constfetch_unit_response_buffer_full2694,110319
bool shader_core_ctx::fetch_unit_response_buffer_full() constshader_core_ctx::fetch_unit_response_buffer_full2694,110319
void shader_core_ctx::accept_fetch_response( mem_fetch *mf )accept_fetch_response2699,110404
void shader_core_ctx::accept_fetch_response( mem_fetch *mf )shader_core_ctx::accept_fetch_response2699,110404
bool shader_core_ctx::ldst_unit_response_buffer_full() constldst_unit_response_buffer_full2705,110594
bool shader_core_ctx::ldst_unit_response_buffer_full() constshader_core_ctx::ldst_unit_response_buffer_full2705,110594
void shader_core_ctx::accept_ldst_unit_response(mem_fetch * mf) accept_ldst_unit_response2710,110708
void shader_core_ctx::accept_ldst_unit_response(mem_fetch * mf) shader_core_ctx::accept_ldst_unit_response2710,110708
void shader_core_ctx::store_ack( class mem_fetch *mf )store_ack2715,110804
void shader_core_ctx::store_ack( class mem_fetch *mf )shader_core_ctx::store_ack2715,110804
void shader_core_ctx::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {print_cache_stats2722,111037
void shader_core_ctx::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) {shader_core_ctx::print_cache_stats2722,111037
void shader_core_ctx::get_cache_stats(cache_stats &cs){get_cache_stats2726,111207
void shader_core_ctx::get_cache_stats(cache_stats &cs){shader_core_ctx::get_cache_stats2726,111207
void shader_core_ctx::get_L1I_sub_stats(struct cache_sub_stats &css) const{get_L1I_sub_stats2732,111420
void shader_core_ctx::get_L1I_sub_stats(struct cache_sub_stats &css) const{shader_core_ctx::get_L1I_sub_stats2732,111420
void shader_core_ctx::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats2736,111547
void shader_core_ctx::get_L1D_sub_stats(struct cache_sub_stats &css) const{shader_core_ctx::get_L1D_sub_stats2736,111547
void shader_core_ctx::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats2739,111666
void shader_core_ctx::get_L1C_sub_stats(struct cache_sub_stats &css) const{shader_core_ctx::get_L1C_sub_stats2739,111666
void shader_core_ctx::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats2742,111785
void shader_core_ctx::get_L1T_sub_stats(struct cache_sub_stats &css) const{shader_core_ctx::get_L1T_sub_stats2742,111785
void shader_core_ctx::get_icnt_power_stats(long &n_simt_to_mem, long &n_mem_to_simt) const{get_icnt_power_stats2746,111905
void shader_core_ctx::get_icnt_power_stats(long &n_simt_to_mem, long &n_mem_to_simt) const{shader_core_ctx::get_icnt_power_stats2746,111905
bool shd_warp_t::functional_done() constfunctional_done2751,112098
bool shd_warp_t::functional_done() constshd_warp_t::functional_done2751,112098
bool shd_warp_t::hardware_done() consthardware_done2756,112189
bool shd_warp_t::hardware_done() constshd_warp_t::hardware_done2756,112189
bool shd_warp_t::waiting() waiting2761,112304
bool shd_warp_t::waiting() shd_warp_t::waiting2761,112304
void shd_warp_t::print( FILE *fout ) constprint2783,113134
void shd_warp_t::print( FILE *fout ) constshd_warp_t::print2783,113134
void shd_warp_t::print_ibuffer( FILE *fout ) constprint_ibuffer2812,114228
void shd_warp_t::print_ibuffer( FILE *fout ) constshd_warp_t::print_ibuffer2812,114228
void opndcoll_rfu_t::add_cu_set(unsigned set_id, unsigned num_cu, unsigned num_dispatch){add_cu_set2825,114639
void opndcoll_rfu_t::add_cu_set(unsigned set_id, unsigned num_cu, unsigned num_dispatch){opndcoll_rfu_t::add_cu_set2825,114639
void opndcoll_rfu_t::add_port(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)add_port2838,115188
void opndcoll_rfu_t::add_port(port_vector_t & input, port_vector_t & output, uint_vector_t cu_sets)opndcoll_rfu_t::add_port2838,115188
void opndcoll_rfu_t::init( unsigned num_banks, shader_core_ctx *shader )init2851,115691
void opndcoll_rfu_t::init( unsigned num_banks, shader_core_ctx *shader )opndcoll_rfu_t::init2851,115691
int register_bank(int regnum, int wid, unsigned num_banks, unsigned bank_warp_shift)register_bank2869,116342
bool opndcoll_rfu_t::writeback( const warp_inst_t &inst )writeback2877,116525
bool opndcoll_rfu_t::writeback( const warp_inst_t &inst )opndcoll_rfu_t::writeback2877,116525
void opndcoll_rfu_t::dispatch_ready_cu()dispatch_ready_cu2911,117787
void opndcoll_rfu_t::dispatch_ready_cu()opndcoll_rfu_t::dispatch_ready_cu2911,117787
void opndcoll_rfu_t::allocate_cu( unsigned port_num )allocate_cu2938,118798
void opndcoll_rfu_t::allocate_cu( unsigned port_num )opndcoll_rfu_t::allocate_cu2938,118798
void opndcoll_rfu_t::allocate_reads()allocate_reads2962,119753
void opndcoll_rfu_t::allocate_reads()opndcoll_rfu_t::allocate_reads2962,119753
bool opndcoll_rfu_t::collector_unit_t::ready() const ready2998,121141
bool opndcoll_rfu_t::collector_unit_t::ready() const opndcoll_rfu_t::collector_unit_t::ready2998,121141
void opndcoll_rfu_t::collector_unit_t::dump(FILE *fp, const shader_core_ctx *shader ) constdump3003,121280
void opndcoll_rfu_t::collector_unit_t::dump(FILE *fp, const shader_core_ctx *shader ) constopndcoll_rfu_t::collector_unit_t::dump3003,121280
void opndcoll_rfu_t::collector_unit_t::init( unsigned n, init3018,121702
void opndcoll_rfu_t::collector_unit_t::init( unsigned n, opndcoll_rfu_t::collector_unit_t::init3018,121702
bool opndcoll_rfu_t::collector_unit_t::allocate( register_set* pipeline_reg_set, register_set* output_reg_set ) allocate3032,122196
bool opndcoll_rfu_t::collector_unit_t::allocate( register_set* pipeline_reg_set, register_set* output_reg_set ) opndcoll_rfu_t::collector_unit_t::allocate3032,122196
void opndcoll_rfu_t::collector_unit_t::dispatch()dispatch3056,123131
void opndcoll_rfu_t::collector_unit_t::dispatch()opndcoll_rfu_t::collector_unit_t::dispatch3056,123131
simt_core_cluster::simt_core_cluster( class gpgpu_sim *gpu, simt_core_cluster3067,123421
simt_core_cluster::simt_core_cluster( class gpgpu_sim *gpu, simt_core_cluster::simt_core_cluster3067,123421
void simt_core_cluster::core_cycle()core_cycle3088,124405
void simt_core_cluster::core_cycle()simt_core_cluster::core_cycle3088,124405
void simt_core_cluster::reinit()reinit3099,124747
void simt_core_cluster::reinit()simt_core_cluster::reinit3099,124747
unsigned simt_core_cluster::max_cta( const kernel_info_t &kernel )max_cta3105,124920
unsigned simt_core_cluster::max_cta( const kernel_info_t &kernel )simt_core_cluster::max_cta3105,124920
unsigned simt_core_cluster::get_not_completed() constget_not_completed3110,125067
unsigned simt_core_cluster::get_not_completed() constsimt_core_cluster::get_not_completed3110,125067
void simt_core_cluster::print_not_completed( FILE *fp ) constprint_not_completed3118,125309
void simt_core_cluster::print_not_completed( FILE *fp ) constsimt_core_cluster::print_not_completed3118,125309
unsigned simt_core_cluster::get_n_active_cta() constget_n_active_cta3127,125627
unsigned simt_core_cluster::get_n_active_cta() constsimt_core_cluster::get_n_active_cta3127,125627
unsigned simt_core_cluster::get_n_active_sms() constget_n_active_sms3135,125831
unsigned simt_core_cluster::get_n_active_sms() constsimt_core_cluster::get_n_active_sms3135,125831
unsigned simt_core_cluster::issue_block2core()issue_block2core3143,126026
unsigned simt_core_cluster::issue_block2core()simt_core_cluster::issue_block2core3143,126026
void simt_core_cluster::cache_flush()cache_flush3166,126914
void simt_core_cluster::cache_flush()simt_core_cluster::cache_flush3166,126914
bool simt_core_cluster::icnt_injection_buffer_full(unsigned size, bool write)icnt_injection_buffer_full3172,127061
bool simt_core_cluster::icnt_injection_buffer_full(unsigned size, bool write)simt_core_cluster::icnt_injection_buffer_full3172,127061
void simt_core_cluster::icnt_inject_request_packet(class mem_fetch *mf)icnt_inject_request_packet3180,127296
void simt_core_cluster::icnt_inject_request_packet(class mem_fetch *mf)simt_core_cluster::icnt_inject_request_packet3180,127296
void simt_core_cluster::icnt_cycle()icnt_cycle3216,129079
void simt_core_cluster::icnt_cycle()simt_core_cluster::icnt_cycle3216,129079
void simt_core_cluster::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info3255,130828
void simt_core_cluster::get_pdom_stack_top_info( unsigned sid, unsigned tid, unsigned *pc, unsigned *rpc ) constsimt_core_cluster::get_pdom_stack_top_info3255,130828
void simt_core_cluster::display_pipeline( unsigned sid, FILE *fout, int print_mem, int mask )display_pipeline3261,131046
void simt_core_cluster::display_pipeline( unsigned sid, FILE *fout, int print_mem, int mask )simt_core_cluster::display_pipeline3261,131046
void simt_core_cluster::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) const {print_cache_stats3274,131568
void simt_core_cluster::print_cache_stats( FILE *fp, unsigned& dl1_accesses, unsigned& dl1_misses ) const {simt_core_cluster::print_cache_stats3274,131568
void simt_core_cluster::get_icnt_stats(long &n_simt_to_mem, long &n_mem_to_simt) const {get_icnt_stats3280,131827
void simt_core_cluster::get_icnt_stats(long &n_simt_to_mem, long &n_mem_to_simt) const {simt_core_cluster::get_icnt_stats3280,131827
void simt_core_cluster::get_cache_stats(cache_stats &cs) const{get_cache_stats3290,132156
void simt_core_cluster::get_cache_stats(cache_stats &cs) const{simt_core_cluster::get_cache_stats3290,132156
void simt_core_cluster::get_L1I_sub_stats(struct cache_sub_stats &css) const{get_L1I_sub_stats3296,132343
void simt_core_cluster::get_L1I_sub_stats(struct cache_sub_stats &css) const{simt_core_cluster::get_L1I_sub_stats3296,132343
void simt_core_cluster::get_L1D_sub_stats(struct cache_sub_stats &css) const{get_L1D_sub_stats3307,132723
void simt_core_cluster::get_L1D_sub_stats(struct cache_sub_stats &css) const{simt_core_cluster::get_L1D_sub_stats3307,132723
void simt_core_cluster::get_L1C_sub_stats(struct cache_sub_stats &css) const{get_L1C_sub_stats3318,133103
void simt_core_cluster::get_L1C_sub_stats(struct cache_sub_stats &css) const{simt_core_cluster::get_L1C_sub_stats3318,133103
void simt_core_cluster::get_L1T_sub_stats(struct cache_sub_stats &css) const{get_L1T_sub_stats3329,133483
void simt_core_cluster::get_L1T_sub_stats(struct cache_sub_stats &css) const{simt_core_cluster::get_L1T_sub_stats3329,133483
void shader_core_ctx::checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)checkExecutionStatusAndUpdate3341,133864
void shader_core_ctx::checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)shader_core_ctx::checkExecutionStatusAndUpdate3341,133864

gpgpu-sim/addrdec.h,4316
#define ADDRDEC_HADDRDEC_H34,1730
struct addrdec_t {addrdec_t38,1790
   void print( FILE *fp ) const;print39,1809
   void print( FILE *fp ) const;addrdec_t::print39,1809
   unsigned chip;chip41,1847
   unsigned chip;addrdec_t::chip41,1847
   unsigned bk;bk42,1865
   unsigned bk;addrdec_t::bk42,1865
   unsigned row;row43,1881
   unsigned row;addrdec_t::row43,1881
   unsigned col;col44,1898
   unsigned col;addrdec_t::col44,1898
   unsigned burst;burst45,1915
   unsigned burst;addrdec_t::burst45,1915
   unsigned sub_partition; sub_partition47,1935
   unsigned sub_partition; addrdec_t::sub_partition47,1935
class linear_to_raw_address_translation {linear_to_raw_address_translation50,1967
   linear_to_raw_address_translation();linear_to_raw_address_translation52,2017
   linear_to_raw_address_translation();linear_to_raw_address_translation::linear_to_raw_address_translation52,2017
   void addrdec_setoption(option_parser_t opp);addrdec_setoption53,2057
   void addrdec_setoption(option_parser_t opp);linear_to_raw_address_translation::addrdec_setoption53,2057
   void init(unsigned int n_channel, unsigned int n_sub_partition_in_channel); init54,2105
   void init(unsigned int n_channel, unsigned int n_sub_partition_in_channel); linear_to_raw_address_translation::init54,2105
   void addrdec_tlx(new_addr_type addr, addrdec_t *tlx) const; addrdec_tlx57,2202
   void addrdec_tlx(new_addr_type addr, addrdec_t *tlx) const; linear_to_raw_address_translation::addrdec_tlx57,2202
   new_addr_type partition_address( new_addr_type addr ) const;partition_address58,2266
   new_addr_type partition_address( new_addr_type addr ) const;linear_to_raw_address_translation::partition_address58,2266
   void addrdec_parseoption(const char *option);addrdec_parseoption61,2340
   void addrdec_parseoption(const char *option);linear_to_raw_address_translation::addrdec_parseoption61,2340
   void sweep_test() const; // sanity check to ensure no overlappingsweep_test62,2389
   void sweep_test() const; // sanity check to ensure no overlappinglinear_to_raw_address_translation::sweep_test62,2389
      CHIP  = 0,CHIP65,2469
      CHIP  = 0,linear_to_raw_address_translation::CHIP65,2469
      BK    = 1,BK66,2486
      BK    = 1,linear_to_raw_address_translation::BK66,2486
      ROW   = 2,ROW67,2503
      ROW   = 2,linear_to_raw_address_translation::ROW67,2503
      COL   = 3,COL68,2520
      COL   = 3,linear_to_raw_address_translation::COL68,2520
      BURST = 4,BURST69,2537
      BURST = 4,linear_to_raw_address_translation::BURST69,2537
      N_ADDRDECN_ADDRDEC70,2554
      N_ADDRDEClinear_to_raw_address_translation::N_ADDRDEC70,2554
   const char *addrdec_option;addrdec_option73,2577
   const char *addrdec_option;linear_to_raw_address_translation::addrdec_option73,2577
   int gpgpu_mem_address_mask;gpgpu_mem_address_mask74,2608
   int gpgpu_mem_address_mask;linear_to_raw_address_translation::gpgpu_mem_address_mask74,2608
   bool run_test; run_test75,2639
   bool run_test; linear_to_raw_address_translation::run_test75,2639
   int ADDR_CHIP_S;ADDR_CHIP_S77,2659
   int ADDR_CHIP_S;linear_to_raw_address_translation::ADDR_CHIP_S77,2659
   unsigned char addrdec_mklow[N_ADDRDEC];addrdec_mklow78,2679
   unsigned char addrdec_mklow[N_ADDRDEC];linear_to_raw_address_translation::addrdec_mklow78,2679
   unsigned char addrdec_mkhigh[N_ADDRDEC];addrdec_mkhigh79,2722
   unsigned char addrdec_mkhigh[N_ADDRDEC];linear_to_raw_address_translation::addrdec_mkhigh79,2722
   new_addr_type addrdec_mask[N_ADDRDEC];addrdec_mask80,2766
   new_addr_type addrdec_mask[N_ADDRDEC];linear_to_raw_address_translation::addrdec_mask80,2766
   new_addr_type sub_partition_id_mask; sub_partition_id_mask81,2808
   new_addr_type sub_partition_id_mask; linear_to_raw_address_translation::sub_partition_id_mask81,2808
   unsigned int gap;gap83,2850
   unsigned int gap;linear_to_raw_address_translation::gap83,2850
   int m_n_channel;m_n_channel84,2871
   int m_n_channel;linear_to_raw_address_translation::m_n_channel84,2871
   int m_n_sub_partition_in_channel; m_n_sub_partition_in_channel85,2891
   int m_n_sub_partition_in_channel; linear_to_raw_address_translation::m_n_sub_partition_in_channel85,2891

gpgpu-sim/shader_trace.h,428
#define __SHADER_TRACE_H____SHADER_TRACE_H__30,1694
#define SHADER_PRINT_STR SHADER_PRINT_STR37,1762
#define SCHED_PRINT_STR SCHED_PRINT_STR38,1814
#define SHADER_DTRACE(SHADER_DTRACE39,1873
#define SHADER_DPRINTF(SHADER_DPRINTF44,2124
#define SCHED_DPRINTF(SCHED_DPRINTF56,2493
#define SHADER_DTRACE(SHADER_DTRACE69,2830
#define SHADER_DPRINTF(SHADER_DPRINTF70,2864
#define SCHED_DPRINTF(SCHED_DPRINTF71,2911

gpgpu-sim/stat-tool.h,16547
#define STAT_TOOL_HSTAT_TOOL_H29,1655
class snap_shot_trigger {snap_shot_trigger44,2139
   snap_shot_trigger(unsigned long long  interval) : m_snap_shot_interval(interval) {}snap_shot_trigger46,2173
   snap_shot_trigger(unsigned long long  interval) : m_snap_shot_interval(interval) {}snap_shot_trigger::snap_shot_trigger46,2173
   virtual ~snap_shot_trigger() {}~snap_shot_trigger47,2260
   virtual ~snap_shot_trigger() {}snap_shot_trigger::~snap_shot_trigger47,2260
   void try_snap_shot(unsigned long long  current_cycle) {try_snap_shot49,2299
   void try_snap_shot(unsigned long long  current_cycle) {snap_shot_trigger::try_snap_shot49,2299
   virtual void snap_shot(unsigned long long  current_cycle) = 0;snap_shot55,2489
   virtual void snap_shot(unsigned long long  current_cycle) = 0;snap_shot_trigger::snap_shot55,2489
   const unsigned long long & get_interval() const { return m_snap_shot_interval;}get_interval57,2556
   const unsigned long long & get_interval() const { return m_snap_shot_interval;}snap_shot_trigger::get_interval57,2556
   unsigned long long  m_snap_shot_interval;m_snap_shot_interval60,2651
   unsigned long long  m_snap_shot_interval;snap_shot_trigger::m_snap_shot_interval60,2651
class spill_log_interface {spill_log_interface69,2986
   spill_log_interface() {}spill_log_interface71,3022
   spill_log_interface() {}spill_log_interface::spill_log_interface71,3022
   virtual ~spill_log_interface() {}~spill_log_interface72,3050
   virtual ~spill_log_interface() {}spill_log_interface::~spill_log_interface72,3050
   virtual void spill(FILE *fout, bool final) = 0;spill74,3091
   virtual void spill(FILE *fout, bool final) = 0;spill_log_interface::spill74,3091
class thread_insn_span {thread_insn_span81,3358
   thread_insn_span(unsigned long long  cycle);thread_insn_span83,3391
   thread_insn_span(unsigned long long  cycle);thread_insn_span::thread_insn_span83,3391
   thread_insn_span(const thread_insn_span& other);thread_insn_span84,3439
   thread_insn_span(const thread_insn_span& other);thread_insn_span::thread_insn_span84,3439
   ~thread_insn_span();~thread_insn_span85,3491
   ~thread_insn_span();thread_insn_span::~thread_insn_span85,3491
   thread_insn_span& operator=(const thread_insn_span& other);operator =87,3519
   thread_insn_span& operator=(const thread_insn_span& other);thread_insn_span::operator =87,3519
   thread_insn_span& operator+=(const thread_insn_span& other);operator +=88,3582
   thread_insn_span& operator+=(const thread_insn_span& other);thread_insn_span::operator +=88,3582
   void set_span( address_type pc );set_span89,3646
   void set_span( address_type pc );thread_insn_span::set_span89,3646
   void reset(unsigned long long  cycle);reset90,3683
   void reset(unsigned long long  cycle);thread_insn_span::reset90,3683
   void print_span(FILE *fout) const;print_span92,3729
   void print_span(FILE *fout) const;thread_insn_span::print_span92,3729
   void print_histo(FILE *fout) const;print_histo93,3767
   void print_histo(FILE *fout) const;thread_insn_span::print_histo93,3767
   void print_sparse_histo(FILE *fout) const;print_sparse_histo94,3806
   void print_sparse_histo(FILE *fout) const;thread_insn_span::print_sparse_histo94,3806
   void print_sparse_histo(gzFile fout) const;print_sparse_histo95,3852
   void print_sparse_histo(gzFile fout) const;thread_insn_span::print_sparse_histo95,3852
   typedef tr1_hash_map<address_type, int> span_count_map;span_count_map98,3910
   typedef tr1_hash_map<address_type, int> span_count_map;thread_insn_span::span_count_map98,3910
   unsigned long long  m_cycle;m_cycle99,3969
   unsigned long long  m_cycle;thread_insn_span::m_cycle99,3969
   span_count_map m_insn_span_count;m_insn_span_count100,4001
   span_count_map m_insn_span_count;thread_insn_span::m_insn_span_count100,4001
class thread_CFlocality : public snap_shot_trigger, public spill_log_interface {thread_CFlocality103,4042
   thread_CFlocality(std::string name, unsigned long long  snap_shot_interval, thread_CFlocality105,4131
   thread_CFlocality(std::string name, unsigned long long  snap_shot_interval, thread_CFlocality::thread_CFlocality105,4131
   ~thread_CFlocality();~thread_CFlocality107,4307
   ~thread_CFlocality();thread_CFlocality::~thread_CFlocality107,4307
   void update_thread_pc( int thread_id, address_type pc );update_thread_pc109,4336
   void update_thread_pc( int thread_id, address_type pc );thread_CFlocality::update_thread_pc109,4336
   void snap_shot(unsigned long long  current_cycle);snap_shot110,4396
   void snap_shot(unsigned long long  current_cycle);thread_CFlocality::snap_shot110,4396
   void spill(FILE *fout, bool final);spill111,4450
   void spill(FILE *fout, bool final);thread_CFlocality::spill111,4450
   void print_visualizer(FILE *fout);print_visualizer113,4493
   void print_visualizer(FILE *fout);thread_CFlocality::print_visualizer113,4493
   void print_visualizer(gzFile fout);print_visualizer114,4531
   void print_visualizer(gzFile fout);thread_CFlocality::print_visualizer114,4531
   void print_span(FILE *fout) const;print_span115,4570
   void print_span(FILE *fout) const;thread_CFlocality::print_span115,4570
   void print_histo(FILE *fout) const;print_histo116,4608
   void print_histo(FILE *fout) const;thread_CFlocality::print_histo116,4608
   std::string m_name;m_name118,4656
   std::string m_name;thread_CFlocality::m_name118,4656
   int m_nthreads;m_nthreads120,4680
   int m_nthreads;thread_CFlocality::m_nthreads120,4680
   std::vector<address_type> m_thread_pc;m_thread_pc121,4699
   std::vector<address_type> m_thread_pc;thread_CFlocality::m_thread_pc121,4699
   unsigned long long  m_cycle;m_cycle123,4745
   unsigned long long  m_cycle;thread_CFlocality::m_cycle123,4745
   thread_insn_span m_thd_span;m_thd_span124,4777
   thread_insn_span m_thd_span;thread_CFlocality::m_thd_span124,4777
   std::list<thread_insn_span> m_thd_span_archive;m_thd_span_archive125,4809
   std::list<thread_insn_span> m_thd_span_archive;thread_CFlocality::m_thd_span_archive125,4809
class insn_warp_occ_logger {insn_warp_occ_logger132,5094
   insn_warp_occ_logger(int simd_width)insn_warp_occ_logger134,5131
   insn_warp_occ_logger(int simd_width)insn_warp_occ_logger::insn_warp_occ_logger134,5131
   insn_warp_occ_logger(const insn_warp_occ_logger& other)insn_warp_occ_logger139,5301
   insn_warp_occ_logger(const insn_warp_occ_logger& other)insn_warp_occ_logger::insn_warp_occ_logger139,5301
   ~insn_warp_occ_logger() {}~insn_warp_occ_logger144,5526
   ~insn_warp_occ_logger() {}insn_warp_occ_logger::~insn_warp_occ_logger144,5526
   insn_warp_occ_logger& operator=(const insn_warp_occ_logger& p) {operator =146,5557
   insn_warp_occ_logger& operator=(const insn_warp_occ_logger& p) {insn_warp_occ_logger::operator =146,5557
   void set_id(int id) { m_id = id; }set_id152,5744
   void set_id(int id) { m_id = id; }insn_warp_occ_logger::set_id152,5744
   void log(address_type pc, int warp_occ) {log154,5786
   void log(address_type pc, int warp_occ) {insn_warp_occ_logger::log154,5786
   void print(FILE *fout) const print160,6013
   void print(FILE *fout) const insn_warp_occ_logger::print160,6013
   int m_simd_width;m_simd_width171,6264
   int m_simd_width;insn_warp_occ_logger::m_simd_width171,6264
   std::vector<linear_histogram> m_insn_warp_occ;m_insn_warp_occ172,6285
   std::vector<linear_histogram> m_insn_warp_occ;insn_warp_occ_logger::m_insn_warp_occ172,6285
   int m_id;m_id173,6335
   int m_id;insn_warp_occ_logger::m_id173,6335
   static int s_ids;s_ids174,6348
   static int s_ids;insn_warp_occ_logger::s_ids174,6348
class linear_histogram_snapshot {linear_histogram_snapshot182,6582
   linear_histogram_snapshot(int n_bins, unsigned long long  cycle) linear_histogram_snapshot184,6624
   linear_histogram_snapshot(int n_bins, unsigned long long  cycle) linear_histogram_snapshot::linear_histogram_snapshot184,6624
   linear_histogram_snapshot(const linear_histogram_snapshot& other) linear_histogram_snapshot189,6767
   linear_histogram_snapshot(const linear_histogram_snapshot& other) linear_histogram_snapshot::linear_histogram_snapshot189,6767
   ~linear_histogram_snapshot() { }~linear_histogram_snapshot194,6934
   ~linear_histogram_snapshot() { }linear_histogram_snapshot::~linear_histogram_snapshot194,6934
   void addsample(int pos) {addsample196,6974
   void addsample(int pos) {linear_histogram_snapshot::addsample196,6974
   void subsample(int pos) {subsample201,7103
   void subsample(int pos) {linear_histogram_snapshot::subsample201,7103
   void reset(unsigned long long  cycle) {reset206,7232
   void reset(unsigned long long  cycle) {linear_histogram_snapshot::reset206,7232
   void set_cycle(unsigned long long  cycle) { m_cycle = cycle; }set_cycle211,7370
   void set_cycle(unsigned long long  cycle) { m_cycle = cycle; }linear_histogram_snapshot::set_cycle211,7370
   void print(FILE *fout) const {print213,7440
   void print(FILE *fout) const {linear_histogram_snapshot::print213,7440
   void print_visualizer(FILE *fout) const {print_visualizer220,7655
   void print_visualizer(FILE *fout) const {linear_histogram_snapshot::print_visualizer220,7655
   void print_visualizer(gzFile fout) const {print_visualizer226,7837
   void print_visualizer(gzFile fout) const {linear_histogram_snapshot::print_visualizer226,7837
   unsigned long long  m_cycle;m_cycle233,8030
   unsigned long long  m_cycle;linear_histogram_snapshot::m_cycle233,8030
   std::vector<int> m_linear_histogram;m_linear_histogram234,8062
   std::vector<int> m_linear_histogram;linear_histogram_snapshot::m_linear_histogram234,8062
class linear_histogram_logger : public snap_shot_trigger, public spill_log_interface {linear_histogram_logger237,8106
   linear_histogram_logger(int n_bins, linear_histogram_logger239,8201
   linear_histogram_logger(int n_bins, linear_histogram_logger::linear_histogram_logger239,8201
   linear_histogram_logger(const linear_histogram_logger& other);linear_histogram_logger244,8480
   linear_histogram_logger(const linear_histogram_logger& other);linear_histogram_logger::linear_histogram_logger244,8480
   ~linear_histogram_logger();~linear_histogram_logger246,8550
   ~linear_histogram_logger();linear_histogram_logger::~linear_histogram_logger246,8550
   void set_id(int id) { m_id = id; }set_id248,8585
   void set_id(int id) { m_id = id; }linear_histogram_logger::set_id248,8585
   void log(int pos) { m_curr_lin_hist.addsample(pos); }log249,8623
   void log(int pos) { m_curr_lin_hist.addsample(pos); }linear_histogram_logger::log249,8623
   void unlog(int pos) { m_curr_lin_hist.subsample(pos); }unlog250,8680
   void unlog(int pos) { m_curr_lin_hist.subsample(pos); }linear_histogram_logger::unlog250,8680
   void snap_shot(unsigned long long  current_cycle);snap_shot251,8739
   void snap_shot(unsigned long long  current_cycle);linear_histogram_logger::snap_shot251,8739
   void spill(FILE *fout, bool final); spill252,8793
   void spill(FILE *fout, bool final); linear_histogram_logger::spill252,8793
   void print(FILE *fout) const;print254,8834
   void print(FILE *fout) const;linear_histogram_logger::print254,8834
   void print_visualizer(FILE *fout);print_visualizer255,8867
   void print_visualizer(FILE *fout);linear_histogram_logger::print_visualizer255,8867
   void print_visualizer(gzFile fout);print_visualizer256,8905
   void print_visualizer(gzFile fout);linear_histogram_logger::print_visualizer256,8905
   int m_n_bins;m_n_bins259,8954
   int m_n_bins;linear_histogram_logger::m_n_bins259,8954
   linear_histogram_snapshot m_curr_lin_hist;m_curr_lin_hist260,8971
   linear_histogram_snapshot m_curr_lin_hist;linear_histogram_logger::m_curr_lin_hist260,8971
   std::list<linear_histogram_snapshot> m_lin_hist_archive;m_lin_hist_archive261,9017
   std::list<linear_histogram_snapshot> m_lin_hist_archive;linear_histogram_logger::m_lin_hist_archive261,9017
   unsigned long long  m_cycle;m_cycle262,9077
   unsigned long long  m_cycle;linear_histogram_logger::m_cycle262,9077
   bool m_reset_at_snap_shot;m_reset_at_snap_shot263,9109
   bool m_reset_at_snap_shot;linear_histogram_logger::m_reset_at_snap_shot263,9109
   std::string m_name;m_name264,9139
   std::string m_name;linear_histogram_logger::m_name264,9139
   int m_id;m_id265,9162
   int m_id;linear_histogram_logger::m_id265,9162
   static int s_ids;s_ids266,9175
   static int s_ids;linear_histogram_logger::s_ids266,9175
void try_snap_shot (unsigned long long  current_cycle);try_snap_shot269,9200
void set_spill_interval (unsigned long long  interval);set_spill_interval270,9256
void spill_log_to_file (FILE *fout, int final, unsigned long long  current_cycle);spill_log_to_file271,9312
void create_thread_CFlogger( int n_loggers, int n_threads, address_type start_pc, unsigned long long  logging_interval);create_thread_CFlogger273,9396
void destroy_thread_CFlogger( );destroy_thread_CFlogger274,9517
void cflog_update_thread_pc( int logger_id, int thread_id, address_type pc );cflog_update_thread_pc275,9550
void cflog_snapshot( int logger_id, unsigned long long  cycle );cflog_snapshot276,9628
void cflog_print(FILE *fout);cflog_print277,9693
void cflog_print_path_expression(FILE *fout);cflog_print_path_expression278,9723
void cflog_visualizer_print(FILE *fout);cflog_visualizer_print279,9769
void cflog_visualizer_gzprint(gzFile fout);cflog_visualizer_gzprint280,9810
void insn_warp_occ_create( int n_loggers, int simd_width );insn_warp_occ_create282,9855
void insn_warp_occ_log( int logger_id, address_type pc, int warp_occ );insn_warp_occ_log283,9915
void insn_warp_occ_print( FILE *fout );insn_warp_occ_print284,9987
void shader_warp_occ_create( int n_loggers, int simd_width, unsigned long long  logging_interval );shader_warp_occ_create287,10029
void shader_warp_occ_log( int logger_id, int warp_occ );shader_warp_occ_log288,10129
void shader_warp_occ_snapshot( int logger_id, unsigned long long  current_cycle );shader_warp_occ_snapshot289,10186
void shader_warp_occ_print( FILE *fout );shader_warp_occ_print290,10269
void shader_mem_acc_create( int n_loggers, int n_dram, int n_bank, unsigned long long  logging_interval );shader_mem_acc_create293,10313
void shader_mem_acc_log( int logger_id, int dram_id, int bank, char rw );shader_mem_acc_log294,10420
void shader_mem_acc_snapshot( int logger_id, unsigned long long  current_cycle );shader_mem_acc_snapshot295,10494
void shader_mem_acc_print( FILE *fout );shader_mem_acc_print296,10576
void shader_mem_lat_create( int n_loggers, unsigned long long  logging_interval );shader_mem_lat_create299,10619
void shader_mem_lat_log( int logger_id, int latency );shader_mem_lat_log300,10702
void shader_mem_lat_snapshot( int logger_id, unsigned long long  current_cycle );shader_mem_lat_snapshot301,10757
void shader_mem_lat_print( FILE *fout );shader_mem_lat_print302,10839
int get_shader_normal_cache_id();get_shader_normal_cache_id305,10882
int get_shader_texture_cache_id();get_shader_texture_cache_id306,10916
int get_shader_constant_cache_id();get_shader_constant_cache_id307,10951
int get_shader_instruction_cache_id();get_shader_instruction_cache_id308,10987
void shader_cache_access_create( int n_loggers, int n_types, unsigned long long  logging_interval );shader_cache_access_create309,11026
void shader_cache_access_log( int logger_id, int type, int miss);shader_cache_access_log310,11127
void shader_cache_access_unlog( int logger_id, int type, int miss);shader_cache_access_unlog311,11193
void shader_cache_access_print( FILE *fout );shader_cache_access_print312,11261
void shader_CTA_count_create( int n_shaders, unsigned long long  logging_interval);shader_CTA_count_create315,11309
void shader_CTA_count_log( int shader_id, int nCTAadded );shader_CTA_count_log316,11393
void shader_CTA_count_unlog( int shader_id, int nCTAdone );shader_CTA_count_unlog317,11452
void shader_CTA_count_resetnow( );shader_CTA_count_resetnow318,11512
void shader_CTA_count_print( FILE *fout );shader_CTA_count_print319,11547
void shader_CTA_count_visualizer_print( FILE *fout );shader_CTA_count_visualizer_print320,11590
void shader_CTA_count_visualizer_gzprint(gzFile fout);shader_CTA_count_visualizer_gzprint321,11644

gpuwattch/mcpatXeonCore.mk,529
TARGET = mcpatXeonCoreTARGET1,0
SHELL = /bin/shSHELL2,23
  NTHREADS = 4NTHREADS7,99
LIBS = LIBS11,122
INCS = -lmINCS12,130
  DBG = -Wall DBG15,160
  OPT = -ggdb -g -O0 -DNTHREADS=1 -IcactiOPT16,175
  DBG = DBG18,222
  OPT = -O3 -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS) -IcactiOPT19,231
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS24,400
CXX = g++ -m32CXX25,447
CC  = gcc -m32CC26,462
VPATH = cactiVPATH28,478
SRCS  = \SRCS30,493
OBJS = $(patsubst %.cc,obj_$(TAG)/%.o,$(SRCS))OBJS64,1007

gpuwattch/memoryctrl.cc,3282
MCBackend::MCBackend(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCBackend78,4265
MCBackend::MCBackend(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCBackend::MCBackend78,4265
void MCBackend::compute()compute90,4485
void MCBackend::compute()MCBackend::compute90,4485
void MCBackend::computeEnergy(bool is_tdp)computeEnergy145,8377
void MCBackend::computeEnergy(bool is_tdp)MCBackend::computeEnergy145,8377
MCPHY::MCPHY(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCPHY181,9516
MCPHY::MCPHY(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCPHY::MCPHY181,9516
void MCPHY::compute()compute191,9726
void MCPHY::compute()MCPHY::compute191,9726
void MCPHY::computeEnergy(bool is_tdp)computeEnergy249,12980
void MCPHY::computeEnergy(bool is_tdp)MCPHY::computeEnergy249,12980
MCFrontEnd::MCFrontEnd(ParseXML *XML_interface,InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCFrontEnd290,14475
MCFrontEnd::MCFrontEnd(ParseXML *XML_interface,InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_)MCFrontEnd::MCFrontEnd290,14475
void DRAM::computeEnergy(bool is_tdp)computeEnergy483,23871
void DRAM::computeEnergy(bool is_tdp)DRAM::computeEnergy483,23871
void MCFrontEnd::computeEnergy(bool is_tdp)computeEnergy501,24356
void MCFrontEnd::computeEnergy(bool is_tdp)MCFrontEnd::computeEnergy501,24356
 #define COALESCE_SCALE COALESCE_SCALE610,30602
void MCFrontEnd::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy639,32163
void MCFrontEnd::displayEnergy(uint32_t indent,int plevel,bool is_tdp)MCFrontEnd::displayEnergy639,32163
DRAM::DRAM(ParseXML *XML_interface,InputParameter* interface_ip_, enum Dram_type dram_type_)DRAM722,37901
DRAM::DRAM(ParseXML *XML_interface,InputParameter* interface_ip_, enum Dram_type dram_type_)DRAM::DRAM722,37901
MemoryController::MemoryController(ParseXML *XML_interface,InputParameter* interface_ip_, enum MemoryCtrl_type mc_type_,enum Dram_type dram_type_)MemoryController731,38095
MemoryController::MemoryController(ParseXML *XML_interface,InputParameter* interface_ip_, enum MemoryCtrl_type mc_type_,enum Dram_type dram_type_)MemoryController::MemoryController731,38095
void MemoryController::computeEnergy(bool is_tdp)computeEnergy799,41120
void MemoryController::computeEnergy(bool is_tdp)MemoryController::computeEnergy799,41120
void MemoryController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy846,42580
void MemoryController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)MemoryController::displayEnergy846,42580
void DRAM::set_dram_param()set_dram_param906,46044
void DRAM::set_dram_param()DRAM::set_dram_param906,46044
void MemoryController::set_mc_param()set_mc_param919,46525
void MemoryController::set_mc_param()MemoryController::set_mc_param919,46525
MCFrontEnd ::~MCFrontEnd(){~MCFrontEnd978,49440
MCFrontEnd ::~MCFrontEnd(){MCFrontEnd::~MCFrontEnd978,49440
MemoryController ::~MemoryController(){~MemoryController986,49731
MemoryController ::~MemoryController(){MemoryController::~MemoryController986,49731

gpuwattch/mcpat.mk,713
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpuwattchOUTPUT_DIR2,1
TARGET = mcpatTARGET3,43
SHELL = /bin/shSHELL4,58
  NTHREADS = 4NTHREADS9,134
LIBS = -I/usr/lib/ -I/usr/lib64/LIBS13,157
INCS = -lmINCS14,190
CC=CC16,202
CXX=CXX17,206
	CXX = g++ -m64CXX20,249
	CC  = gcc -m64CC21,265
	CXX = g++ -m32CXX23,287
	CC  = gcc -m32CC24,303
  DBG = -Wall DBG28,345
  OPT = -ggdb -fPIC -g -O0 -DNTHREADS=1 -Icacti -lzOPT29,360
  DBG = DBG31,417
  OPT = -O3 -fPIC -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS) -Icacti -lzOPT32,426
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS37,605
VPATH = cactiVPATH42,656
SRCS  = \SRCS44,671
OBJS = $(patsubst %.cc,$(OUTPUT_DIR)/%.o,$(SRCS))OBJS81,1203

gpuwattch/version.h,151
#define VERSION_H_VERSION_H_33,1875
#define VER_MAJOR	VER_MAJOR35,1895
#define VER_MINOR	VER_MINOR36,1935
#define VER_UPDATE	VER_UPDATE38,1957

gpuwattch/sharedcache.cc,770
SharedCache::SharedCache(ParseXML* XML_interface, int ithCache_, InputParameter* interface_ip_, enum cache_level cacheL_)SharedCache50,2187
SharedCache::SharedCache(ParseXML* XML_interface, int ithCache_, InputParameter* interface_ip_, enum cache_level cacheL_)SharedCache::SharedCache50,2187
void SharedCache::computeEnergy(bool is_tdp)computeEnergy601,28652
void SharedCache::computeEnergy(bool is_tdp)SharedCache::computeEnergy601,28652
void SharedCache::displayEnergy(uint32_t indent,bool is_tdp)displayEnergy851,42636
void SharedCache::displayEnergy(uint32_t indent,bool is_tdp)SharedCache::displayEnergy851,42636
void SharedCache::set_cache_param()set_cache_param1073,55843
void SharedCache::set_cache_param()SharedCache::set_cache_param1073,55843

gpuwattch/noc.h,3663
#define NOC_H_NOC_H_40,2325
class NoC :public Component {NoC49,2513
	ParseXML *XML;XML52,2554
	ParseXML *XML;NoC::XML52,2554
	int  ithNoC;ithNoC53,2570
	int  ithNoC;NoC::ithNoC53,2570
	InputParameter interface_ip;interface_ip54,2584
	InputParameter interface_ip;NoC::interface_ip54,2584
	double link_len;link_len55,2614
	double link_len;NoC::link_len55,2614
	double executionTime;executionTime56,2632
	double executionTime;NoC::executionTime56,2632
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;NoC::scktRatio57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;NoC::chip_PR_overhead57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead57,2655
	double scktRatio, chip_PR_overhead, macro_PR_overhead;NoC::macro_PR_overhead57,2655
	MCPAT_Router * router;router58,2711
	MCPAT_Router * router;NoC::router58,2711
	interconnect * link_bus;link_bus59,2735
	interconnect * link_bus;NoC::link_bus59,2735
	NoCParam  nocdynp;nocdynp60,2761
	NoCParam  nocdynp;NoC::nocdynp60,2761
	uca_org_t local_result;local_result61,2781
	uca_org_t local_result;NoC::local_result61,2781
	statsDef       tdp_stats;tdp_stats62,2806
	statsDef       tdp_stats;NoC::tdp_stats62,2806
	statsDef       rtp_stats;rtp_stats63,2833
	statsDef       rtp_stats;NoC::rtp_stats63,2833
	statsDef       stats_t;stats_t64,2860
	statsDef       stats_t;NoC::stats_t64,2860
	powerDef       power_t;power_t65,2885
	powerDef       power_t;NoC::power_t65,2885
	Component      link_bus_tot_per_Router;link_bus_tot_per_Router66,2910
	Component      link_bus_tot_per_Router;NoC::link_bus_tot_per_Router66,2910
	bool link_bus_exist;link_bus_exist67,2951
	bool link_bus_exist;NoC::link_bus_exist67,2951
	bool router_exist;router_exist68,2973
	bool router_exist;NoC::router_exist68,2973
	string name, link_name;name69,2993
	string name, link_name;NoC::name69,2993
	string name, link_name;link_name69,2993
	string name, link_name;NoC::link_name69,2993
	double M_traffic_pattern;M_traffic_pattern70,3018
	double M_traffic_pattern;NoC::M_traffic_pattern70,3018
	NoC(ParseXML *XML_interface, int ithNoC_, InputParameter* interface_ip_, double M_traffic_pattern_ = 0.6,double link_len_=0);NoC71,3045
	NoC(ParseXML *XML_interface, int ithNoC_, InputParameter* interface_ip_, double M_traffic_pattern_ = 0.6,double link_len_=0);NoC::NoC71,3045
	void set_noc_param();set_noc_param72,3172
	void set_noc_param();NoC::set_noc_param72,3172
	void computeEnergy(bool is_tdp=true);computeEnergy73,3195
	void computeEnergy(bool is_tdp=true);NoC::computeEnergy73,3195
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy74,3234
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);NoC::displayEnergy74,3234
	void init_link_bus(double link_len_);init_link_bus75,3311
	void init_link_bus(double link_len_);NoC::init_link_bus75,3311
	void init_router();init_router76,3350
	void init_router();NoC::init_router76,3350
	void computeEnergy_link_bus(bool is_tdp=true);computeEnergy_link_bus77,3371
	void computeEnergy_link_bus(bool is_tdp=true);NoC::computeEnergy_link_bus77,3371
	void displayEnergy_link_bus(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy_link_bus78,3419
	void displayEnergy_link_bus(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);NoC::displayEnergy_link_bus78,3419
	~NoC();~NoC79,3505
	~NoC();NoC::~NoC79,3505

gpuwattch/globalvar.h,148
#define GLOBALVAR_H_GLOBALVAR_H_34,1878
#define EXTERNEXTERN37,1918
#define EXTERN EXTERN39,1939
EXTERN bool opt_for_clk;opt_for_clk42,1969

gpuwattch/iocontrollers.cc,2238
NIUController::NIUController(ParseXML *XML_interface,InputParameter* interface_ip_)NIUController72,3266
NIUController::NIUController(ParseXML *XML_interface,InputParameter* interface_ip_)NIUController::NIUController72,3266
void NIUController::computeEnergy(bool is_tdp)computeEnergy151,8032
void NIUController::computeEnergy(bool is_tdp)NIUController::computeEnergy151,8032
void NIUController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy168,8271
void NIUController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)NIUController::displayEnergy168,8271
void NIUController::set_niu_param()set_niu_param193,9166
void NIUController::set_niu_param()NIUController::set_niu_param193,9166
PCIeController::PCIeController(ParseXML *XML_interface,InputParameter* interface_ip_)PCIeController204,9582
PCIeController::PCIeController(ParseXML *XML_interface,InputParameter* interface_ip_)PCIeController::PCIeController204,9582
void PCIeController::computeEnergy(bool is_tdp)computeEnergy278,13750
void PCIeController::computeEnergy(bool is_tdp)PCIeController::computeEnergy278,13750
void PCIeController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy295,13992
void PCIeController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)PCIeController::displayEnergy295,13992
void PCIeController::set_pcie_param()set_pcie_param320,14891
void PCIeController::set_pcie_param()PCIeController::set_pcie_param320,14891
FlashController::FlashController(ParseXML *XML_interface,InputParameter* interface_ip_)FlashController334,15427
FlashController::FlashController(ParseXML *XML_interface,InputParameter* interface_ip_)FlashController::FlashController334,15427
void FlashController::computeEnergy(bool is_tdp)computeEnergy386,18189
void FlashController::computeEnergy(bool is_tdp)FlashController::computeEnergy386,18189
void FlashController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy403,18428
void FlashController::displayEnergy(uint32_t indent,int plevel,bool is_tdp)FlashController::displayEnergy403,18428
void FlashController::set_fc_param()set_fc_param428,19357
void FlashController::set_fc_param()FlashController::set_fc_param428,19357

gpuwattch/arch_const.h,7484
#define ARCH_CONST_H_ARCH_CONST_H_33,1878
	unsigned int capacity;capacity36,1917
	unsigned int capacity;__anon6::capacity36,1917
	unsigned int assoc;//fullyassoc37,1941
	unsigned int assoc;//fully__anon6::assoc37,1941
	unsigned int blocksize;blocksize38,1969
	unsigned int blocksize;__anon6::blocksize38,1969
} array_inputs;array_inputs39,1994
const int  			number_of_cores =	8;number_of_cores43,2134
const int  			number_of_L2s 	=	1;number_of_L2s44,2169
const int 			number_of_L3s	=	1;number_of_L3s45,2203
const int 			number_of_NoCs	=	1;number_of_NoCs46,2235
const double 		archi_F_sz_nm	=	90.0;archi_F_sz_nm48,2269
const unsigned int 	dev_type		=	0;dev_type49,2306
const double 		CLOCKRATE 		= 	1.2*1e9;CLOCKRATE50,2341
const double 		AF 				= 	0.5;AF51,2380
const bool			embedded		=	false; //NEWembedded53,2444
const bool 			homogeneous_cores	= 	true;homogeneous_cores55,2483
const bool 			temperature		=	360;temperature56,2524
const int			number_cache_levels	=	3;number_cache_levels57,2558
const int			L1_property		=	0; //private 0; coherent 1, shared 2.L1_property58,2595
const int		 	L2_property		=	2;L2_property59,2660
const bool	    	homogeneous_L2s	=	true;homogeneous_L2s60,2691
const bool		    L3_property		= 	2;L3_property61,2731
const bool 			homogeneous_L3s	=	true;homogeneous_L3s62,2766
const double 		Max_area_deviation	=	50;Max_area_deviation63,2804
const double	    Max_dynamic_deviation	=50; //NewMax_dynamic_deviation64,2844
const int 			opt_dynamic_power	=	1;opt_dynamic_power65,2894
const int 			opt_lakage_power	=	0;opt_lakage_power66,2930
const int		 	opt_area			=	0;opt_area67,2965
const int			interconnect_projection_type	=	0;interconnect_projection_type68,2994
const int opcode_length			= 	8;//Niagaraopcode_length72,3103
const int reg_length			=	5;//Niagarareg_length73,3144
const int instruction_length	=	32;//Niagarainstruction_length74,3181
const int data_width			=	64;data_width75,3225
const int opcode_length			= 	8;//16;//Niagaraopcode_length77,3260
const int reg_length			=	7;//Niagarareg_length78,3306
const int instruction_length	=	32;//Niagarainstruction_length79,3343
const int data_width			=	64;data_width80,3387
const int itlbsize=512;itlbsize86,3441
const int itlbassoc=0;//fullyitlbassoc87,3465
const int itlbblocksize=8;itlbblocksize88,3495
const int icachesize=32768;icachesize90,3531
const int icacheassoc=4;icacheassoc91,3559
const int icacheblocksize=32;icacheblocksize92,3584
const int dtlbsize=512;dtlbsize94,3621
const int dtlbassoc=0;//fullydtlbassoc95,3645
const int dtlbblocksize=8;dtlbblocksize96,3675
const int dcachesize=32768;dcachesize98,3711
const int dcacheassoc=4;dcacheassoc99,3739
const int dcacheblocksize=32;dcacheblocksize100,3764
const int dcache_write_buffers=8;dcache_write_buffers101,3794
const int numIBEntries			=	64;numIBEntries105,3855
const int IBsize				=	64;//2*4*instruction_length/8*2;IBsize106,3886
const int IBassoc				=	0;//In Niagara it is still fully associIBassoc107,3941
const int IBblocksize			=	4;IBblocksize108,4004
const int IFBsize=128;//IFBsize111,4084
const int IFBassoc=0;//In Niagara it is still fully associIFBassoc112,4109
const int IFBblocksize=4;IFBblocksize113,4168
const int icache_write_buffers=8;icache_write_buffers118,4198
const int regfilesize=5760;regfilesize121,4253
const int regfileassoc=1;regfileassoc122,4281
const int regfileblocksize=18;regfileblocksize123,4307
const int regwinsize=256;regwinsize125,4352
const int regwinassoc=1;regwinassoc126,4378
const int regwinblocksize=8;regwinblocksize127,4403
const int lsqsize=512;lsqsize132,4455
const int lsqassoc=0;lsqassoc133,4478
const int lsqblocksize=8;lsqblocksize134,4500
const int dfqsize=1024;dfqsize137,4549
const int dfqassoc=1;dfqassoc138,4573
const int dfqblocksize=16;dfqblocksize139,4595
const int l2cachesize=262144;l2cachesize143,4659
const int l2cacheassoc=16;l2cacheassoc144,4689
const int l2cacheblocksize=64;l2cacheblocksize145,4716
const int l2dirsize=1024;l2dirsize148,4763
const int l2dirassoc=0;l2dirassoc149,4789
const int l2dirblocksize=2;l2dirblocksize150,4813
const int PCX_NUMBER_INPUT_PORTS_CROSSBAR = 8;PCX_NUMBER_INPUT_PORTS_CROSSBAR154,4859
const int PCX_NUMBER_OUTPUT_PORTS_CROSSBAR = 9;PCX_NUMBER_OUTPUT_PORTS_CROSSBAR155,4906
const int PCX_NUMBER_SIGNALS_PER_PORT_CROSSBAR =144;PCX_NUMBER_SIGNALS_PER_PORT_CROSSBAR156,4954
const int pcx_buffersize=1024;pcx_buffersize158,5024
const int pcx_bufferassoc=1;pcx_bufferassoc159,5055
const int pcx_bufferblocksize=32;pcx_bufferblocksize160,5084
const int pcx_numbuffer=5;pcx_numbuffer161,5118
const int pcx_arbsize=128;pcx_arbsize163,5159
const int pcx_arbassoc=1;pcx_arbassoc164,5186
const int pcx_arbblocksize=2;pcx_arbblocksize165,5212
const int pcx_numarb=5;pcx_numarb166,5242
const int CPX_NUMBER_INPUT_PORTS_CROSSBAR = 5;CPX_NUMBER_INPUT_PORTS_CROSSBAR169,5273
const int CPX_NUMBER_OUTPUT_PORTS_CROSSBAR = 8;CPX_NUMBER_OUTPUT_PORTS_CROSSBAR170,5320
const int CPX_NUMBER_SIGNALS_PER_PORT_CROSSBAR =150;CPX_NUMBER_SIGNALS_PER_PORT_CROSSBAR171,5368
const int cpx_buffersize=1024;cpx_buffersize173,5438
const int cpx_bufferassoc=1;cpx_bufferassoc174,5469
const int cpx_bufferblocksize=32;cpx_bufferblocksize175,5498
const int cpx_numbuffer=8;cpx_numbuffer176,5532
const int cpx_arbsize=128;cpx_arbsize178,5573
const int cpx_arbassoc=1;cpx_arbassoc179,5600
const int cpx_arbblocksize=2;cpx_arbblocksize180,5626
const int cpx_numarb=8;cpx_numarb181,5656
const int numPhysFloatRegs=256;numPhysFloatRegs187,5685
const int numPhysIntRegs=32;numPhysIntRegs188,5717
const int numROBEntries=192;numROBEntries189,5746
const int umRobs=1;umRobs190,5775
const int BTBEntries=4096;BTBEntries192,5796
const int BTBTagSize=16;BTBTagSize193,5823
const int LFSTSize=1024;LFSTSize194,5848
const int LQEntries=32;LQEntries195,5873
const int RASSize=16;RASSize196,5897
const int SQEntries=32;SQEntries197,5919
const int SSITSize=1024;SSITSize198,5943
const int activity=0;activity199,5968
const int backComSize=5;backComSize200,5990
const int cachePorts=200;cachePorts201,6015
const int choiceCtrBits=2;choiceCtrBits202,6041
const int choicePredictorSize=8192;choicePredictorSize203,6068
const int commitWidth=8;commitWidth206,6106
const int decodeWidth=8;decodeWidth207,6131
const int dispatchWidth=8;dispatchWidth208,6156
const int fetchWidth=8;fetchWidth209,6183
const int issueWidth=1;issueWidth210,6207
const int renameWidth=8;renameWidth211,6231
const int globalCtrBits=2;globalCtrBits214,6291
const int globalHistoryBits=13;globalHistoryBits215,6318
const int globalPredictorSize=8192;globalPredictorSize216,6350
const int localCtrBits=2;localCtrBits220,6389
const int localHistoryBits=11;localHistoryBits221,6415
const int localHistoryTableSize=2048;localHistoryTableSize222,6446
const int localPredictorSize=2048;localPredictorSize223,6484
const double Woutdrvnandn	=30 *0.09;//(24.0 * LSCALE)Woutdrvnandn225,6520
const double Woutdrvnandp	=12.5 *0.09;//(10.0 * LSCALE)Woutdrvnandp226,6574
const double Woutdrvnorn	=7.5*0.09;//(6.0 * LSCALE)Woutdrvnorn227,6630
const double Woutdrvnorp  =50 * 0.09;//	(40.0 * LSCALE)Woutdrvnorp228,6682
const double Woutdrivern	=60*0.09;//(48.0 * LSCALE)Woutdrivern229,6738
const double Woutdriverp	=100 * 0.09;//(80.0 * LSCALE)Woutdriverp230,6790

gpuwattch/iocontrollers.h,4085
#define IOCONTROLLERS_H_IOCONTROLLERS_H_32,1880
class NIUController : public Component {NIUController45,2118
	ParseXML *XML;XML47,2169
	ParseXML *XML;NIUController::XML47,2169
	InputParameter interface_ip;interface_ip48,2185
	InputParameter interface_ip;NIUController::interface_ip48,2185
    NIUParam  niup;niup49,2215
    NIUParam  niup;NIUController::niup49,2215
    powerDef power_t;power_t50,2235
    powerDef power_t;NIUController::power_t50,2235
    uca_org_t local_result;local_result51,2257
    uca_org_t local_result;NIUController::local_result51,2257
    NIUController(ParseXML *XML_interface,InputParameter* interface_ip_);NIUController52,2285
    NIUController(ParseXML *XML_interface,InputParameter* interface_ip_);NIUController::NIUController52,2285
    void set_niu_param();set_niu_param53,2359
    void set_niu_param();NIUController::set_niu_param53,2359
    void computeEnergy(bool is_tdp=true);computeEnergy54,2385
    void computeEnergy(bool is_tdp=true);NIUController::computeEnergy54,2385
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy55,2427
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);NIUController::displayEnergy55,2427
    ~NIUController(){};~NIUController56,2507
    ~NIUController(){};NIUController::~NIUController56,2507
class PCIeController : public Component {PCIeController59,2535
	ParseXML *XML;XML61,2587
	ParseXML *XML;PCIeController::XML61,2587
	InputParameter interface_ip;interface_ip62,2603
	InputParameter interface_ip;PCIeController::interface_ip62,2603
    PCIeParam  pciep;pciep63,2633
    PCIeParam  pciep;PCIeController::pciep63,2633
    powerDef power_t;power_t64,2655
    powerDef power_t;PCIeController::power_t64,2655
    uca_org_t local_result;local_result65,2677
    uca_org_t local_result;PCIeController::local_result65,2677
    PCIeController(ParseXML *XML_interface,InputParameter* interface_ip_);PCIeController66,2705
    PCIeController(ParseXML *XML_interface,InputParameter* interface_ip_);PCIeController::PCIeController66,2705
    void set_pcie_param();set_pcie_param67,2780
    void set_pcie_param();PCIeController::set_pcie_param67,2780
    void computeEnergy(bool is_tdp=true);computeEnergy68,2807
    void computeEnergy(bool is_tdp=true);PCIeController::computeEnergy68,2807
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy69,2849
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);PCIeController::displayEnergy69,2849
    ~PCIeController(){};~PCIeController70,2929
    ~PCIeController(){};PCIeController::~PCIeController70,2929
class FlashController : public Component {FlashController73,2958
	ParseXML *XML;XML75,3011
	ParseXML *XML;FlashController::XML75,3011
	InputParameter interface_ip;interface_ip76,3027
	InputParameter interface_ip;FlashController::interface_ip76,3027
    MCParam  fcp;fcp77,3057
    MCParam  fcp;FlashController::fcp77,3057
    powerDef power_t;power_t78,3075
    powerDef power_t;FlashController::power_t78,3075
    uca_org_t local_result;local_result79,3097
    uca_org_t local_result;FlashController::local_result79,3097
    FlashController(ParseXML *XML_interface,InputParameter* interface_ip_);FlashController80,3125
    FlashController(ParseXML *XML_interface,InputParameter* interface_ip_);FlashController::FlashController80,3125
    void set_fc_param();set_fc_param81,3201
    void set_fc_param();FlashController::set_fc_param81,3201
    void computeEnergy(bool is_tdp=true);computeEnergy82,3226
    void computeEnergy(bool is_tdp=true);FlashController::computeEnergy82,3226
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy83,3268
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);FlashController::displayEnergy83,3268
    ~FlashController(){};~FlashController84,3348
    ~FlashController(){};FlashController::~FlashController84,3348

gpuwattch/interconnect.cc,386
interconnect::interconnect(interconnect39,1965
interconnect::interconnect(interconnect::interconnect39,1965
interconnect::compute()compute177,5664
interconnect::compute()interconnect::compute177,5664
void interconnect::leakage_feedback(double temperature)leakage_feedback196,6175
void interconnect::leakage_feedback(double temperature)interconnect::leakage_feedback196,6175

gpuwattch/xmlParser.h,44319
#define __INCLUDE_XML_NODE____INCLUDE_XML_NODE__118,6481
#define _XMLWIDECHAR_XMLWIDECHAR128,7042
#define _XMLWINDOWS_XMLWINDOWS133,7296
#undef XMLDLLENTRYXMLDLLENTRY137,7343
#define XMLDLLENTRY XMLDLLENTRY141,7416
#define XMLDLLENTRY XMLDLLENTRY143,7464
#define XMLDLLENTRYXMLDLLENTRY146,7519
#undef _XMLWINDOWS_XMLWINDOWS153,7732
#undef _XMLWIDECHAR_XMLWIDECHAR154,7751
#define XMLDLLENTRYXMLDLLENTRY160,7823
    #define _CXML(_CXML169,8073
    #define XMLCSTR XMLCSTR170,8101
    #define XMLSTR XMLSTR171,8137
    #define XMLCHAR XMLCHAR172,8167
    #define _CXML(_CXML174,8201
    #define XMLCSTR XMLCSTR175,8224
    #define XMLSTR XMLSTR176,8257
    #define XMLCHAR XMLCHAR177,8284
    #define FALSE FALSE180,8330
    #define TRUE TRUE183,8382
typedef enum XMLErrorXMLError188,8459
    eXMLErrorNone = 0,eXMLErrorNone190,8483
    eXMLErrorMissingEndTag,eXMLErrorMissingEndTag191,8506
    eXMLErrorNoXMLTagFound,eXMLErrorNoXMLTagFound192,8534
    eXMLErrorEmpty,eXMLErrorEmpty193,8562
    eXMLErrorMissingTagName,eXMLErrorMissingTagName194,8582
    eXMLErrorMissingEndTagName,eXMLErrorMissingEndTagName195,8611
    eXMLErrorUnmatchedEndTag,eXMLErrorUnmatchedEndTag196,8643
    eXMLErrorUnmatchedEndClearTag,eXMLErrorUnmatchedEndClearTag197,8673
    eXMLErrorUnexpectedToken,eXMLErrorUnexpectedToken198,8708
    eXMLErrorNoElements,eXMLErrorNoElements199,8738
    eXMLErrorFileNotFound,eXMLErrorFileNotFound200,8763
    eXMLErrorFirstTagNotFound,eXMLErrorFirstTagNotFound201,8790
    eXMLErrorUnknownCharacterEntity,eXMLErrorUnknownCharacterEntity202,8821
    eXMLErrorCharacterCodeAbove255,eXMLErrorCharacterCodeAbove255203,8858
    eXMLErrorCharConversionError,eXMLErrorCharConversionError204,8894
    eXMLErrorCannotOpenWriteFile,eXMLErrorCannotOpenWriteFile205,8928
    eXMLErrorCannotWriteFile,eXMLErrorCannotWriteFile206,8962
    eXMLErrorBase64DataSizeIsNotMultipleOf4,eXMLErrorBase64DataSizeIsNotMultipleOf4208,8993
    eXMLErrorBase64DecodeIllegalCharacter,eXMLErrorBase64DecodeIllegalCharacter209,9038
    eXMLErrorBase64DecodeTruncatedData,eXMLErrorBase64DecodeTruncatedData210,9081
    eXMLErrorBase64DecodeBufferTooSmalleXMLErrorBase64DecodeBufferTooSmall211,9121
} XMLError;XMLError212,9161
typedef enum XMLElementTypeXMLElementType216,9270
    eNodeChild=0,eNodeChild218,9300
    eNodeAttribute=1,eNodeAttribute219,9318
    eNodeText=2,eNodeText220,9340
    eNodeClear=3,eNodeClear221,9357
    eNodeNULL=4eNodeNULL222,9375
} XMLElementType;XMLElementType223,9391
typedef struct XMLResultsXMLResults226,9473
    enum XMLError error;error228,9501
    enum XMLError error;XMLResults::error228,9501
    int  nLine,nColumn;nLine229,9526
    int  nLine,nColumn;XMLResults::nLine229,9526
    int  nLine,nColumn;nColumn229,9526
    int  nLine,nColumn;XMLResults::nColumn229,9526
} XMLResults;XMLResults230,9550
typedef struct XMLClear {XMLClear233,9631
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszValue234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;XMLClear::lpszValue234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszOpenTag234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;XMLClear::lpszOpenTag234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;lpszCloseTag234,9657
    XMLCSTR lpszValue; XMLCSTR lpszOpenTag; XMLCSTR lpszCloseTag;XMLClear::lpszCloseTag234,9657
} XMLClear;XMLClear235,9723
typedef struct XMLAttribute {XMLAttribute238,9769
    XMLCSTR lpszName; XMLCSTR lpszValue;lpszName239,9799
    XMLCSTR lpszName; XMLCSTR lpszValue;XMLAttribute::lpszName239,9799
    XMLCSTR lpszName; XMLCSTR lpszValue;lpszValue239,9799
    XMLCSTR lpszName; XMLCSTR lpszValue;XMLAttribute::lpszValue239,9799
} XMLAttribute;XMLAttribute240,9840
typedef int XMLElementPosition;XMLElementPosition243,9924
typedef struct XMLDLLENTRY XMLNodeXMLNode259,10481
    XMLNode(struct XMLNodeDataTag *pParent, XMLSTR lpszName, char isDeclaration);XMLNode266,10710
    XMLNode(struct XMLNodeDataTag *pParent, XMLSTR lpszName, char isDeclaration);XMLNode::XMLNode266,10710
    XMLNode(struct XMLNodeDataTag *p);XMLNode268,10944
    XMLNode(struct XMLNodeDataTag *p);XMLNode::XMLNode268,10944
    static XMLCSTR getVersion();///< Return the XMLParser library version numbergetVersion271,10994
    static XMLCSTR getVersion();///< Return the XMLParser library version numberXMLNode::getVersion271,10994
    static XMLNode parseString   (XMLCSTR  lpXMLString, XMLCSTR tag=NULL, XMLResults *pResults=NULL);parseString278,11336
    static XMLNode parseString   (XMLCSTR  lpXMLString, XMLCSTR tag=NULL, XMLResults *pResults=NULL);XMLNode::parseString278,11336
    static XMLNode parseFile     (XMLCSTR     filename, XMLCSTR tag=NULL, XMLResults *pResults=NULL);parseFile291,12600
    static XMLNode parseFile     (XMLCSTR     filename, XMLCSTR tag=NULL, XMLResults *pResults=NULL);XMLNode::parseFile291,12600
    static XMLNode openFileHelper(XMLCSTR     filename, XMLCSTR tag=NULL);openFileHelper304,13958
    static XMLNode openFileHelper(XMLCSTR     filename, XMLCSTR tag=NULL);XMLNode::openFileHelper304,13958
    static XMLCSTR getError(XMLError error); ///< this gives you a user-friendly explanation of the parsing errorgetError322,15417
    static XMLCSTR getError(XMLError error); ///< this gives you a user-friendly explanation of the parsing errorXMLNode::getError322,15417
    XMLSTR createXMLString(int nFormat=1, int *pnSize=NULL) const;createXMLString325,15596
    XMLSTR createXMLString(int nFormat=1, int *pnSize=NULL) const;XMLNode::createXMLString325,15596
    XMLError writeToFile(XMLCSTR filename,writeToFile332,16060
    XMLError writeToFile(XMLCSTR filename,XMLNode::writeToFile332,16060
    XMLCSTR getName() const;                                       ///< name of the nodegetName345,16953
    XMLCSTR getName() const;                                       ///< name of the nodeXMLNode::getName345,16953
    XMLCSTR getText(int i=0) const;                                ///< return ith text fieldgetText346,17042
    XMLCSTR getText(int i=0) const;                                ///< return ith text fieldXMLNode::getText346,17042
    int nText() const;                                             ///< nbr of text fieldnText347,17136
    int nText() const;                                             ///< nbr of text fieldXMLNode::nText347,17136
    XMLNode getParentNode() const;                                 ///< return the parent nodegetParentNode348,17226
    XMLNode getParentNode() const;                                 ///< return the parent nodeXMLNode::getParentNode348,17226
    XMLNode getChildNode(int i=0) const;                           ///< return ith child nodegetChildNode349,17321
    XMLNode getChildNode(int i=0) const;                           ///< return ith child nodeXMLNode::getChildNode349,17321
    XMLNode getChildNode(XMLCSTR name, int i)  const;              ///< return ith child node with specific name (return an empty node if failing). If i==-1, this returns the last XMLNode with the given name.getChildNode350,17415
    XMLNode getChildNode(XMLCSTR name, int i)  const;              ///< return ith child node with specific name (return an empty node if failing). If i==-1, this returns the last XMLNode with the given name.XMLNode::getChildNode350,17415
    XMLNode getChildNode(XMLCSTR name, int *i=NULL) const;         ///< return next child node with specific name (return an empty node if failing)getChildNode351,17624
    XMLNode getChildNode(XMLCSTR name, int *i=NULL) const;         ///< return next child node with specific name (return an empty node if failing)XMLNode::getChildNode351,17624
    XMLNode getChildNodeWithAttribute(XMLCSTR tagName,getChildNodeWithAttribute352,17772
    XMLNode getChildNodeWithAttribute(XMLCSTR tagName,XMLNode::getChildNodeWithAttribute352,17772
    XMLNode getChildNodeByPath(XMLCSTR path, char createNodeIfMissing=0, XMLCHAR sep='/');getChildNodeByPath356,18108
    XMLNode getChildNodeByPath(XMLCSTR path, char createNodeIfMissing=0, XMLCHAR sep='/');XMLNode::getChildNodeByPath356,18108
    XMLNode getChildNodeByPathNonConst(XMLSTR  path, char createNodeIfMissing=0, XMLCHAR sep='/');getChildNodeByPathNonConst358,18320
    XMLNode getChildNodeByPathNonConst(XMLSTR  path, char createNodeIfMissing=0, XMLCHAR sep='/');XMLNode::getChildNodeByPathNonConst358,18320
    int nChildNode(XMLCSTR name) const;                            ///< return the number of child node with specific namenChildNode361,18542
    int nChildNode(XMLCSTR name) const;                            ///< return the number of child node with specific nameXMLNode::nChildNode361,18542
    int nChildNode() const;                                        ///< nbr of child nodenChildNode362,18665
    int nChildNode() const;                                        ///< nbr of child nodeXMLNode::nChildNode362,18665
    XMLAttribute getAttribute(int i=0) const;                      ///< return ith attributegetAttribute363,18755
    XMLAttribute getAttribute(int i=0) const;                      ///< return ith attributeXMLNode::getAttribute363,18755
    XMLCSTR      getAttributeName(int i=0) const;                  ///< return ith attribute namegetAttributeName364,18848
    XMLCSTR      getAttributeName(int i=0) const;                  ///< return ith attribute nameXMLNode::getAttributeName364,18848
    XMLCSTR      getAttributeValue(int i=0) const;                 ///< return ith attribute valuegetAttributeValue365,18946
    XMLCSTR      getAttributeValue(int i=0) const;                 ///< return ith attribute valueXMLNode::getAttributeValue365,18946
    char  isAttributeSet(XMLCSTR name) const;                      ///< test if an attribute with a specific name is givenisAttributeSet366,19045
    char  isAttributeSet(XMLCSTR name) const;                      ///< test if an attribute with a specific name is givenXMLNode::isAttributeSet366,19045
    XMLCSTR getAttribute(XMLCSTR name, int i) const;               ///< return ith attribute content with specific name (return a NULL if failing)getAttribute367,19168
    XMLCSTR getAttribute(XMLCSTR name, int i) const;               ///< return ith attribute content with specific name (return a NULL if failing)XMLNode::getAttribute367,19168
    XMLCSTR getAttribute(XMLCSTR name, int *i=NULL) const;         ///< return next attribute content with specific name (return a NULL if failing)getAttribute368,19315
    XMLCSTR getAttribute(XMLCSTR name, int *i=NULL) const;         ///< return next attribute content with specific name (return a NULL if failing)XMLNode::getAttribute368,19315
    int nAttribute() const;                                        ///< nbr of attributenAttribute369,19463
    int nAttribute() const;                                        ///< nbr of attributeXMLNode::nAttribute369,19463
    XMLClear getClear(int i=0) const;                              ///< return ith clear field (comments)getClear370,19552
    XMLClear getClear(int i=0) const;                              ///< return ith clear field (comments)XMLNode::getClear370,19552
    int nClear() const;                                            ///< nbr of clear fieldnClear371,19658
    int nClear() const;                                            ///< nbr of clear fieldXMLNode::nClear371,19658
    XMLNodeContents enumContents(XMLElementPosition i) const;      ///< enumerate all the different contents (attribute,child,text, clear) of the current XMLNode. The order is reflecting the order of the original file/string. NOTE: 0 <= i < nElement();enumContents372,19749
    XMLNodeContents enumContents(XMLElementPosition i) const;      ///< enumerate all the different contents (attribute,child,text, clear) of the current XMLNode. The order is reflecting the order of the original file/string. NOTE: 0 <= i < nElement();XMLNode::enumContents372,19749
    int nElement() const;                                          ///< nbr of different contents for current nodenElement373,20002
    int nElement() const;                                          ///< nbr of different contents for current nodeXMLNode::nElement373,20002
    char isEmpty() const;                                          ///< is this node Empty?isEmpty374,20117
    char isEmpty() const;                                          ///< is this node Empty?XMLNode::isEmpty374,20117
    char isDeclaration() const;                                    ///< is this node a declaration <? .... ?>isDeclaration375,20209
    char isDeclaration() const;                                    ///< is this node a declaration <? .... ?>XMLNode::isDeclaration375,20209
    XMLNode deepCopy() const;                                      ///< deep copy (duplicate/clone) a XMLNodedeepCopy376,20319
    XMLNode deepCopy() const;                                      ///< deep copy (duplicate/clone) a XMLNodeXMLNode::deepCopy376,20319
    static XMLNode emptyNode();                                    ///< return XMLNode::emptyXMLNode;emptyNode377,20429
    static XMLNode emptyNode();                                    ///< return XMLNode::emptyXMLNode;XMLNode::emptyNode377,20429
    ~XMLNode();~XMLNode380,20546
    ~XMLNode();XMLNode::~XMLNode380,20546
    XMLNode(const XMLNode &A);                                     ///< to allow shallow/fast copy:XMLNode381,20562
    XMLNode(const XMLNode &A);                                     ///< to allow shallow/fast copy:XMLNode::XMLNode381,20562
    XMLNode& operator=( const XMLNode& A );                        ///< to allow shallow/fast copy:operator =382,20662
    XMLNode& operator=( const XMLNode& A );                        ///< to allow shallow/fast copy:XMLNode::operator =382,20662
    XMLNode(): d(NULL){};XMLNode384,20763
    XMLNode(): d(NULL){};XMLNode::XMLNode384,20763
    static XMLNode emptyXMLNode;emptyXMLNode385,20789
    static XMLNode emptyXMLNode;XMLNode::emptyXMLNode385,20789
    static XMLClear emptyXMLClear;emptyXMLClear386,20822
    static XMLClear emptyXMLClear;XMLNode::emptyXMLClear386,20822
    static XMLAttribute emptyXMLAttribute;emptyXMLAttribute387,20857
    static XMLAttribute emptyXMLAttribute;XMLNode::emptyXMLAttribute387,20857
    static XMLNode createXMLTopNode(XMLCSTR lpszName, char isDeclaration=FALSE);                    ///< Create the top node of an XMLNode structurecreateXMLTopNode402,21689
    static XMLNode createXMLTopNode(XMLCSTR lpszName, char isDeclaration=FALSE);                    ///< Create the top node of an XMLNode structureXMLNode::createXMLTopNode402,21689
    XMLNode        addChild(XMLCSTR lpszName, char isDeclaration=FALSE, XMLElementPosition pos=-1); ///< Add a new child nodeaddChild403,21838
    XMLNode        addChild(XMLCSTR lpszName, char isDeclaration=FALSE, XMLElementPosition pos=-1); ///< Add a new child nodeXMLNode::addChild403,21838
    XMLNode        addChild(XMLNode nodeToAdd, XMLElementPosition pos=-1);                          ///< If the "nodeToAdd" has some parents, it will be detached from it's parents before being attached to the current XMLNodeaddChild404,21964
    XMLNode        addChild(XMLNode nodeToAdd, XMLElementPosition pos=-1);                          ///< If the "nodeToAdd" has some parents, it will be detached from it's parents before being attached to the current XMLNodeXMLNode::addChild404,21964
    XMLAttribute  *addAttribute(XMLCSTR lpszName, XMLCSTR lpszValuev);                              ///< Add a new attributeaddAttribute405,22189
    XMLAttribute  *addAttribute(XMLCSTR lpszName, XMLCSTR lpszValuev);                              ///< Add a new attributeXMLNode::addAttribute405,22189
    XMLCSTR        addText(XMLCSTR lpszValue, XMLElementPosition pos=-1);                           ///< Add a new text contentaddText406,22314
    XMLCSTR        addText(XMLCSTR lpszValue, XMLElementPosition pos=-1);                           ///< Add a new text contentXMLNode::addText406,22314
    XMLClear      *addClear(XMLCSTR lpszValue, XMLCSTR lpszOpen=NULL, XMLCSTR lpszClose=NULL, XMLElementPosition pos=-1);addClear407,22442
    XMLClear      *addClear(XMLCSTR lpszValue, XMLCSTR lpszOpen=NULL, XMLCSTR lpszClose=NULL, XMLElementPosition pos=-1);XMLNode::addClear407,22442
    XMLCSTR       updateName(XMLCSTR lpszName);                                                  ///< change node's nameupdateName419,22826
    XMLCSTR       updateName(XMLCSTR lpszName);                                                  ///< change node's nameXMLNode::updateName419,22826
    XMLAttribute *updateAttribute(XMLAttribute *newAttribute, XMLAttribute *oldAttribute);       ///< if the attribute to update is missing, a new one will be addedupdateAttribute420,22947
    XMLAttribute *updateAttribute(XMLAttribute *newAttribute, XMLAttribute *oldAttribute);       ///< if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute420,22947
    XMLAttribute *updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName=NULL,int i=0);       ///< if the attribute to update is missing, a new one will be addedupdateAttribute421,23112
    XMLAttribute *updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName=NULL,int i=0);       ///< if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute421,23112
    XMLAttribute *updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,XMLCSTR lpszOldName);///< set lpszNewName=NULL if you don't want to change the name of the attribute if the attribute to update is missing, a new one will be addedupdateAttribute422,23277
    XMLAttribute *updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,XMLCSTR lpszOldName);///< set lpszNewName=NULL if you don't want to change the name of the attribute if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute422,23277
    XMLCSTR       updateText(XMLCSTR lpszNewValue, int i=0);                                     ///< if the text to update is missing, a new one will be addedupdateText423,23517
    XMLCSTR       updateText(XMLCSTR lpszNewValue, int i=0);                                     ///< if the text to update is missing, a new one will be addedXMLNode::updateText423,23517
    XMLCSTR       updateText(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue);                        ///< if the text to update is missing, a new one will be addedupdateText424,23677
    XMLCSTR       updateText(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue);                        ///< if the text to update is missing, a new one will be addedXMLNode::updateText424,23677
    XMLClear     *updateClear(XMLCSTR lpszNewContent, int i=0);                                  ///< if the clearTag to update is missing, a new one will be addedupdateClear425,23837
    XMLClear     *updateClear(XMLCSTR lpszNewContent, int i=0);                                  ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear425,23837
    XMLClear     *updateClear(XMLClear *newP,XMLClear *oldP);                                    ///< if the clearTag to update is missing, a new one will be addedupdateClear426,24001
    XMLClear     *updateClear(XMLClear *newP,XMLClear *oldP);                                    ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear426,24001
    XMLClear     *updateClear(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue);                       ///< if the clearTag to update is missing, a new one will be addedupdateClear427,24165
    XMLClear     *updateClear(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue);                       ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear427,24165
    void deleteNodeContent();deleteNodeContent436,24586
    void deleteNodeContent();XMLNode::deleteNodeContent436,24586
    void deleteAttribute(int i=0);                   ///< Delete the ith attribute of the current XMLNodedeleteAttribute438,24808
    void deleteAttribute(int i=0);                   ///< Delete the ith attribute of the current XMLNodeXMLNode::deleteAttribute438,24808
    void deleteAttribute(XMLCSTR lpszName);          ///< Delete the attribute with the given name (the "strcmp" function is used to find the right attribute)deleteAttribute439,24914
    void deleteAttribute(XMLCSTR lpszName);          ///< Delete the attribute with the given name (the "strcmp" function is used to find the right attribute)XMLNode::deleteAttribute439,24914
    void deleteAttribute(XMLAttribute *anAttribute); ///< Delete the attribute with the name "anAttribute->lpszName" (the "strcmp" function is used to find the right attribute)deleteAttribute440,25073
    void deleteAttribute(XMLAttribute *anAttribute); ///< Delete the attribute with the name "anAttribute->lpszName" (the "strcmp" function is used to find the right attribute)XMLNode::deleteAttribute440,25073
    void deleteText(int i=0);                        ///< Delete the Ith text content of the current XMLNodedeleteText441,25250
    void deleteText(int i=0);                        ///< Delete the Ith text content of the current XMLNodeXMLNode::deleteText441,25250
    void deleteText(XMLCSTR lpszValue);              ///< Delete the text content "lpszValue" inside the current XMLNode (direct "pointer-to-pointer" comparison is used to find the right text)deleteText442,25359
    void deleteText(XMLCSTR lpszValue);              ///< Delete the text content "lpszValue" inside the current XMLNode (direct "pointer-to-pointer" comparison is used to find the right text)XMLNode::deleteText442,25359
    void deleteClear(int i=0);                       ///< Delete the Ith clear tag inside the current XMLNodedeleteClear443,25552
    void deleteClear(int i=0);                       ///< Delete the Ith clear tag inside the current XMLNodeXMLNode::deleteClear443,25552
    void deleteClear(XMLCSTR lpszValue);             ///< Delete the clear tag "lpszValue" inside the current XMLNode (direct "pointer-to-pointer" comparison is used to find the clear tag)deleteClear444,25662
    void deleteClear(XMLCSTR lpszValue);             ///< Delete the clear tag "lpszValue" inside the current XMLNode (direct "pointer-to-pointer" comparison is used to find the clear tag)XMLNode::deleteClear444,25662
    void deleteClear(XMLClear *p);                   ///< Delete the clear tag "p" inside the current XMLNode (direct "pointer-to-pointer" comparison on the lpszName of the clear tag is used to find the clear tag)deleteClear445,25851
    void deleteClear(XMLClear *p);                   ///< Delete the clear tag "p" inside the current XMLNode (direct "pointer-to-pointer" comparison on the lpszName of the clear tag is used to find the clear tag)XMLNode::deleteClear445,25851
    static XMLNode createXMLTopNode_WOSD(XMLSTR lpszName, char isDeclaration=FALSE);                     ///< Create the top node of an XMLNode structurecreateXMLTopNode_WOSD477,27215
    static XMLNode createXMLTopNode_WOSD(XMLSTR lpszName, char isDeclaration=FALSE);                     ///< Create the top node of an XMLNode structureXMLNode::createXMLTopNode_WOSD477,27215
    XMLNode        addChild_WOSD(XMLSTR lpszName, char isDeclaration=FALSE, XMLElementPosition pos=-1);  ///< Add a new child nodeaddChild_WOSD478,27369
    XMLNode        addChild_WOSD(XMLSTR lpszName, char isDeclaration=FALSE, XMLElementPosition pos=-1);  ///< Add a new child nodeXMLNode::addChild_WOSD478,27369
    XMLAttribute  *addAttribute_WOSD(XMLSTR lpszName, XMLSTR lpszValue);                                 ///< Add a new attributeaddAttribute_WOSD479,27500
    XMLAttribute  *addAttribute_WOSD(XMLSTR lpszName, XMLSTR lpszValue);                                 ///< Add a new attributeXMLNode::addAttribute_WOSD479,27500
    XMLCSTR        addText_WOSD(XMLSTR lpszValue, XMLElementPosition pos=-1);                            ///< Add a new text contentaddText_WOSD480,27630
    XMLCSTR        addText_WOSD(XMLSTR lpszValue, XMLElementPosition pos=-1);                            ///< Add a new text contentXMLNode::addText_WOSD480,27630
    XMLClear      *addClear_WOSD(XMLSTR lpszValue, XMLCSTR lpszOpen=NULL, XMLCSTR lpszClose=NULL, XMLElementPosition pos=-1); ///< Add a new clear TagaddClear_WOSD481,27763
    XMLClear      *addClear_WOSD(XMLSTR lpszValue, XMLCSTR lpszOpen=NULL, XMLCSTR lpszClose=NULL, XMLElementPosition pos=-1); ///< Add a new clear TagXMLNode::addClear_WOSD481,27763
    XMLCSTR        updateName_WOSD(XMLSTR lpszName);                                                  ///< change node's nameupdateName_WOSD483,27915
    XMLCSTR        updateName_WOSD(XMLSTR lpszName);                                                  ///< change node's nameXMLNode::updateName_WOSD483,27915
    XMLAttribute  *updateAttribute_WOSD(XMLAttribute *newAttribute, XMLAttribute *oldAttribute);      ///< if the attribute to update is missing, a new one will be addedupdateAttribute_WOSD484,28041
    XMLAttribute  *updateAttribute_WOSD(XMLAttribute *newAttribute, XMLAttribute *oldAttribute);      ///< if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute_WOSD484,28041
    XMLAttribute  *updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName=NULL,int i=0);        ///< if the attribute to update is missing, a new one will be addedupdateAttribute_WOSD485,28211
    XMLAttribute  *updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName=NULL,int i=0);        ///< if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute_WOSD485,28211
    XMLAttribute  *updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,XMLCSTR lpszOldName); ///< set lpszNewName=NULL if you don't want to change the name of the attribute if the attribute to update is missing, a new one will be addedupdateAttribute_WOSD486,28381
    XMLAttribute  *updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,XMLCSTR lpszOldName); ///< set lpszNewName=NULL if you don't want to change the name of the attribute if the attribute to update is missing, a new one will be addedXMLNode::updateAttribute_WOSD486,28381
    XMLCSTR        updateText_WOSD(XMLSTR lpszNewValue, int i=0);                                     ///< if the text to update is missing, a new one will be addedupdateText_WOSD487,28626
    XMLCSTR        updateText_WOSD(XMLSTR lpszNewValue, int i=0);                                     ///< if the text to update is missing, a new one will be addedXMLNode::updateText_WOSD487,28626
    XMLCSTR        updateText_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue);                        ///< if the text to update is missing, a new one will be addedupdateText_WOSD488,28791
    XMLCSTR        updateText_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue);                        ///< if the text to update is missing, a new one will be addedXMLNode::updateText_WOSD488,28791
    XMLClear      *updateClear_WOSD(XMLSTR lpszNewContent, int i=0);                                  ///< if the clearTag to update is missing, a new one will be addedupdateClear_WOSD489,28956
    XMLClear      *updateClear_WOSD(XMLSTR lpszNewContent, int i=0);                                  ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear_WOSD489,28956
    XMLClear      *updateClear_WOSD(XMLClear *newP,XMLClear *oldP);                                   ///< if the clearTag to update is missing, a new one will be addedupdateClear_WOSD490,29125
    XMLClear      *updateClear_WOSD(XMLClear *newP,XMLClear *oldP);                                   ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear_WOSD490,29125
    XMLClear      *updateClear_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue);                       ///< if the clearTag to update is missing, a new one will be addedupdateClear_WOSD491,29294
    XMLClear      *updateClear_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue);                       ///< if the clearTag to update is missing, a new one will be addedXMLNode::updateClear_WOSD491,29294
    XMLElementPosition positionOfText(int i=0) const;positionOfText500,29936
    XMLElementPosition positionOfText(int i=0) const;XMLNode::positionOfText500,29936
    XMLElementPosition positionOfText(XMLCSTR lpszValue) const;positionOfText501,29990
    XMLElementPosition positionOfText(XMLCSTR lpszValue) const;XMLNode::positionOfText501,29990
    XMLElementPosition positionOfClear(int i=0) const;positionOfClear502,30054
    XMLElementPosition positionOfClear(int i=0) const;XMLNode::positionOfClear502,30054
    XMLElementPosition positionOfClear(XMLCSTR lpszValue) const;positionOfClear503,30109
    XMLElementPosition positionOfClear(XMLCSTR lpszValue) const;XMLNode::positionOfClear503,30109
    XMLElementPosition positionOfClear(XMLClear *a) const;positionOfClear504,30174
    XMLElementPosition positionOfClear(XMLClear *a) const;XMLNode::positionOfClear504,30174
    XMLElementPosition positionOfChildNode(int i=0) const;positionOfChildNode505,30233
    XMLElementPosition positionOfChildNode(int i=0) const;XMLNode::positionOfChildNode505,30233
    XMLElementPosition positionOfChildNode(XMLNode x) const;positionOfChildNode506,30292
    XMLElementPosition positionOfChildNode(XMLNode x) const;XMLNode::positionOfChildNode506,30292
    XMLElementPosition positionOfChildNode(XMLCSTR name, int i=0) const; ///< return the position of the ith childNode with the specified name if (name==NULL) return the position of the ith childNodepositionOfChildNode507,30353
    XMLElementPosition positionOfChildNode(XMLCSTR name, int i=0) const; ///< return the position of the ith childNode with the specified name if (name==NULL) return the position of the ith childNodeXMLNode::positionOfChildNode507,30353
    typedef enum XMLCharEncodingXMLCharEncoding511,30616
    typedef enum XMLCharEncodingXMLNode::XMLCharEncoding511,30616
        char_encoding_error=0,char_encoding_error513,30655
        char_encoding_error=0,XMLNode::char_encoding_error513,30655
        char_encoding_UTF8=1,char_encoding_UTF8514,30686
        char_encoding_UTF8=1,XMLNode::char_encoding_UTF8514,30686
        char_encoding_legacy=2,char_encoding_legacy515,30716
        char_encoding_legacy=2,XMLNode::char_encoding_legacy515,30716
        char_encoding_ShiftJIS=3,char_encoding_ShiftJIS516,30748
        char_encoding_ShiftJIS=3,XMLNode::char_encoding_ShiftJIS516,30748
        char_encoding_GB2312=4,char_encoding_GB2312517,30782
        char_encoding_GB2312=4,XMLNode::char_encoding_GB2312517,30782
        char_encoding_Big5=5,char_encoding_Big5518,30814
        char_encoding_Big5=5,XMLNode::char_encoding_Big5518,30814
        char_encoding_GBK=6     // this is actually the same as Big5char_encoding_GBK519,30844
        char_encoding_GBK=6     // this is actually the same as Big5XMLNode::char_encoding_GBK519,30844
    } XMLCharEncoding;XMLCharEncoding520,30913
    } XMLCharEncoding;XMLNode::XMLCharEncoding520,30913
    static char setGlobalOptions(XMLCharEncoding characterEncoding=XMLNode::char_encoding_UTF8, char guessWideCharChars=1,setGlobalOptions526,31035
    static char setGlobalOptions(XMLCharEncoding characterEncoding=XMLNode::char_encoding_UTF8, char guessWideCharChars=1,XMLNode::setGlobalOptions526,31035
    static XMLCharEncoding guessCharEncoding(void *buffer, int bufLen, char useXMLEncodingAttribute=1);guessCharEncoding579,34520
    static XMLCharEncoding guessCharEncoding(void *buffer, int bufLen, char useXMLEncodingAttribute=1);XMLNode::guessCharEncoding579,34520
      typedef struct XMLNodeDataTag // to allow shallow copy and "intelligent/smart" pointers (automatic delete):XMLNodeDataTag595,35799
      typedef struct XMLNodeDataTag // to allow shallow copy and "intelligent/smart" pointers (automatic delete):XMLNode::XMLNodeDataTag595,35799
          XMLCSTR                lpszName;        // Element name (=NULL if root)lpszName597,35921
          XMLCSTR                lpszName;        // Element name (=NULL if root)XMLNode::XMLNodeDataTag::lpszName597,35921
          int                    nChild,          // Number of child nodesnChild598,36003
          int                    nChild,          // Number of child nodesXMLNode::XMLNodeDataTag::nChild598,36003
                                 nText,           // Number of text fieldsnText599,36078
                                 nText,           // Number of text fieldsXMLNode::XMLNodeDataTag::nText599,36078
                                 nClear,          // Number of Clear fields (comments)nClear600,36153
                                 nClear,          // Number of Clear fields (comments)XMLNode::XMLNodeDataTag::nClear600,36153
                                 nAttribute;      // Number of attributesnAttribute601,36240
                                 nAttribute;      // Number of attributesXMLNode::XMLNodeDataTag::nAttribute601,36240
          char                   isDeclaration;   // Whether node is an XML declaration - '<?xml ?>'isDeclaration602,36314
          char                   isDeclaration;   // Whether node is an XML declaration - '<?xml ?>'XMLNode::XMLNodeDataTag::isDeclaration602,36314
          struct XMLNodeDataTag  *pParent;        // Pointer to parent element (=NULL if root)pParent603,36415
          struct XMLNodeDataTag  *pParent;        // Pointer to parent element (=NULL if root)XMLNode::XMLNodeDataTag::pParent603,36415
          XMLNode                *pChild;         // Array of child nodespChild604,36510
          XMLNode                *pChild;         // Array of child nodesXMLNode::XMLNodeDataTag::pChild604,36510
          XMLCSTR                *pText;          // Array of text fieldspText605,36584
          XMLCSTR                *pText;          // Array of text fieldsXMLNode::XMLNodeDataTag::pText605,36584
          XMLClear               *pClear;         // Array of clear fieldspClear606,36658
          XMLClear               *pClear;         // Array of clear fieldsXMLNode::XMLNodeDataTag::pClear606,36658
          XMLAttribute           *pAttribute;     // Array of attributespAttribute607,36733
          XMLAttribute           *pAttribute;     // Array of attributesXMLNode::XMLNodeDataTag::pAttribute607,36733
          int                    *pOrder;         // order of the child_nodes,text_fields,clear_fieldspOrder608,36806
          int                    *pOrder;         // order of the child_nodes,text_fields,clear_fieldsXMLNode::XMLNodeDataTag::pOrder608,36806
          int                    ref_count;       // for garbage collection (smart pointers)ref_count609,36909
          int                    ref_count;       // for garbage collection (smart pointers)XMLNode::XMLNodeDataTag::ref_count609,36909
      } XMLNodeData;XMLNodeData610,37002
      } XMLNodeData;XMLNode::XMLNodeData610,37002
      XMLNodeData *d;d611,37023
      XMLNodeData *d;XMLNode::d611,37023
      char parseClearTag(void *px, void *pa);parseClearTag613,37046
      char parseClearTag(void *px, void *pa);XMLNode::parseClearTag613,37046
      char maybeAddTxT(void *pa, XMLCSTR tokenPStr);maybeAddTxT614,37092
      char maybeAddTxT(void *pa, XMLCSTR tokenPStr);XMLNode::maybeAddTxT614,37092
      int ParseXMLElement(void *pXML);ParseXMLElement615,37145
      int ParseXMLElement(void *pXML);XMLNode::ParseXMLElement615,37145
      void *addToOrder(int memInc, int *_pos, int nc, void *p, int size, XMLElementType xtype);addToOrder616,37184
      void *addToOrder(int memInc, int *_pos, int nc, void *p, int size, XMLElementType xtype);XMLNode::addToOrder616,37184
      int indexText(XMLCSTR lpszValue) const;indexText617,37280
      int indexText(XMLCSTR lpszValue) const;XMLNode::indexText617,37280
      int indexClear(XMLCSTR lpszValue) const;indexClear618,37326
      int indexClear(XMLCSTR lpszValue) const;XMLNode::indexClear618,37326
      XMLNode addChild_priv(int,XMLSTR,char,int);addChild_priv619,37373
      XMLNode addChild_priv(int,XMLSTR,char,int);XMLNode::addChild_priv619,37373
      XMLAttribute *addAttribute_priv(int,XMLSTR,XMLSTR);addAttribute_priv620,37423
      XMLAttribute *addAttribute_priv(int,XMLSTR,XMLSTR);XMLNode::addAttribute_priv620,37423
      XMLCSTR addText_priv(int,XMLSTR,int);addText_priv621,37481
      XMLCSTR addText_priv(int,XMLSTR,int);XMLNode::addText_priv621,37481
      XMLClear *addClear_priv(int,XMLSTR,XMLCSTR,XMLCSTR,int);addClear_priv622,37525
      XMLClear *addClear_priv(int,XMLSTR,XMLCSTR,XMLCSTR,int);XMLNode::addClear_priv622,37525
      void emptyTheNode(char force);emptyTheNode623,37588
      void emptyTheNode(char force);XMLNode::emptyTheNode623,37588
      static inline XMLElementPosition findPosition(XMLNodeData *d, int index, XMLElementType xtype);findPosition624,37625
      static inline XMLElementPosition findPosition(XMLNodeData *d, int index, XMLElementType xtype);XMLNode::findPosition624,37625
      static int CreateXMLStringR(XMLNodeData *pEntry, XMLSTR lpszMarker, int nFormat);CreateXMLStringR625,37727
      static int CreateXMLStringR(XMLNodeData *pEntry, XMLSTR lpszMarker, int nFormat);XMLNode::CreateXMLStringR625,37727
      static int removeOrderElement(XMLNodeData *d, XMLElementType t, int index);removeOrderElement626,37815
      static int removeOrderElement(XMLNodeData *d, XMLElementType t, int index);XMLNode::removeOrderElement626,37815
      static void exactMemory(XMLNodeData *d);exactMemory627,37897
      static void exactMemory(XMLNodeData *d);XMLNode::exactMemory627,37897
      static int detachFromParent(XMLNodeData *d);detachFromParent628,37944
      static int detachFromParent(XMLNodeData *d);XMLNode::detachFromParent628,37944
} XMLNode;XMLNode629,37995
typedef struct XMLNodeContentsXMLNodeContents632,38074
    enum XMLElementType etype;etype635,38170
    enum XMLElementType etype;XMLNodeContents::etype635,38170
    XMLNode child;child637,38333
    XMLNode child;XMLNodeContents::child637,38333
    XMLAttribute attrib;attrib638,38352
    XMLAttribute attrib;XMLNodeContents::attrib638,38352
    XMLCSTR text;text639,38377
    XMLCSTR text;XMLNodeContents::text639,38377
    XMLClear clear;clear640,38395
    XMLClear clear;XMLNodeContents::clear640,38395
} XMLNodeContents;XMLNodeContents642,38416
XMLDLLENTRY XMLSTR stringDup(XMLCSTR source, int cbData=-1);stringDup648,38595
XMLDLLENTRY void freeXMLString(XMLSTR t); // {free(t);}freeXMLString655,39049
XMLDLLENTRY char    xmltob(XMLCSTR xmlString,char   defautValue=0);xmltob667,39567
XMLDLLENTRY int     xmltoi(XMLCSTR xmlString,int    defautValue=0);xmltoi668,39635
XMLDLLENTRY long    xmltol(XMLCSTR xmlString,long   defautValue=0);xmltol669,39703
XMLDLLENTRY double  xmltof(XMLCSTR xmlString,double defautValue=.0);xmltof670,39771
XMLDLLENTRY XMLCSTR xmltoa(XMLCSTR xmlString,XMLCSTR defautValue=_CXML(""));xmltoa671,39840
XMLDLLENTRY XMLCHAR xmltoc(XMLCSTR xmlString,XMLCHAR defautValue=_CXML('\0'));xmltoc672,39917
typedef struct XMLDLLENTRY ToXMLStringToolToXMLStringTool688,40904
    ToXMLStringTool(): buf(NULL),buflen(0){}ToXMLStringTool691,40957
    ToXMLStringTool(): buf(NULL),buflen(0){}ToXMLStringTool::ToXMLStringTool691,40957
    ~ToXMLStringTool();~ToXMLStringTool692,41002
    ~ToXMLStringTool();ToXMLStringTool::~ToXMLStringTool692,41002
    void freeBuffer();///<call this function when you have finished using this object to release memory used by the internal buffer.freeBuffer693,41026
    void freeBuffer();///<call this function when you have finished using this object to release memory used by the internal buffer.ToXMLStringTool::freeBuffer693,41026
    XMLSTR toXML(XMLCSTR source);///< returns a pointer to an internal buffer that contains a XML-encoded string based on the "source" parameter.toXML695,41160
    XMLSTR toXML(XMLCSTR source);///< returns a pointer to an internal buffer that contains a XML-encoded string based on the "source" parameter.ToXMLStringTool::toXML695,41160
    static XMLSTR toXMLUnSafe(XMLSTR dest,XMLCSTR source); ///< deprecated: use "toXML" insteadtoXMLUnSafe700,41492
    static XMLSTR toXMLUnSafe(XMLSTR dest,XMLCSTR source); ///< deprecated: use "toXML" insteadToXMLStringTool::toXMLUnSafe700,41492
    static int lengthXMLString(XMLCSTR source);            ///< deprecated: use "toXML" insteadlengthXMLString701,41588
    static int lengthXMLString(XMLCSTR source);            ///< deprecated: use "toXML" insteadToXMLStringTool::lengthXMLString701,41588
    XMLSTR buf;buf704,41694
    XMLSTR buf;ToXMLStringTool::buf704,41694
    int buflen;buflen705,41710
    int buflen;ToXMLStringTool::buflen705,41710
} ToXMLStringTool;ToXMLStringTool706,41726
typedef struct XMLDLLENTRY XMLParserBase64ToolXMLParserBase64Tool721,42679
    XMLParserBase64Tool(): buf(NULL),buflen(0){}XMLParserBase64Tool724,42736
    XMLParserBase64Tool(): buf(NULL),buflen(0){}XMLParserBase64Tool::XMLParserBase64Tool724,42736
    ~XMLParserBase64Tool();~XMLParserBase64Tool725,42785
    ~XMLParserBase64Tool();XMLParserBase64Tool::~XMLParserBase64Tool725,42785
    void freeBuffer();///< Call this function when you have finished using this object to release memory used by the internal buffer.freeBuffer726,42813
    void freeBuffer();///< Call this function when you have finished using this object to release memory used by the internal buffer.XMLParserBase64Tool::freeBuffer726,42813
    static int encodeLength(int inBufLen, char formatted=0); ///< return the length of the base64 string that encodes a data buffer of size inBufLen bytes.encodeLength730,43070
    static int encodeLength(int inBufLen, char formatted=0); ///< return the length of the base64 string that encodes a data buffer of size inBufLen bytes.XMLParserBase64Tool::encodeLength730,43070
    XMLSTR encode(unsigned char *inByteBuf, unsigned int inByteLen, char formatted=0); ///< returns a pointer to an internal buffer containing the base64 string containing the binary data encoded from "inByteBuf"encode737,43598
    XMLSTR encode(unsigned char *inByteBuf, unsigned int inByteLen, char formatted=0); ///< returns a pointer to an internal buffer containing the base64 string containing the binary data encoded from "inByteBuf"XMLParserBase64Tool::encode737,43598
    static unsigned int decodeSize(XMLCSTR inString, XMLError *xe=NULL);decodeSize740,43887
    static unsigned int decodeSize(XMLCSTR inString, XMLError *xe=NULL);XMLParserBase64Tool::decodeSize740,43887
    unsigned char* decode(XMLCSTR inString, int *outByteLen=NULL, XMLError *xe=NULL); ///< returns a pointer to an internal buffer containing the binary data decoded from "inString"decode747,44303
    unsigned char* decode(XMLCSTR inString, int *outByteLen=NULL, XMLError *xe=NULL); ///< returns a pointer to an internal buffer containing the binary data decoded from "inString"XMLParserBase64Tool::decode747,44303
    static unsigned char decode(XMLCSTR inString, unsigned char *outByteBuf, int inMaxByteOutBuflen, XMLError *xe=NULL); ///< deprecated.decode753,44754
    static unsigned char decode(XMLCSTR inString, unsigned char *outByteBuf, int inMaxByteOutBuflen, XMLError *xe=NULL); ///< deprecated.XMLParserBase64Tool::decode753,44754
    void *buf;buf756,44902
    void *buf;XMLParserBase64Tool::buf756,44902
    int buflen;buflen757,44917
    int buflen;XMLParserBase64Tool::buflen757,44917
    void alloc(int newsize);alloc758,44933
    void alloc(int newsize);XMLParserBase64Tool::alloc758,44933
}XMLParserBase64Tool;XMLParserBase64Tool759,44962
#undef XMLDLLENTRYXMLDLLENTRY762,44995

gpuwattch/gpgpu_sim_wrapper.h,13062
#define GPGPU_SIM_WRAPPER_H_GPGPU_SIM_WRAPPER_H_29,1671
struct avg_max_min_counters{avg_max_min_counters45,1924
	T avg;avg46,1953
	T avg;avg_max_min_counters::avg46,1953
	T max;max47,1961
	T max;avg_max_min_counters::max47,1961
	T min;min48,1969
	T min;avg_max_min_counters::min48,1969
	avg_max_min_counters(){avg=0; max=0; min=0;}avg_max_min_counters50,1978
	avg_max_min_counters(){avg=0; max=0; min=0;}avg_max_min_counters::avg_max_min_counters50,1978
class gpgpu_sim_wrapper {gpgpu_sim_wrapper53,2028
	gpgpu_sim_wrapper(bool power_simulation_enabled, char* xmlfile);gpgpu_sim_wrapper55,2062
	gpgpu_sim_wrapper(bool power_simulation_enabled, char* xmlfile);gpgpu_sim_wrapper::gpgpu_sim_wrapper55,2062
	~gpgpu_sim_wrapper();~gpgpu_sim_wrapper56,2128
	~gpgpu_sim_wrapper();gpgpu_sim_wrapper::~gpgpu_sim_wrapper56,2128
	void init_mcpat(char* xmlfile, char* powerfile, char* power_trace_file,char* metric_trace_file,init_mcpat58,2152
	void init_mcpat(char* xmlfile, char* powerfile, char* power_trace_file,char* metric_trace_file,gpgpu_sim_wrapper::init_mcpat58,2152
	void detect_print_steady_state(int position, double init_val);detect_print_steady_state62,2484
	void detect_print_steady_state(int position, double init_val);gpgpu_sim_wrapper::detect_print_steady_state62,2484
	void close_files();close_files63,2548
	void close_files();gpgpu_sim_wrapper::close_files63,2548
	void open_files();open_files64,2569
	void open_files();gpgpu_sim_wrapper::open_files64,2569
	void compute();compute65,2589
	void compute();gpgpu_sim_wrapper::compute65,2589
	void dump();dump66,2606
	void dump();gpgpu_sim_wrapper::dump66,2606
	void print_trace_files();print_trace_files67,2620
	void print_trace_files();gpgpu_sim_wrapper::print_trace_files67,2620
	void update_components_power();update_components_power68,2647
	void update_components_power();gpgpu_sim_wrapper::update_components_power68,2647
	void update_coefficients();update_coefficients69,2680
	void update_coefficients();gpgpu_sim_wrapper::update_coefficients69,2680
	void reset_counters();reset_counters70,2709
	void reset_counters();gpgpu_sim_wrapper::reset_counters70,2709
	void print_power_kernel_stats(double gpu_sim_cycle, double gpu_tot_sim_cycle, double init_value, const std::string & kernel_info_string, bool print_trace);print_power_kernel_stats71,2733
	void print_power_kernel_stats(double gpu_sim_cycle, double gpu_tot_sim_cycle, double init_value, const std::string & kernel_info_string, bool print_trace);gpgpu_sim_wrapper::print_power_kernel_stats71,2733
	void power_metrics_calculations();power_metrics_calculations72,2890
	void power_metrics_calculations();gpgpu_sim_wrapper::power_metrics_calculations72,2890
	void set_inst_power(bool clk_gated_lanes, double tot_cycles, double busy_cycles, double tot_inst, double int_inst, double fp_inst, double load_inst, double store_inst, double committed_inst);set_inst_power73,2926
	void set_inst_power(bool clk_gated_lanes, double tot_cycles, double busy_cycles, double tot_inst, double int_inst, double fp_inst, double load_inst, double store_inst, double committed_inst);gpgpu_sim_wrapper::set_inst_power73,2926
	void set_regfile_power(double reads, double writes, double ops);set_regfile_power74,3119
	void set_regfile_power(double reads, double writes, double ops);gpgpu_sim_wrapper::set_regfile_power74,3119
	void set_icache_power(double accesses, double misses);set_icache_power75,3185
	void set_icache_power(double accesses, double misses);gpgpu_sim_wrapper::set_icache_power75,3185
	void set_ccache_power(double accesses, double misses);set_ccache_power76,3241
	void set_ccache_power(double accesses, double misses);gpgpu_sim_wrapper::set_ccache_power76,3241
	void set_tcache_power(double accesses, double misses);set_tcache_power77,3297
	void set_tcache_power(double accesses, double misses);gpgpu_sim_wrapper::set_tcache_power77,3297
	void set_shrd_mem_power(double accesses);set_shrd_mem_power78,3353
	void set_shrd_mem_power(double accesses);gpgpu_sim_wrapper::set_shrd_mem_power78,3353
	void set_l1cache_power(double read_accesses, double read_misses, double write_accesses, double write_misses);set_l1cache_power79,3396
	void set_l1cache_power(double read_accesses, double read_misses, double write_accesses, double write_misses);gpgpu_sim_wrapper::set_l1cache_power79,3396
	void set_l2cache_power(double read_accesses, double read_misses, double write_accesses, double write_misses);set_l2cache_power80,3507
	void set_l2cache_power(double read_accesses, double read_misses, double write_accesses, double write_misses);gpgpu_sim_wrapper::set_l2cache_power80,3507
	void set_idle_core_power(double num_idle_core);set_idle_core_power81,3618
	void set_idle_core_power(double num_idle_core);gpgpu_sim_wrapper::set_idle_core_power81,3618
	void set_duty_cycle_power(double duty_cycle);set_duty_cycle_power82,3667
	void set_duty_cycle_power(double duty_cycle);gpgpu_sim_wrapper::set_duty_cycle_power82,3667
	void set_mem_ctrl_power(double reads, double writes, double dram_precharge);set_mem_ctrl_power83,3714
	void set_mem_ctrl_power(double reads, double writes, double dram_precharge);gpgpu_sim_wrapper::set_mem_ctrl_power83,3714
	void set_exec_unit_power(double fpu_accesses, double ialu_accesses, double sfu_accesses);set_exec_unit_power84,3792
	void set_exec_unit_power(double fpu_accesses, double ialu_accesses, double sfu_accesses);gpgpu_sim_wrapper::set_exec_unit_power84,3792
	void set_active_lanes_power(double sp_avg_active_lane, double sfu_avg_active_lane);set_active_lanes_power85,3883
	void set_active_lanes_power(double sp_avg_active_lane, double sfu_avg_active_lane);gpgpu_sim_wrapper::set_active_lanes_power85,3883
	void set_NoC_power(double noc_tot_reads, double noc_tot_write);set_NoC_power86,3968
	void set_NoC_power(double noc_tot_reads, double noc_tot_write);gpgpu_sim_wrapper::set_NoC_power86,3968
	bool sanity_check(double a, double b);sanity_check87,4033
	bool sanity_check(double a, double b);gpgpu_sim_wrapper::sanity_check87,4033
	void print_steady_state(int position, double init_val);print_steady_state91,4084
	void print_steady_state(int position, double init_val);gpgpu_sim_wrapper::print_steady_state91,4084
	Processor* proc;proc93,4142
	Processor* proc;gpgpu_sim_wrapper::proc93,4142
	ParseXML * p;p94,4160
	ParseXML * p;gpgpu_sim_wrapper::p94,4160
    double const_dynamic_power;const_dynamic_power96,4199
    double const_dynamic_power;gpgpu_sim_wrapper::const_dynamic_power96,4199
    double proc_power;proc_power97,4231
    double proc_power;gpgpu_sim_wrapper::proc_power97,4231
    unsigned num_perf_counters; // # of performance countersnum_perf_counters99,4255
    unsigned num_perf_counters; // # of performance countersgpgpu_sim_wrapper::num_perf_counters99,4255
    unsigned num_pwr_cmps; // # of components modellednum_pwr_cmps100,4316
    unsigned num_pwr_cmps; // # of components modelledgpgpu_sim_wrapper::num_pwr_cmps100,4316
    int kernel_sample_count; // # of samples per kernelkernel_sample_count101,4371
    int kernel_sample_count; // # of samples per kernelgpgpu_sim_wrapper::kernel_sample_count101,4371
    int total_sample_count; // # of samples per benchmarktotal_sample_count102,4427
    int total_sample_count; // # of samples per benchmarkgpgpu_sim_wrapper::total_sample_count102,4427
    std::vector< avg_max_min_counters<double> > kernel_cmp_pwr; // Per-kernel component power avg/max/min valueskernel_cmp_pwr104,4486
    std::vector< avg_max_min_counters<double> > kernel_cmp_pwr; // Per-kernel component power avg/max/min valuesgpgpu_sim_wrapper::kernel_cmp_pwr104,4486
    std::vector< avg_max_min_counters<double> > kernel_cmp_perf_counters; // Per-kernel component avg/max/min performance counterskernel_cmp_perf_counters105,4599
    std::vector< avg_max_min_counters<double> > kernel_cmp_perf_counters; // Per-kernel component avg/max/min performance countersgpgpu_sim_wrapper::kernel_cmp_perf_counters105,4599
    double kernel_tot_power; // Total per-kernel powerkernel_tot_power107,4731
    double kernel_tot_power; // Total per-kernel powergpgpu_sim_wrapper::kernel_tot_power107,4731
    avg_max_min_counters<double> kernel_power; // Per-kernel power avg/max/min valueskernel_power108,4786
    avg_max_min_counters<double> kernel_power; // Per-kernel power avg/max/min valuesgpgpu_sim_wrapper::kernel_power108,4786
    avg_max_min_counters<double> gpu_tot_power; // Global GPU power avg/max/min values (across kernels)gpu_tot_power109,4872
    avg_max_min_counters<double> gpu_tot_power; // Global GPU power avg/max/min values (across kernels)gpgpu_sim_wrapper::gpu_tot_power109,4872
    bool has_written_avg;has_written_avg111,4977
    bool has_written_avg;gpgpu_sim_wrapper::has_written_avg111,4977
    std::vector<double> sample_cmp_pwr; // Current sample component powerssample_cmp_pwr113,5004
    std::vector<double> sample_cmp_pwr; // Current sample component powersgpgpu_sim_wrapper::sample_cmp_pwr113,5004
    std::vector<double> sample_perf_counters; // Current sample component perf. countssample_perf_counters114,5079
    std::vector<double> sample_perf_counters; // Current sample component perf. countsgpgpu_sim_wrapper::sample_perf_counters114,5079
    std::vector<double> initpower_coeff;initpower_coeff115,5166
    std::vector<double> initpower_coeff;gpgpu_sim_wrapper::initpower_coeff115,5166
    std::vector<double> effpower_coeff;effpower_coeff116,5207
    std::vector<double> effpower_coeff;gpgpu_sim_wrapper::effpower_coeff116,5207
    unsigned sample_start;sample_start119,5292
    unsigned sample_start;gpgpu_sim_wrapper::sample_start119,5292
    double sample_val;sample_val120,5319
    double sample_val;gpgpu_sim_wrapper::sample_val120,5319
    double init_inst_val;init_inst_val121,5342
    double init_inst_val;gpgpu_sim_wrapper::init_inst_val121,5342
    std::vector<double> samples;samples122,5368
    std::vector<double> samples;gpgpu_sim_wrapper::samples122,5368
    std::vector<double> samples_counter;samples_counter123,5401
    std::vector<double> samples_counter;gpgpu_sim_wrapper::samples_counter123,5401
    std::vector<double> pwr_counter;pwr_counter124,5442
    std::vector<double> pwr_counter;gpgpu_sim_wrapper::pwr_counter124,5442
    char *xml_filename;xml_filename126,5480
    char *xml_filename;gpgpu_sim_wrapper::xml_filename126,5480
    char *g_power_filename;g_power_filename127,5504
    char *g_power_filename;gpgpu_sim_wrapper::g_power_filename127,5504
    char *g_power_trace_filename;g_power_trace_filename128,5532
    char *g_power_trace_filename;gpgpu_sim_wrapper::g_power_trace_filename128,5532
    char *g_metric_trace_filename;g_metric_trace_filename129,5566
    char *g_metric_trace_filename;gpgpu_sim_wrapper::g_metric_trace_filename129,5566
    char * g_steady_state_tracking_filename;g_steady_state_tracking_filename130,5601
    char * g_steady_state_tracking_filename;gpgpu_sim_wrapper::g_steady_state_tracking_filename130,5601
    bool g_power_simulation_enabled;g_power_simulation_enabled131,5646
    bool g_power_simulation_enabled;gpgpu_sim_wrapper::g_power_simulation_enabled131,5646
    bool g_steady_power_levels_enabled;g_steady_power_levels_enabled132,5683
    bool g_steady_power_levels_enabled;gpgpu_sim_wrapper::g_steady_power_levels_enabled132,5683
    bool g_power_trace_enabled;g_power_trace_enabled133,5723
    bool g_power_trace_enabled;gpgpu_sim_wrapper::g_power_trace_enabled133,5723
    bool g_power_per_cycle_dump;g_power_per_cycle_dump134,5755
    bool g_power_per_cycle_dump;gpgpu_sim_wrapper::g_power_per_cycle_dump134,5755
	double   gpu_steady_power_deviation;gpu_steady_power_deviation135,5788
	double   gpu_steady_power_deviation;gpgpu_sim_wrapper::gpu_steady_power_deviation135,5788
	double   gpu_steady_min_period;gpu_steady_min_period136,5826
	double   gpu_steady_min_period;gpgpu_sim_wrapper::gpu_steady_min_period136,5826
	int g_power_trace_zlevel;g_power_trace_zlevel137,5859
	int g_power_trace_zlevel;gpgpu_sim_wrapper::g_power_trace_zlevel137,5859
    double gpu_stat_sample_frequency;gpu_stat_sample_frequency138,5886
    double gpu_stat_sample_frequency;gpgpu_sim_wrapper::gpu_stat_sample_frequency138,5886
    int gpu_stat_sample_freq;gpu_stat_sample_freq139,5924
    int gpu_stat_sample_freq;gpgpu_sim_wrapper::gpu_stat_sample_freq139,5924
    std::ofstream powerfile;powerfile141,5955
    std::ofstream powerfile;gpgpu_sim_wrapper::powerfile141,5955
    gzFile power_trace_file;power_trace_file142,5984
    gzFile power_trace_file;gpgpu_sim_wrapper::power_trace_file142,5984
    gzFile metric_trace_file;metric_trace_file143,6013
    gzFile metric_trace_file;gpgpu_sim_wrapper::metric_trace_file143,6013
    gzFile steady_state_tacking_file;steady_state_tacking_file144,6043
    gzFile steady_state_tacking_file;gpgpu_sim_wrapper::steady_state_tacking_file144,6043

gpuwattch/core.h,29390
#define CORE_H_CORE_H_41,2327
class BranchPredictor :public Component {BranchPredictor54,2588
	ParseXML *XML;XML57,2641
	ParseXML *XML;BranchPredictor::XML57,2641
	int  ithCore;ithCore58,2657
	int  ithCore;BranchPredictor::ithCore58,2657
	InputParameter interface_ip;interface_ip59,2672
	InputParameter interface_ip;BranchPredictor::interface_ip59,2672
	CoreDynParam  coredynp;coredynp60,2702
	CoreDynParam  coredynp;BranchPredictor::coredynp60,2702
	double clockRate,executionTime;clockRate61,2727
	double clockRate,executionTime;BranchPredictor::clockRate61,2727
	double clockRate,executionTime;executionTime61,2727
	double clockRate,executionTime;BranchPredictor::executionTime61,2727
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;BranchPredictor::scktRatio62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;BranchPredictor::chip_PR_overhead62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead62,2760
	double scktRatio, chip_PR_overhead, macro_PR_overhead;BranchPredictor::macro_PR_overhead62,2760
	ArrayST * globalBPT;globalBPT63,2816
	ArrayST * globalBPT;BranchPredictor::globalBPT63,2816
	ArrayST * localBPT;localBPT64,2838
	ArrayST * localBPT;BranchPredictor::localBPT64,2838
	ArrayST * L1_localBPT;L1_localBPT65,2859
	ArrayST * L1_localBPT;BranchPredictor::L1_localBPT65,2859
	ArrayST * L2_localBPT;L2_localBPT66,2883
	ArrayST * L2_localBPT;BranchPredictor::L2_localBPT66,2883
	ArrayST * chooser;chooser67,2907
	ArrayST * chooser;BranchPredictor::chooser67,2907
	ArrayST * RAS;RAS68,2927
	ArrayST * RAS;BranchPredictor::RAS68,2927
	bool exist;exist69,2943
	bool exist;BranchPredictor::exist69,2943
	BranchPredictor(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exsit=true);BranchPredictor71,2957
	BranchPredictor(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exsit=true);BranchPredictor::BranchPredictor71,2957
    void computeEnergy(bool is_tdp=true);computeEnergy72,3090
    void computeEnergy(bool is_tdp=true);BranchPredictor::computeEnergy72,3090
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy73,3132
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);BranchPredictor::displayEnergy73,3132
	~BranchPredictor();~BranchPredictor74,3212
	~BranchPredictor();BranchPredictor::~BranchPredictor74,3212
class InstFetchU :public Component {InstFetchU78,3238
	ParseXML *XML;XML81,3286
	ParseXML *XML;InstFetchU::XML81,3286
	int  ithCore;ithCore82,3302
	int  ithCore;InstFetchU::ithCore82,3302
	InputParameter interface_ip;interface_ip83,3317
	InputParameter interface_ip;InstFetchU::interface_ip83,3317
	CoreDynParam  coredynp;coredynp84,3347
	CoreDynParam  coredynp;InstFetchU::coredynp84,3347
	double clockRate,executionTime;clockRate85,3372
	double clockRate,executionTime;InstFetchU::clockRate85,3372
	double clockRate,executionTime;executionTime85,3372
	double clockRate,executionTime;InstFetchU::executionTime85,3372
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;InstFetchU::scktRatio86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;InstFetchU::chip_PR_overhead86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead86,3405
	double scktRatio, chip_PR_overhead, macro_PR_overhead;InstFetchU::macro_PR_overhead86,3405
	enum Cache_policy cache_p;cache_p87,3461
	enum Cache_policy cache_p;InstFetchU::cache_p87,3461
	InstCache icache;icache88,3489
	InstCache icache;InstFetchU::icache88,3489
	ArrayST * IB;IB89,3508
	ArrayST * IB;InstFetchU::IB89,3508
	ArrayST * BTB;BTB90,3523
	ArrayST * BTB;InstFetchU::BTB90,3523
	BranchPredictor * BPT;BPT91,3539
	BranchPredictor * BPT;InstFetchU::BPT91,3539
	inst_decoder * ID_inst;ID_inst92,3563
	inst_decoder * ID_inst;InstFetchU::ID_inst92,3563
	inst_decoder * ID_operand;ID_operand93,3588
	inst_decoder * ID_operand;InstFetchU::ID_operand93,3588
	inst_decoder * ID_misc;ID_misc94,3616
	inst_decoder * ID_misc;InstFetchU::ID_misc94,3616
	bool exist;exist95,3641
	bool exist;InstFetchU::exist95,3641
	InstFetchU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exsit=true);InstFetchU97,3655
	InstFetchU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exsit=true);InstFetchU::InstFetchU97,3655
    void computeEnergy(bool is_tdp=true);computeEnergy98,3783
    void computeEnergy(bool is_tdp=true);InstFetchU::computeEnergy98,3783
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy99,3825
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);InstFetchU::displayEnergy99,3825
	~InstFetchU();~InstFetchU100,3905
	~InstFetchU();InstFetchU::~InstFetchU100,3905
class SchedulerU :public Component {SchedulerU104,3926
	ParseXML *XML;XML107,3974
	ParseXML *XML;SchedulerU::XML107,3974
	int  ithCore;ithCore108,3990
	int  ithCore;SchedulerU::ithCore108,3990
	InputParameter interface_ip;interface_ip109,4005
	InputParameter interface_ip;SchedulerU::interface_ip109,4005
	CoreDynParam  coredynp;coredynp110,4035
	CoreDynParam  coredynp;SchedulerU::coredynp110,4035
	double clockRate,executionTime;clockRate111,4060
	double clockRate,executionTime;SchedulerU::clockRate111,4060
	double clockRate,executionTime;executionTime111,4060
	double clockRate,executionTime;SchedulerU::executionTime111,4060
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;SchedulerU::scktRatio112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;SchedulerU::chip_PR_overhead112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead112,4093
	double scktRatio, chip_PR_overhead, macro_PR_overhead;SchedulerU::macro_PR_overhead112,4093
	double Iw_height, fp_Iw_height,ROB_height;Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;SchedulerU::Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;fp_Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;SchedulerU::fp_Iw_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;ROB_height113,4149
	double Iw_height, fp_Iw_height,ROB_height;SchedulerU::ROB_height113,4149
	ArrayST         * int_inst_window;int_inst_window114,4193
	ArrayST         * int_inst_window;SchedulerU::int_inst_window114,4193
	ArrayST         * fp_inst_window;fp_inst_window115,4229
	ArrayST         * fp_inst_window;SchedulerU::fp_inst_window115,4229
	ArrayST         * ROB;ROB116,4264
	ArrayST         * ROB;SchedulerU::ROB116,4264
    selection_logic * instruction_selection;instruction_selection117,4288
    selection_logic * instruction_selection;SchedulerU::instruction_selection117,4288
    bool exist;exist118,4333
    bool exist;SchedulerU::exist118,4333
    SchedulerU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=true);SchedulerU120,4350
    SchedulerU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=true);SchedulerU::SchedulerU120,4350
    void computeEnergy(bool is_tdp=true);computeEnergy121,4482
    void computeEnergy(bool is_tdp=true);SchedulerU::computeEnergy121,4482
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy122,4524
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);SchedulerU::displayEnergy122,4524
	~SchedulerU();~SchedulerU123,4604
	~SchedulerU();SchedulerU::~SchedulerU123,4604
class RENAMINGU :public Component {RENAMINGU126,4624
	ParseXML *XML;XML129,4671
	ParseXML *XML;RENAMINGU::XML129,4671
	int  ithCore;ithCore130,4687
	int  ithCore;RENAMINGU::ithCore130,4687
	InputParameter interface_ip;interface_ip131,4702
	InputParameter interface_ip;RENAMINGU::interface_ip131,4702
	double clockRate,executionTime;clockRate132,4732
	double clockRate,executionTime;RENAMINGU::clockRate132,4732
	double clockRate,executionTime;executionTime132,4732
	double clockRate,executionTime;RENAMINGU::executionTime132,4732
	CoreDynParam  coredynp;coredynp133,4765
	CoreDynParam  coredynp;RENAMINGU::coredynp133,4765
	ArrayST * iFRAT;iFRAT134,4790
	ArrayST * iFRAT;RENAMINGU::iFRAT134,4790
	ArrayST * fFRAT;fFRAT135,4808
	ArrayST * fFRAT;RENAMINGU::fFRAT135,4808
	ArrayST * iRRAT;iRRAT136,4826
	ArrayST * iRRAT;RENAMINGU::iRRAT136,4826
	ArrayST * fRRAT;fRRAT137,4844
	ArrayST * fRRAT;RENAMINGU::fRRAT137,4844
	ArrayST * ifreeL;ifreeL138,4862
	ArrayST * ifreeL;RENAMINGU::ifreeL138,4862
	ArrayST * ffreeL;ffreeL139,4881
	ArrayST * ffreeL;RENAMINGU::ffreeL139,4881
	dep_resource_conflict_check * idcl;idcl140,4900
	dep_resource_conflict_check * idcl;RENAMINGU::idcl140,4900
	dep_resource_conflict_check * fdcl;fdcl141,4937
	dep_resource_conflict_check * fdcl;RENAMINGU::fdcl141,4937
	ArrayST * RAHT;//register alias history table Used to store GCRAHT142,4974
	ArrayST * RAHT;//register alias history table Used to store GCRENAMINGU::RAHT142,4974
	bool exist;exist143,5038
	bool exist;RENAMINGU::exist143,5038
	RENAMINGU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_=true);RENAMINGU146,5053
	RENAMINGU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_=true);RENAMINGU::RENAMINGU146,5053
    void computeEnergy(bool is_tdp=true);computeEnergy147,5182
    void computeEnergy(bool is_tdp=true);RENAMINGU::computeEnergy147,5182
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy148,5224
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);RENAMINGU::displayEnergy148,5224
	~RENAMINGU();~RENAMINGU149,5304
	~RENAMINGU();RENAMINGU::~RENAMINGU149,5304
class LoadStoreU :public Component {LoadStoreU152,5323
	ParseXML *XML;XML155,5371
	ParseXML *XML;LoadStoreU::XML155,5371
	int  ithCore;ithCore156,5387
	int  ithCore;LoadStoreU::ithCore156,5387
	InputParameter interface_ip;interface_ip157,5402
	InputParameter interface_ip;LoadStoreU::interface_ip157,5402
	CoreDynParam  coredynp;coredynp158,5432
	CoreDynParam  coredynp;LoadStoreU::coredynp158,5432
	enum Cache_policy cache_p;cache_p159,5457
	enum Cache_policy cache_p;LoadStoreU::cache_p159,5457
	double clockRate,executionTime;clockRate160,5485
	double clockRate,executionTime;LoadStoreU::clockRate160,5485
	double clockRate,executionTime;executionTime160,5485
	double clockRate,executionTime;LoadStoreU::executionTime160,5485
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;LoadStoreU::scktRatio161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;LoadStoreU::chip_PR_overhead161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead161,5518
	double scktRatio, chip_PR_overhead, macro_PR_overhead;LoadStoreU::macro_PR_overhead161,5518
	double lsq_height;lsq_height162,5574
	double lsq_height;LoadStoreU::lsq_height162,5574
	DataCache dcache;dcache163,5594
	DataCache dcache;LoadStoreU::dcache163,5594
	DataCache ccache;ccache164,5613
	DataCache ccache;LoadStoreU::ccache164,5613
	DataCache tcache;tcache165,5632
	DataCache tcache;LoadStoreU::tcache165,5632
	DataCache sharedmemory;sharedmemory166,5651
	DataCache sharedmemory;LoadStoreU::sharedmemory166,5651
	ArrayST * LSQ;//it is actually the store queue but for inorder processors it serves as both loadQ and StoreQLSQ167,5676
	ArrayST * LSQ;//it is actually the store queue but for inorder processors it serves as both loadQ and StoreQLoadStoreU::LSQ167,5676
	ArrayST * LoadQ;LoadQ168,5786
	ArrayST * LoadQ;LoadStoreU::LoadQ168,5786
	vector<NoC *>  nocs;nocs169,5804
	vector<NoC *>  nocs;LoadStoreU::nocs169,5804
	bool exist;exist170,5826
	bool exist;LoadStoreU::exist170,5826
   Crossbar *xbar_shared;xbar_shared171,5839
   Crossbar *xbar_shared;LoadStoreU::xbar_shared171,5839
	Component noc;noc172,5865
	Component noc;LoadStoreU::noc172,5865
	LoadStoreU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=true);LoadStoreU173,5881
	LoadStoreU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=true);LoadStoreU::LoadStoreU173,5881
    void computeEnergy(bool is_tdp=true);computeEnergy174,6010
    void computeEnergy(bool is_tdp=true);LoadStoreU::computeEnergy174,6010
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy175,6052
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);LoadStoreU::displayEnergy175,6052
	 void displayDeviceType(int device_type_, uint32_t indent);//Added by Syed GilanidisplayDeviceType176,6132
	 void displayDeviceType(int device_type_, uint32_t indent);//Added by Syed GilaniLoadStoreU::displayDeviceType176,6132
	~LoadStoreU();~LoadStoreU178,6216
	~LoadStoreU();LoadStoreU::~LoadStoreU178,6216
class MemManU :public Component {MemManU181,6236
	ParseXML *XML;XML184,6281
	ParseXML *XML;MemManU::XML184,6281
	int  ithCore;ithCore185,6297
	int  ithCore;MemManU::ithCore185,6297
	InputParameter interface_ip;interface_ip186,6312
	InputParameter interface_ip;MemManU::interface_ip186,6312
	CoreDynParam  coredynp;coredynp187,6342
	CoreDynParam  coredynp;MemManU::coredynp187,6342
	double clockRate,executionTime;clockRate188,6367
	double clockRate,executionTime;MemManU::clockRate188,6367
	double clockRate,executionTime;executionTime188,6367
	double clockRate,executionTime;MemManU::executionTime188,6367
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;MemManU::scktRatio189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;MemManU::chip_PR_overhead189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead189,6400
	double scktRatio, chip_PR_overhead, macro_PR_overhead;MemManU::macro_PR_overhead189,6400
	ArrayST * itlb;itlb190,6456
	ArrayST * itlb;MemManU::itlb190,6456
	ArrayST * dtlb;dtlb191,6473
	ArrayST * dtlb;MemManU::dtlb191,6473
	bool exist;exist192,6490
	bool exist;MemManU::exist192,6490
	MemManU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=false);MemManU194,6504
	MemManU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, bool exist_=false);MemManU::MemManU194,6504
    void computeEnergy(bool is_tdp=true);computeEnergy195,6631
    void computeEnergy(bool is_tdp=true);MemManU::computeEnergy195,6631
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy196,6673
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);MemManU::displayEnergy196,6673
	~MemManU();~MemManU197,6753
	~MemManU();MemManU::~MemManU197,6753
class RegFU :public Component {RegFU200,6770
	ParseXML *XML;XML203,6813
	ParseXML *XML;RegFU::XML203,6813
	int  ithCore;ithCore204,6829
	int  ithCore;RegFU::ithCore204,6829
	InputParameter interface_ip;interface_ip205,6844
	InputParameter interface_ip;RegFU::interface_ip205,6844
	CoreDynParam  coredynp;coredynp206,6874
	CoreDynParam  coredynp;RegFU::coredynp206,6874
	double clockRate,executionTime;clockRate207,6899
	double clockRate,executionTime;RegFU::clockRate207,6899
	double clockRate,executionTime;executionTime207,6899
	double clockRate,executionTime;RegFU::executionTime207,6899
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;RegFU::scktRatio208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;RegFU::chip_PR_overhead208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead208,6932
	double scktRatio, chip_PR_overhead, macro_PR_overhead;RegFU::macro_PR_overhead208,6932
	double int_regfile_height, fp_regfile_height;int_regfile_height209,6988
	double int_regfile_height, fp_regfile_height;RegFU::int_regfile_height209,6988
	double int_regfile_height, fp_regfile_height;fp_regfile_height209,6988
	double int_regfile_height, fp_regfile_height;RegFU::fp_regfile_height209,6988
	ArrayST * IRF;IRF210,7035
	ArrayST * IRF;RegFU::IRF210,7035
	ArrayST * FRF;FRF211,7051
	ArrayST * FRF;RegFU::FRF211,7051
	ArrayST * RFWIN;RFWIN212,7067
	ArrayST * RFWIN;RegFU::RFWIN212,7067
	ArrayST * OPC;//Operand collectorsOPC213,7085
	ArrayST * OPC;//Operand collectorsRegFU::OPC213,7085
	bool exist;exist214,7121
	bool exist;RegFU::exist214,7121
   double exClockRate; exClockRate215,7134
   double exClockRate; RegFU::exClockRate215,7134
	Crossbar * xbar_rfu;xbar_rfu217,7181
	Crossbar * xbar_rfu;RegFU::xbar_rfu217,7181
   MCPAT_Arbiter * arbiter_rfu;arbiter_rfu218,7203
   MCPAT_Arbiter * arbiter_rfu;RegFU::arbiter_rfu218,7203
	RegFU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, double exClockRate, bool exist_=true);RegFU219,7235
	RegFU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, double exClockRate, bool exist_=true);RegFU::RegFU219,7235
    void computeEnergy(bool is_tdp=true);computeEnergy220,7379
    void computeEnergy(bool is_tdp=true);RegFU::computeEnergy220,7379
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy221,7421
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);RegFU::displayEnergy221,7421
	~RegFU();~RegFU222,7501
	~RegFU();RegFU::~RegFU222,7501
class EXECU :public Component {EXECU225,7516
	ParseXML *XML;XML228,7559
	ParseXML *XML;EXECU::XML228,7559
	int  ithCore;ithCore229,7575
	int  ithCore;EXECU::ithCore229,7575
	InputParameter interface_ip;interface_ip230,7590
	InputParameter interface_ip;EXECU::interface_ip230,7590
	double clockRate,executionTime;clockRate231,7620
	double clockRate,executionTime;EXECU::clockRate231,7620
	double clockRate,executionTime;executionTime231,7620
	double clockRate,executionTime;EXECU::executionTime231,7620
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;EXECU::scktRatio232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;EXECU::chip_PR_overhead232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead232,7653
	double scktRatio, chip_PR_overhead, macro_PR_overhead;EXECU::macro_PR_overhead232,7653
	double lsq_height;lsq_height233,7709
	double lsq_height;EXECU::lsq_height233,7709
	CoreDynParam  coredynp;coredynp234,7729
	CoreDynParam  coredynp;EXECU::coredynp234,7729
	RegFU          * rfu;rfu235,7754
	RegFU          * rfu;EXECU::rfu235,7754
	SchedulerU     * scheu;scheu236,7777
	SchedulerU     * scheu;EXECU::scheu236,7777
    FunctionalUnit * fp_u;fp_u237,7802
    FunctionalUnit * fp_u;EXECU::fp_u237,7802
    FunctionalUnit * exeu;exeu238,7829
    FunctionalUnit * exeu;EXECU::exeu238,7829
    FunctionalUnit * mul;mul239,7856
    FunctionalUnit * mul;EXECU::mul239,7856
	interconnect * int_bypass;int_bypass240,7882
	interconnect * int_bypass;EXECU::int_bypass240,7882
	interconnect * intTagBypass;intTagBypass241,7910
	interconnect * intTagBypass;EXECU::intTagBypass241,7910
	interconnect * int_mul_bypass;int_mul_bypass242,7940
	interconnect * int_mul_bypass;EXECU::int_mul_bypass242,7940
	interconnect * intTag_mul_Bypass;intTag_mul_Bypass243,7972
	interconnect * intTag_mul_Bypass;EXECU::intTag_mul_Bypass243,7972
	interconnect * fp_bypass;fp_bypass244,8007
	interconnect * fp_bypass;EXECU::fp_bypass244,8007
	interconnect * fpTagBypass;fpTagBypass245,8034
	interconnect * fpTagBypass;EXECU::fpTagBypass245,8034
	bool exist;exist246,8063
	bool exist;EXECU::exist246,8063
	double rf_fu_clockRate;rf_fu_clockRate247,8076
	double rf_fu_clockRate;EXECU::rf_fu_clockRate247,8076
	Component  bypass;bypass248,8101
	Component  bypass;EXECU::bypass248,8101
	EXECU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_, double lsq_height_,const CoreDynParam & dyn_p_, double exClockRate, bool exist_);EXECU251,8123
	EXECU(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_, double lsq_height_,const CoreDynParam & dyn_p_, double exClockRate, bool exist_);EXECU::EXECU251,8123
    void computeEnergy(bool is_tdp=true);computeEnergy252,8282
    void computeEnergy(bool is_tdp=true);EXECU::computeEnergy252,8282
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy253,8324
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);EXECU::displayEnergy253,8324
	~EXECU();~EXECU254,8401
	~EXECU();EXECU::~EXECU254,8401
class Core :public Component {Core258,8417
	ParseXML *XML;XML261,8459
	ParseXML *XML;Core::XML261,8459
	int  ithCore;ithCore262,8475
	int  ithCore;Core::ithCore262,8475
	InputParameter interface_ip;interface_ip263,8490
	InputParameter interface_ip;Core::interface_ip263,8490
	double clockRate,executionTime;clockRate264,8520
	double clockRate,executionTime;Core::clockRate264,8520
	double clockRate,executionTime;executionTime264,8520
	double clockRate,executionTime;Core::executionTime264,8520
	double exClockRate;exClockRate265,8553
	double exClockRate;Core::exClockRate265,8553
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;Core::scktRatio266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;Core::chip_PR_overhead266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead266,8574
	double scktRatio, chip_PR_overhead, macro_PR_overhead;Core::macro_PR_overhead266,8574
	InstFetchU * ifu;ifu267,8630
	InstFetchU * ifu;Core::ifu267,8630
	LoadStoreU * lsu;lsu268,8649
	LoadStoreU * lsu;Core::lsu268,8649
	MemManU    * mmu;mmu269,8668
	MemManU    * mmu;Core::mmu269,8668
	EXECU      * exu;exu270,8687
	EXECU      * exu;Core::exu270,8687
	RENAMINGU  * rnu;rnu271,8706
	RENAMINGU  * rnu;Core::rnu271,8706
	double IdleCoreEnergy;IdleCoreEnergy272,8725
	double IdleCoreEnergy;Core::IdleCoreEnergy272,8725
	double IdlePower_PerCore;IdlePower_PerCore273,8749
	double IdlePower_PerCore;Core::IdlePower_PerCore273,8749
    Pipeline   * corepipe;corepipe274,8776
    Pipeline   * corepipe;Core::corepipe274,8776
    UndiffCore * undiffCore;undiffCore275,8803
    UndiffCore * undiffCore;Core::undiffCore275,8803
    SharedCache * l2cache;l2cache276,8832
    SharedCache * l2cache;Core::l2cache276,8832
    CoreDynParam  coredynp;coredynp277,8859
    CoreDynParam  coredynp;Core::coredynp277,8859
	double Pipeline_energy;Pipeline_energy278,8887
	double Pipeline_energy;Core::Pipeline_energy278,8887
	Core(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_);Core281,8980
	Core(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_);Core::Core281,8980
	void set_core_param();set_core_param282,9057
	void set_core_param();Core::set_core_param282,9057
	void computeEnergy(bool is_tdp=true);computeEnergy283,9081
	void computeEnergy(bool is_tdp=true);Core::computeEnergy283,9081
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy284,9120
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);Core::displayEnergy284,9120
	float get_coefficient_icache_hits(){get_coefficient_icache_hits286,9198
	float get_coefficient_icache_hits(){Core::get_coefficient_icache_hits286,9198
	float get_coefficient_icache_misses(){get_coefficient_icache_misses291,9374
	float get_coefficient_icache_misses(){Core::get_coefficient_icache_misses291,9374
	float get_coefficient_tot_insts(){get_coefficient_tot_insts304,9973
	float get_coefficient_tot_insts(){Core::get_coefficient_tot_insts304,9973
	float get_coefficient_fpint_insts(){get_coefficient_fpint_insts314,10297
	float get_coefficient_fpint_insts(){Core::get_coefficient_fpint_insts314,10297
	float get_coefficient_dcache_readhits()get_coefficient_dcache_readhits324,10663
	float get_coefficient_dcache_readhits()Core::get_coefficient_dcache_readhits324,10663
	float get_coefficient_dcache_readmisses()get_coefficient_dcache_readmisses332,10878
	float get_coefficient_dcache_readmisses()Core::get_coefficient_dcache_readmisses332,10878
	float get_coefficient_dcache_writehits()get_coefficient_dcache_writehits346,11624
	float get_coefficient_dcache_writehits()Core::get_coefficient_dcache_writehits346,11624
	float get_coefficient_dcache_writemisses(){get_coefficient_dcache_writemisses353,11819
	float get_coefficient_dcache_writemisses(){Core::get_coefficient_dcache_writemisses353,11819
	float get_coefficient_tcache_readhits()get_coefficient_tcache_readhits372,12926
	float get_coefficient_tcache_readhits()Core::get_coefficient_tcache_readhits372,12926
	float get_coefficient_tcache_readmisses()get_coefficient_tcache_readmisses380,13141
	float get_coefficient_tcache_readmisses()Core::get_coefficient_tcache_readmisses380,13141
	float get_coefficient_tcache_readmisses1(){get_coefficient_tcache_readmisses1394,13888
	float get_coefficient_tcache_readmisses1(){Core::get_coefficient_tcache_readmisses1394,13888
	float get_coefficient_tcache_readmisses2(){get_coefficient_tcache_readmisses2399,14002
	float get_coefficient_tcache_readmisses2(){Core::get_coefficient_tcache_readmisses2399,14002
	float get_coefficient_ccache_readhits()get_coefficient_ccache_readhits411,14662
	float get_coefficient_ccache_readhits()Core::get_coefficient_ccache_readhits411,14662
	float get_coefficient_ccache_readmisses()get_coefficient_ccache_readmisses417,15030
	float get_coefficient_ccache_readmisses()Core::get_coefficient_ccache_readmisses417,15030
	float get_coefficient_sharedmemory_readhits()get_coefficient_sharedmemory_readhits430,15754
	float get_coefficient_sharedmemory_readhits()Core::get_coefficient_sharedmemory_readhits430,15754
	float get_coefficient_lsq_accesses()get_coefficient_lsq_accesses439,15980
	float get_coefficient_lsq_accesses()Core::get_coefficient_lsq_accesses439,15980
	float get_coefficient_regreads_accesses(){get_coefficient_regreads_accesses449,16278
	float get_coefficient_regreads_accesses(){Core::get_coefficient_regreads_accesses449,16278
	float get_coefficient_regwrites_accesses(){return ((exu->rfu->IRF->local_result.power.writeOp.dynamic/32)*(4*2)/*/1.5*/);}get_coefficient_regwrites_accesses458,16638
	float get_coefficient_regwrites_accesses(){return ((exu->rfu->IRF->local_result.power.writeOp.dynamic/32)*(4*2)/*/1.5*/);}Core::get_coefficient_regwrites_accesses458,16638
	float get_coefficient_noregfileops_accesses(){return ((exu->rfu->xbar_rfu->power.readOp.dynamic/(32/**1.5*/))+get_coefficient_noregfileops_accesses460,16763
	float get_coefficient_noregfileops_accesses(){return ((exu->rfu->xbar_rfu->power.readOp.dynamic/(32/**1.5*/))+Core::get_coefficient_noregfileops_accesses460,16763
	float get_coefficient_ialu_accesses(){get_coefficient_ialu_accesses464,17006
	float get_coefficient_ialu_accesses(){Core::get_coefficient_ialu_accesses464,17006
	float get_coefficient_sfu_accesses(){get_coefficient_sfu_accesses469,17168
	float get_coefficient_sfu_accesses(){Core::get_coefficient_sfu_accesses469,17168
	float get_coefficient_fpu_accesses(){get_coefficient_fpu_accesses474,17328
	float get_coefficient_fpu_accesses(){Core::get_coefficient_fpu_accesses474,17328
	float get_coefficient_duty_cycle()get_coefficient_duty_cycle479,17490
	float get_coefficient_duty_cycle()Core::get_coefficient_duty_cycle479,17490
	void compute();compute494,17777
	void compute();Core::compute494,17777
	~Core();~Core495,17794
	~Core();Core::~Core495,17794

gpuwattch/cacti/Ucache.h,3965
#define __UCACHE_H____UCACHE_H__34,1884
class min_values_tmin_values_t42,1980
    double min_delay;min_delay45,2011
    double min_delay;min_values_t::min_delay45,2011
    double min_dyn;min_dyn46,2033
    double min_dyn;min_values_t::min_dyn46,2033
    double min_leakage;min_leakage47,2053
    double min_leakage;min_values_t::min_leakage47,2053
    double min_area;min_area48,2077
    double min_area;min_values_t::min_area48,2077
    double min_cyc;min_cyc49,2098
    double min_cyc;min_values_t::min_cyc49,2098
    min_values_t() : min_delay(BIGNUM), min_dyn(BIGNUM), min_leakage(BIGNUM), min_area(BIGNUM), min_cyc(BIGNUM) { }min_values_t51,2119
    min_values_t() : min_delay(BIGNUM), min_dyn(BIGNUM), min_leakage(BIGNUM), min_area(BIGNUM), min_cyc(BIGNUM) { }min_values_t::min_values_t51,2119
    void update_min_values(const min_values_t * val);update_min_values53,2236
    void update_min_values(const min_values_t * val);min_values_t::update_min_values53,2236
    void update_min_values(const uca_org_t & res);update_min_values54,2290
    void update_min_values(const uca_org_t & res);min_values_t::update_min_values54,2290
    void update_min_values(const nuca_org_t * res);update_min_values55,2341
    void update_min_values(const nuca_org_t * res);min_values_t::update_min_values55,2341
    void update_min_values(const mem_array * res);update_min_values56,2393
    void update_min_values(const mem_array * res);min_values_t::update_min_values56,2393
struct solutionsolution61,2450
  int    tag_array_index;tag_array_index63,2468
  int    tag_array_index;solution::tag_array_index63,2468
  int    data_array_index;data_array_index64,2494
  int    data_array_index;solution::data_array_index64,2494
  list<mem_array *>::iterator tag_array_iter;tag_array_iter65,2521
  list<mem_array *>::iterator tag_array_iter;solution::tag_array_iter65,2521
  list<mem_array *>::iterator data_array_iter;data_array_iter66,2567
  list<mem_array *>::iterator data_array_iter;solution::data_array_iter66,2567
  double access_time;access_time67,2614
  double access_time;solution::access_time67,2614
  double cycle_time;cycle_time68,2636
  double cycle_time;solution::cycle_time68,2636
  double area;area69,2657
  double area;solution::area69,2657
  double efficiency;efficiency70,2672
  double efficiency;solution::efficiency70,2672
  powerDef total_power;total_power71,2693
  powerDef total_power;solution::total_power71,2693
bool calculate_time(calculate_time76,2723
void update(uca_org_t *fin_res);update91,3088
void solve(uca_org_t *fin_res);solve93,3122
void init_tech_params(double tech, bool is_tag);init_tech_params94,3154
struct calc_time_mt_wrapper_structcalc_time_mt_wrapper_struct97,3205
  uint32_t tid;tid99,3242
  uint32_t tid;calc_time_mt_wrapper_struct::tid99,3242
  bool     is_tag;is_tag100,3258
  bool     is_tag;calc_time_mt_wrapper_struct::is_tag100,3258
  bool     pure_ram;pure_ram101,3277
  bool     pure_ram;calc_time_mt_wrapper_struct::pure_ram101,3277
  bool     pure_cam;pure_cam102,3298
  bool     pure_cam;calc_time_mt_wrapper_struct::pure_cam102,3298
  bool     is_main_mem;is_main_mem103,3319
  bool     is_main_mem;calc_time_mt_wrapper_struct::is_main_mem103,3319
  double   Nspd_min;Nspd_min104,3343
  double   Nspd_min;calc_time_mt_wrapper_struct::Nspd_min104,3343
  min_values_t * data_res;data_res106,3365
  min_values_t * data_res;calc_time_mt_wrapper_struct::data_res106,3365
  min_values_t * tag_res;tag_res107,3392
  min_values_t * tag_res;calc_time_mt_wrapper_struct::tag_res107,3392
  list<mem_array *> data_arr;data_arr109,3419
  list<mem_array *> data_arr;calc_time_mt_wrapper_struct::data_arr109,3419
  list<mem_array *> tag_arr;tag_arr110,3449
  list<mem_array *> tag_arr;calc_time_mt_wrapper_struct::tag_arr110,3449
void *calc_time_mt_wrapper(void * void_obj);calc_time_mt_wrapper113,3482

gpuwattch/cacti/area.cc,0

gpuwattch/cacti/parameter.cc,1277
TechnologyParameter g_tp;g_tp45,2010
void TechnologyParameter::DeviceType::display(uint32_t indent)display49,2039
void TechnologyParameter::DeviceType::display(uint32_t indent)TechnologyParameter::DeviceType::display49,2039
void TechnologyParameter::InterconnectType::display(uint32_t indent)display74,3577
void TechnologyParameter::InterconnectType::display(uint32_t indent)TechnologyParameter::InterconnectType::display74,3577
void TechnologyParameter::ScalingFactor::display(uint32_t indent)display83,3932
void TechnologyParameter::ScalingFactor::display(uint32_t indent)TechnologyParameter::ScalingFactor::display83,3932
void TechnologyParameter::MemoryType::display(uint32_t indent)display91,4245
void TechnologyParameter::MemoryType::display(uint32_t indent)TechnologyParameter::MemoryType::display91,4245
void TechnologyParameter::display(uint32_t indent)display105,4842
void TechnologyParameter::display(uint32_t indent)TechnologyParameter::display105,4842
DynamicParameter::DynamicParameter():DynamicParameter187,9945
DynamicParameter::DynamicParameter():DynamicParameter::DynamicParameter187,9945
DynamicParameter::DynamicParameter(DynamicParameter194,10034
DynamicParameter::DynamicParameter(DynamicParameter::DynamicParameter194,10034

gpuwattch/cacti/area.h,966
#define __AREA_H____AREA_H__35,1883
class AreaArea42,1982
  double w;w45,2004
  double w;Area::w45,2004
  double h;h46,2016
  double h;Area::h46,2016
  Area():w(0), h(0), area(0) { }Area48,2029
  Area():w(0), h(0), area(0) { }Area::Area48,2029
  double get_w() const { return w; }get_w49,2062
  double get_w() const { return w; }Area::get_w49,2062
  double get_h() const { return h; }get_h50,2099
  double get_h() const { return h; }Area::get_h50,2099
  double get_area() constget_area51,2136
  double get_area() constArea::get_area51,2136
  void set_w(double w_) { w = w_; }set_w62,2266
  void set_w(double w_) { w = w_; }Area::set_w62,2266
  void set_h(double h_) { h = h_; }set_h63,2302
  void set_h(double h_) { h = h_; }Area::set_h63,2302
  void set_area(double a_) { area = a_; }set_area64,2338
  void set_area(double a_) { area = a_; }Area::set_area64,2338
  double area;area67,2391
  double area;Area::area67,2391

gpuwattch/cacti/cacti_interface.cc,898
bool mem_array::lt(const mem_array * m1, const mem_array * m2)lt51,2146
bool mem_array::lt(const mem_array * m1, const mem_array * m2)mem_array::lt51,2146
void uca_org_t::find_delay()find_delay69,2810
void uca_org_t::find_delay()uca_org_t::find_delay69,2810
void uca_org_t::find_energy()find_energy107,4106
void uca_org_t::find_energy()uca_org_t::find_energy107,4106
void uca_org_t::find_area()find_area117,4315
void uca_org_t::find_area()uca_org_t::find_area117,4315
void uca_org_t::adjust_area()adjust_area132,4680
void uca_org_t::adjust_area()uca_org_t::adjust_area132,4680
void uca_org_t::find_cyc()find_cyc148,5123
void uca_org_t::find_cyc()uca_org_t::find_cyc148,5123
uca_org_t :: uca_org_t()uca_org_t161,5400
uca_org_t :: uca_org_t()uca_org_t::uca_org_t161,5400
void uca_org_t :: cleanup()cleanup168,5463
void uca_org_t :: cleanup()uca_org_t::cleanup168,5463

gpuwattch/cacti/highradix.cc,1456
#define MAX_WIRE_SCALE MAX_WIRE_SCALE46,2458
HighRadix::HighRadix(HighRadix48,2484
HighRadix::HighRadix(HighRadix::HighRadix48,2484
HighRadix::compute_power()compute_power90,3614
HighRadix::compute_power()HighRadix::compute_power90,3614
void HighRadix::compute_crossbar_power()compute_crossbar_power184,7302
void HighRadix::compute_crossbar_power()HighRadix::compute_crossbar_power184,7302
void HighRadix::compute_bus_power()compute_bus_power192,7537
void HighRadix::compute_bus_power()HighRadix::compute_bus_power192,7537
void HighRadix::compute_arb_power()compute_arb_power200,7985
void HighRadix::compute_arb_power()HighRadix::compute_arb_power200,7985
void HighRadix::compute_buff_power()compute_buff_power211,8331
void HighRadix::compute_buff_power()HighRadix::compute_buff_power211,8331
HighRadix::sub_switch_power()sub_switch_power227,8926
HighRadix::sub_switch_power()HighRadix::sub_switch_power227,8926
HighRadix::~HighRadix()~HighRadix250,9854
HighRadix::~HighRadix()HighRadix::~HighRadix250,9854
Mat * HighRadix::buffer_(double block_sz, double sz)buffer_261,10003
Mat * HighRadix::buffer_(double block_sz, double sz)HighRadix::buffer_261,10003
void HighRadix::print_buffer(Component *c)print_buffer308,11480
void HighRadix::print_buffer(Component *c)HighRadix::print_buffer308,11480
void HighRadix::print_router()print_router318,11880
void HighRadix::print_router()HighRadix::print_router318,11880

gpuwattch/cacti/bank.h,2083
#define __BANK_H____BANK_H__35,1883
class Bank : public ComponentBank43,1986
    Bank(const DynamicParameter & dyn_p);Bank46,2028
    Bank(const DynamicParameter & dyn_p);Bank::Bank46,2028
    ~Bank();~Bank47,2070
    ~Bank();Bank::~Bank47,2070
    double compute_delays(double inrisetime);  // return outrisetimecompute_delays48,2083
    double compute_delays(double inrisetime);  // return outrisetimeBank::compute_delays48,2083
    void   compute_power_energy();compute_power_energy49,2152
    void   compute_power_energy();Bank::compute_power_energy49,2152
    const DynamicParameter & dp;dp51,2188
    const DynamicParameter & dp;Bank::dp51,2188
    Mat   mat;mat52,2221
    Mat   mat;Bank::mat52,2221
    Htree2 *htree_in_add;htree_in_add53,2236
    Htree2 *htree_in_add;Bank::htree_in_add53,2236
    Htree2 *htree_in_data;htree_in_data54,2262
    Htree2 *htree_in_data;Bank::htree_in_data54,2262
    Htree2 *htree_out_data;htree_out_data55,2289
    Htree2 *htree_out_data;Bank::htree_out_data55,2289
    Htree2 *htree_in_search;htree_in_search56,2317
    Htree2 *htree_in_search;Bank::htree_in_search56,2317
    Htree2 *htree_out_search;htree_out_search57,2346
    Htree2 *htree_out_search;Bank::htree_out_search57,2346
    int  num_addr_b_mat;num_addr_b_mat59,2377
    int  num_addr_b_mat;Bank::num_addr_b_mat59,2377
    int  num_mats_hor_dir;num_mats_hor_dir60,2402
    int  num_mats_hor_dir;Bank::num_mats_hor_dir60,2402
    int  num_mats_ver_dir;num_mats_ver_dir61,2429
    int  num_mats_ver_dir;Bank::num_mats_ver_dir61,2429
    int  num_addr_b_row_dec;num_addr_b_row_dec63,2457
    int  num_addr_b_row_dec;Bank::num_addr_b_row_dec63,2457
    int  num_addr_b_routed_to_mat_for_act;num_addr_b_routed_to_mat_for_act64,2486
    int  num_addr_b_routed_to_mat_for_act;Bank::num_addr_b_routed_to_mat_for_act64,2486
    int  num_addr_b_routed_to_mat_for_rd_or_wr;num_addr_b_routed_to_mat_for_rd_or_wr65,2529
    int  num_addr_b_routed_to_mat_for_rd_or_wr;Bank::num_addr_b_routed_to_mat_for_rd_or_wr65,2529

gpuwattch/cacti/io.cc,1500
InputParameter::parse_cfg(const string & in_file)parse_cfg54,2175
InputParameter::parse_cfg(const string & in_file)InputParameter::parse_cfg54,2175
InputParameter::display_ip()display_ip537,15971
InputParameter::display_ip()InputParameter::display_ip537,15971
powerComponents operator+(const powerComponents & x, const powerComponents & y)operator +613,20161
powerComponents operator*(const powerComponents & x, double const * const y)operator *626,20546
powerDef operator+(const powerDef & x, const powerDef & y)operator +640,20931
powerDef operator*(const powerDef & x, double const * const y)operator *650,21137
uca_org_t cacti_interface(const string & infile_name)cacti_interface660,21316
uca_org_t cacti_interface(cacti_interface723,22769
uca_org_t cacti_interface(cacti_interface918,28647
InputParameter::InputParameter()InputParameter1101,33782
InputParameter::InputParameter()InputParameter::InputParameter1101,33782
bool InputParameter::error_checking()error_checking1206,36191
bool InputParameter::error_checking()InputParameter::error_checking1206,36191
void output_data_csv(const uca_org_t & fin_res)output_data_csv1453,41693
void output_UCA(uca_org_t *fr)output_UCA1652,49581
uca_org_t cacti_interface(InputParameter  * const local_interface)cacti_interface2174,75850
uca_org_t init_interface(InputParameter* const local_interface)init_interface2311,79735
void reconfigure(InputParameter *local_interface, uca_org_t *fin_res)reconfigure2444,83566

gpuwattch/cacti/router.h,7535
#define __ROUTER_H____ROUTER_H__35,1885
class MCPAT_Router : public ComponentMCPAT_Router50,2130
    MCPAT_Router(MCPAT_Router53,2180
    MCPAT_Router(MCPAT_Router::MCPAT_Router53,2180
    ~MCPAT_Router();~MCPAT_Router61,2455
    ~MCPAT_Router();MCPAT_Router::~MCPAT_Router61,2455
    void print_router();print_router64,2478
    void print_router();MCPAT_Router::print_router64,2478
    Component arbiter, crossbar, buffer;arbiter66,2504
    Component arbiter, crossbar, buffer;MCPAT_Router::arbiter66,2504
    Component arbiter, crossbar, buffer;crossbar66,2504
    Component arbiter, crossbar, buffer;MCPAT_Router::crossbar66,2504
    Component arbiter, crossbar, buffer;buffer66,2504
    Component arbiter, crossbar, buffer;MCPAT_Router::buffer66,2504
    double cycle_time, max_cyc;cycle_time68,2546
    double cycle_time, max_cyc;MCPAT_Router::cycle_time68,2546
    double cycle_time, max_cyc;max_cyc68,2546
    double cycle_time, max_cyc;MCPAT_Router::max_cyc68,2546
    double flit_size;flit_size69,2578
    double flit_size;MCPAT_Router::flit_size69,2578
    double vc_count;vc_count70,2600
    double vc_count;MCPAT_Router::vc_count70,2600
    double vc_buffer_size; /* vc size = vc_buffer_size * flit_size */vc_buffer_size71,2621
    double vc_buffer_size; /* vc size = vc_buffer_size * flit_size */MCPAT_Router::vc_buffer_size71,2621
	TechnologyParameter::DeviceType *deviceType;deviceType74,2703
	TechnologyParameter::DeviceType *deviceType;MCPAT_Router::deviceType74,2703
	double FREQUENCY; // move this to config file --TODOFREQUENCY75,2749
	double FREQUENCY; // move this to config file --TODOMCPAT_Router::FREQUENCY75,2749
    double Cw3(double len);Cw376,2803
    double Cw3(double len);MCPAT_Router::Cw376,2803
    double gate_cap(double w);gate_cap77,2831
    double gate_cap(double w);MCPAT_Router::gate_cap77,2831
    double diff_cap(double w, int type /*0 for n-mos and 1 for p-mos*/, double stack);diff_cap78,2862
    double diff_cap(double w, int type /*0 for n-mos and 1 for p-mos*/, double stack);MCPAT_Router::diff_cap78,2862
    enum Wire_type wtype;wtype79,2949
    enum Wire_type wtype;MCPAT_Router::wtype79,2949
    enum Wire_placement wire_placement;wire_placement80,2975
    enum Wire_placement wire_placement;MCPAT_Router::wire_placement80,2975
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::NTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::PTtr82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;wt82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::wt82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;ht82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::ht82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;I82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::I82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;O82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::O82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::NTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::PTi82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::NTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::PTid82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;NTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::NTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;PTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::PTod82,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;TriS182,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::TriS182,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;TriS282,3030
    double NTtr, PTtr, wt, ht, I, O, NTi, PTi, NTid, PTid, NTod, PTod, TriS1, TriS2;MCPAT_Router::TriS282,3030
    double M; //network loadM83,3115
    double M; //network loadMCPAT_Router::M83,3115
    double transmission_buf_inpcap();transmission_buf_inpcap84,3144
    double transmission_buf_inpcap();MCPAT_Router::transmission_buf_inpcap84,3144
    double transmission_buf_outcap();transmission_buf_outcap85,3182
    double transmission_buf_outcap();MCPAT_Router::transmission_buf_outcap85,3182
    double transmission_buf_ctrcap();transmission_buf_ctrcap86,3220
    double transmission_buf_ctrcap();MCPAT_Router::transmission_buf_ctrcap86,3220
    double crossbar_inpline();crossbar_inpline87,3258
    double crossbar_inpline();MCPAT_Router::crossbar_inpline87,3258
    double crossbar_outline();crossbar_outline88,3289
    double crossbar_outline();MCPAT_Router::crossbar_outline88,3289
    double crossbar_ctrline();crossbar_ctrline89,3320
    double crossbar_ctrline();MCPAT_Router::crossbar_ctrline89,3320
    double tr_crossbar_power();tr_crossbar_power90,3351
    double tr_crossbar_power();MCPAT_Router::tr_crossbar_power90,3351
    void  cb_stats ();cb_stats91,3383
    void  cb_stats ();MCPAT_Router::cb_stats91,3383
    double arb_power();arb_power92,3406
    double arb_power();MCPAT_Router::arb_power92,3406
    void  arb_stats ();arb_stats93,3430
    void  arb_stats ();MCPAT_Router::arb_stats93,3430
    double buffer_params();buffer_params94,3454
    double buffer_params();MCPAT_Router::buffer_params94,3454
    void buffer_stats();buffer_stats95,3482
    void buffer_stats();MCPAT_Router::buffer_stats95,3482
    double Vdd;Vdd103,3558
    double Vdd;MCPAT_Router::Vdd103,3558
    void calc_router_parameters();calc_router_parameters105,3575
    void calc_router_parameters();MCPAT_Router::calc_router_parameters105,3575
    void get_router_area();get_router_area106,3610
    void get_router_area();MCPAT_Router::get_router_area106,3610
    void get_router_power();get_router_power107,3638
    void get_router_power();MCPAT_Router::get_router_power107,3638
    void get_router_delay();get_router_delay108,3667
    void get_router_delay();MCPAT_Router::get_router_delay108,3667
    double min_w_pmos;min_w_pmos110,3697
    double min_w_pmos;MCPAT_Router::min_w_pmos110,3697

gpuwattch/cacti/subarray.cc,506
Subarray::Subarray(const DynamicParameter & dp_, bool is_fa_):Subarray42,1948
Subarray::Subarray(const DynamicParameter & dp_, bool is_fa_):Subarray::Subarray42,1948
Subarray::~Subarray()~Subarray92,3942
Subarray::~Subarray()Subarray::~Subarray92,3942
double Subarray::get_total_cell_area()get_total_cell_area98,3971
double Subarray::get_total_cell_area()Subarray::get_total_cell_area98,3971
void Subarray::compute_C()compute_C121,5048
void Subarray::compute_C()Subarray::compute_C121,5048

gpuwattch/cacti/htree2.h,4399
#define __HTREE2_H____HTREE2_H__34,1884
class Htree2 : public ComponentHtree247,2212
    Htree2(enum Wire_type wire_model,Htree250,2256
    Htree2(enum Wire_type wire_model,Htree2::Htree250,2256
    ~Htree2() {};~Htree254,2574
    ~Htree2() {};Htree2::~Htree254,2574
    void in_htree();in_htree56,2593
    void in_htree();Htree2::in_htree56,2593
    void out_htree();out_htree57,2614
    void out_htree();Htree2::out_htree57,2614
    void limited_in_htree();limited_in_htree60,2675
    void limited_in_htree();Htree2::limited_in_htree60,2675
    void limited_out_htree();limited_out_htree61,2704
    void limited_out_htree();Htree2::limited_out_htree61,2704
    void input_nand(double s1, double s2, double l);input_nand62,2734
    void input_nand(double s1, double s2, double l);Htree2::input_nand62,2734
    void output_buffer(double s1, double s2, double l);output_buffer63,2787
    void output_buffer(double s1, double s2, double l);Htree2::output_buffer63,2787
    double in_rise_time, out_rise_time;in_rise_time65,2844
    double in_rise_time, out_rise_time;Htree2::in_rise_time65,2844
    double in_rise_time, out_rise_time;out_rise_time65,2844
    double in_rise_time, out_rise_time;Htree2::out_rise_time65,2844
    void set_in_rise_time(double rt)set_in_rise_time67,2885
    void set_in_rise_time(double rt)Htree2::set_in_rise_time67,2885
    double max_unpipelined_link_delay;max_unpipelined_link_delay72,2960
    double max_unpipelined_link_delay;Htree2::max_unpipelined_link_delay72,2960
    powerDef power_bit;power_bit73,2999
    powerDef power_bit;Htree2::power_bit73,2999
    double wire_bw;wire_bw77,3036
    double wire_bw;Htree2::wire_bw77,3036
    double init_wire_bw;  // bus width at rootinit_wire_bw78,3056
    double init_wire_bw;  // bus width at rootHtree2::init_wire_bw78,3056
    enum Htree_type tree_type;tree_type79,3103
    enum Htree_type tree_type;Htree2::tree_type79,3103
    double htree_hnodes;htree_hnodes80,3134
    double htree_hnodes;Htree2::htree_hnodes80,3134
    double htree_vnodes;htree_vnodes81,3159
    double htree_vnodes;Htree2::htree_vnodes81,3159
    double mat_width;mat_width82,3184
    double mat_width;Htree2::mat_width82,3184
    double mat_height;mat_height83,3206
    double mat_height;Htree2::mat_height83,3206
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;add_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;Htree2::add_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;Htree2::data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;search_data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;Htree2::search_data_in_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;data_out_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;Htree2::data_out_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;search_data_out_bits84,3229
    int add_bits, data_in_bits,search_data_in_bits,data_out_bits,  search_data_out_bits;Htree2::search_data_out_bits84,3229
    int ndbl, ndwl;ndbl85,3318
    int ndbl, ndwl;Htree2::ndbl85,3318
    int ndbl, ndwl;ndwl85,3318
    int ndbl, ndwl;Htree2::ndwl85,3318
    bool uca_tree; // should have full bandwidth to access all banks in the array simultaneouslyuca_tree86,3338
    bool uca_tree; // should have full bandwidth to access all banks in the array simultaneouslyHtree2::uca_tree86,3338
    bool search_tree;search_tree87,3435
    bool search_tree;Htree2::search_tree87,3435
    enum Wire_type wt;wt89,3458
    enum Wire_type wt;Htree2::wt89,3458
    double min_w_nmos;min_w_nmos90,3481
    double min_w_nmos;Htree2::min_w_nmos90,3481
    double min_w_pmos;min_w_pmos91,3504
    double min_w_pmos;Htree2::min_w_pmos91,3504
    TechnologyParameter::DeviceType *deviceType;deviceType93,3528
    TechnologyParameter::DeviceType *deviceType;Htree2::deviceType93,3528

gpuwattch/cacti/basic_circuit.cc,988
uint32_t _log2(uint64_t num)_log241,1973
bool is_pow2(int64_t val)is_pow261,2183
int powers (int base, int n)powers78,2359
double logtwo (double x)logtwo90,2545
double gate_C(gate_C99,2712
double gate_C_pass(gate_C_pass131,3397
double drain_C_(drain_C_163,4118
double tr_R_on(tr_R_on251,7007
double R_to_w(R_to_w288,7842
double pmos_to_nmos_sz_ratio(pmos_to_nmos_sz_ratio319,8438
double horowitz(horowitz337,8888
double cmos_Ileak(cmos_Ileak364,9575
double simplified_nmos_leakage(simplified_nmos_leakage389,10063
int factorial(int n, int m)factorial412,10525
int combination(int n, int m)combination420,10620
double simplified_pmos_leakage(simplified_pmos_leakage427,10726
double cmos_Ig_n(cmos_Ig_n450,11188
double cmos_Ig_p(cmos_Ig_p473,11635
double cmos_Isub_leakage(cmos_Isub_leakage496,12082
double cmos_Ig_leakage(cmos_Ig_leakage601,15300
double shortcircuit_simple(shortcircuit_simple725,18906
double shortcircuit(shortcircuit773,20946

gpuwattch/cacti/htree2.cc,600
Htree2::Htree2(Htree239,1943
Htree2::Htree2(Htree2::Htree239,1943
void Htree2::input_nand(double s1, double s2, double l_eff)input_nand104,3800
void Htree2::input_nand(double s1, double s2, double l_eff)Htree2::input_nand104,3800
void Htree2::output_buffer(double s1, double s2, double l_eff)output_buffer135,5260
void Htree2::output_buffer(double s1, double s2, double l_eff)Htree2::output_buffer135,5260
Htree2::in_htree()in_htree253,11023
Htree2::in_htree()Htree2::in_htree253,11023
void Htree2::out_htree()out_htree454,17517
void Htree2::out_htree()Htree2::out_htree454,17517

gpuwattch/cacti/io.h,164
#define __IO_H____IO_H__34,1880
void output_data_csv(const uca_org_t & fin_res);output_data_csv41,1949
void output_UCA(uca_org_t * fin_res);output_UCA42,1998

gpuwattch/cacti/wire.h,5057
#define __WIRE_H____WIRE_H__35,1883
class Wire : public ComponentWire45,2062
    Wire(enum Wire_type wire_model, double len = 0/* in u*/,Wire48,2104
    Wire(enum Wire_type wire_model, double len = 0/* in u*/,Wire::Wire48,2104
    ~Wire();~Wire55,2491
    ~Wire();Wire::~Wire55,2491
    Wire( double width_scaling = 1,Wire57,2505
    Wire( double width_scaling = 1,Wire::Wire57,2505
    void init_wire();init_wire63,2817
    void init_wire();Wire::init_wire63,2817
    void calculate_wire_stats();calculate_wire_stats65,2840
    void calculate_wire_stats();Wire::calculate_wire_stats65,2840
    void delay_optimal_wire();delay_optimal_wire66,2873
    void delay_optimal_wire();Wire::delay_optimal_wire66,2873
    double wire_cap(double len, bool call_from_outside=false);wire_cap67,2904
    double wire_cap(double len, bool call_from_outside=false);Wire::wire_cap67,2904
    double wire_res(double len);wire_res68,2967
    double wire_res(double len);Wire::wire_res68,2967
    void low_swing_model();low_swing_model69,3000
    void low_swing_model();Wire::low_swing_model69,3000
    double signal_fall_time();signal_fall_time70,3028
    double signal_fall_time();Wire::signal_fall_time70,3028
    double signal_rise_time();signal_rise_time71,3059
    double signal_rise_time();Wire::signal_rise_time71,3059
    double sense_amp_input_cap();sense_amp_input_cap72,3090
    double sense_amp_input_cap();Wire::sense_amp_input_cap72,3090
    enum Wire_type wt;wt74,3125
    enum Wire_type wt;Wire::wt74,3125
    double wire_spacing;wire_spacing75,3148
    double wire_spacing;Wire::wire_spacing75,3148
    double wire_width;wire_width76,3173
    double wire_width;Wire::wire_width76,3173
    enum Wire_placement wire_placement;wire_placement77,3196
    enum Wire_placement wire_placement;Wire::wire_placement77,3196
    double repeater_size;repeater_size78,3236
    double repeater_size;Wire::repeater_size78,3236
    double repeater_spacing;repeater_spacing79,3262
    double repeater_spacing;Wire::repeater_spacing79,3262
    double wire_length;wire_length80,3291
    double wire_length;Wire::wire_length80,3291
    double in_rise_time, out_rise_time;in_rise_time81,3315
    double in_rise_time, out_rise_time;Wire::in_rise_time81,3315
    double in_rise_time, out_rise_time;out_rise_time81,3315
    double in_rise_time, out_rise_time;Wire::out_rise_time81,3315
    void set_in_rise_time(double rt)set_in_rise_time83,3356
    void set_in_rise_time(double rt)Wire::set_in_rise_time83,3356
    static Component global;global87,3430
    static Component global;Wire::global87,3430
    static Component global_5;global_588,3459
    static Component global_5;Wire::global_588,3459
    static Component global_10;global_1089,3490
    static Component global_10;Wire::global_1089,3490
    static Component global_20;global_2090,3522
    static Component global_20;Wire::global_2090,3522
    static Component global_30;global_3091,3554
    static Component global_30;Wire::global_3091,3554
    static Component low_swing;low_swing92,3586
    static Component low_swing;Wire::low_swing92,3586
    static double wire_width_init;wire_width_init93,3618
    static double wire_width_init;Wire::wire_width_init93,3618
    static double wire_spacing_init;wire_spacing_init94,3653
    static double wire_spacing_init;Wire::wire_spacing_init94,3653
    void print_wire();print_wire95,3690
    void print_wire();Wire::print_wire95,3690
    int nsense; // no. of sense amps connected to a low-swing wire if itnsense99,3726
    int nsense; // no. of sense amps connected to a low-swing wire if itWire::nsense99,3726
    double w_scale, s_scale;w_scale104,3976
    double w_scale, s_scale;Wire::w_scale104,3976
    double w_scale, s_scale;s_scale104,3976
    double w_scale, s_scale;Wire::s_scale104,3976
    double resistivity;resistivity105,4005
    double resistivity;Wire::resistivity105,4005
    powerDef wire_model (double space, double size, double *delay);wire_model106,4029
    powerDef wire_model (double space, double size, double *delay);Wire::wire_model106,4029
    list <Component> repeated_wire;repeated_wire107,4097
    list <Component> repeated_wire;Wire::repeated_wire107,4097
    void update_fullswing();update_fullswing108,4133
    void update_fullswing();Wire::update_fullswing108,4133
    static int initialized;initialized109,4162
    static int initialized;Wire::initialized109,4162
    Component transmitter;transmitter113,4208
    Component transmitter;Wire::transmitter113,4208
    Component l_wire;l_wire114,4235
    Component l_wire;Wire::l_wire114,4235
    Component sense_amp;sense_amp115,4257
    Component sense_amp;Wire::sense_amp115,4257
    double min_w_pmos;min_w_pmos117,4283
    double min_w_pmos;Wire::min_w_pmos117,4283
    TechnologyParameter::DeviceType *deviceType;deviceType119,4307
    TechnologyParameter::DeviceType *deviceType;Wire::deviceType119,4307

gpuwattch/cacti/parameter.h,21543
#define __PARAMETER_H____PARAMETER_H__35,1888
class TechnologyParameterTechnologyParameter43,2059
  class DeviceTypeDeviceType46,2096
  class DeviceTypeTechnologyParameter::DeviceType46,2096
    double C_g_ideal;C_g_ideal49,2130
    double C_g_ideal;TechnologyParameter::DeviceType::C_g_ideal49,2130
    double C_fringe;C_fringe50,2152
    double C_fringe;TechnologyParameter::DeviceType::C_fringe50,2152
    double C_overlap;C_overlap51,2173
    double C_overlap;TechnologyParameter::DeviceType::C_overlap51,2173
    double C_junc;  // C_junc_areaC_junc52,2195
    double C_junc;  // C_junc_areaTechnologyParameter::DeviceType::C_junc52,2195
    double C_junc_sidewall;C_junc_sidewall53,2230
    double C_junc_sidewall;TechnologyParameter::DeviceType::C_junc_sidewall53,2230
    double l_phy;l_phy54,2258
    double l_phy;TechnologyParameter::DeviceType::l_phy54,2258
    double l_elec;l_elec55,2276
    double l_elec;TechnologyParameter::DeviceType::l_elec55,2276
    double R_nch_on;R_nch_on56,2295
    double R_nch_on;TechnologyParameter::DeviceType::R_nch_on56,2295
    double R_pch_on;R_pch_on57,2316
    double R_pch_on;TechnologyParameter::DeviceType::R_pch_on57,2316
    double Vdd;Vdd58,2337
    double Vdd;TechnologyParameter::DeviceType::Vdd58,2337
    double Vth;Vth59,2353
    double Vth;TechnologyParameter::DeviceType::Vth59,2353
    double I_on_n;I_on_n60,2369
    double I_on_n;TechnologyParameter::DeviceType::I_on_n60,2369
    double I_on_p;I_on_p61,2388
    double I_on_p;TechnologyParameter::DeviceType::I_on_p61,2388
    double I_off_n;I_off_n62,2407
    double I_off_n;TechnologyParameter::DeviceType::I_off_n62,2407
    double I_off_p;I_off_p63,2427
    double I_off_p;TechnologyParameter::DeviceType::I_off_p63,2427
    double I_g_on_n;I_g_on_n64,2447
    double I_g_on_n;TechnologyParameter::DeviceType::I_g_on_n64,2447
    double I_g_on_p;I_g_on_p65,2468
    double I_g_on_p;TechnologyParameter::DeviceType::I_g_on_p65,2468
    double C_ox;C_ox66,2489
    double C_ox;TechnologyParameter::DeviceType::C_ox66,2489
    double t_ox;t_ox67,2506
    double t_ox;TechnologyParameter::DeviceType::t_ox67,2506
    double n_to_p_eff_curr_drv_ratio;n_to_p_eff_curr_drv_ratio68,2523
    double n_to_p_eff_curr_drv_ratio;TechnologyParameter::DeviceType::n_to_p_eff_curr_drv_ratio68,2523
    double long_channel_leakage_reduction;long_channel_leakage_reduction69,2561
    double long_channel_leakage_reduction;TechnologyParameter::DeviceType::long_channel_leakage_reduction69,2561
    DeviceType(): C_g_ideal(0), C_fringe(0), C_overlap(0), C_junc(0),DeviceType71,2605
    DeviceType(): C_g_ideal(0), C_fringe(0), C_overlap(0), C_junc(0),TechnologyParameter::DeviceType::DeviceType71,2605
    void reset()reset76,2987
    void reset()TechnologyParameter::DeviceType::reset76,2987
    void display(uint32_t indent = 0);display100,3476
    void display(uint32_t indent = 0);TechnologyParameter::DeviceType::display100,3476
  class InterconnectTypeInterconnectType102,3520
  class InterconnectTypeTechnologyParameter::InterconnectType102,3520
    double pitch;pitch105,3560
    double pitch;TechnologyParameter::InterconnectType::pitch105,3560
    double R_per_um;R_per_um106,3578
    double R_per_um;TechnologyParameter::InterconnectType::R_per_um106,3578
    double C_per_um;C_per_um107,3599
    double C_per_um;TechnologyParameter::InterconnectType::C_per_um107,3599
    double horiz_dielectric_constant;horiz_dielectric_constant108,3620
    double horiz_dielectric_constant;TechnologyParameter::InterconnectType::horiz_dielectric_constant108,3620
    double vert_dielectric_constant;vert_dielectric_constant109,3658
    double vert_dielectric_constant;TechnologyParameter::InterconnectType::vert_dielectric_constant109,3658
    double aspect_ratio;aspect_ratio110,3695
    double aspect_ratio;TechnologyParameter::InterconnectType::aspect_ratio110,3695
    double miller_value;miller_value111,3720
    double miller_value;TechnologyParameter::InterconnectType::miller_value111,3720
    double ild_thickness;ild_thickness112,3745
    double ild_thickness;TechnologyParameter::InterconnectType::ild_thickness112,3745
    InterconnectType(): pitch(0), R_per_um(0), C_per_um(0) { };InterconnectType114,3772
    InterconnectType(): pitch(0), R_per_um(0), C_per_um(0) { };TechnologyParameter::InterconnectType::InterconnectType114,3772
    void reset()reset116,3837
    void reset()TechnologyParameter::InterconnectType::reset116,3837
    void display(uint32_t indent = 0);display128,4070
    void display(uint32_t indent = 0);TechnologyParameter::InterconnectType::display128,4070
  class MemoryTypeMemoryType130,4114
  class MemoryTypeTechnologyParameter::MemoryType130,4114
    double b_w;b_w133,4148
    double b_w;TechnologyParameter::MemoryType::b_w133,4148
    double b_h;b_h134,4164
    double b_h;TechnologyParameter::MemoryType::b_h134,4164
    double cell_a_w;cell_a_w135,4180
    double cell_a_w;TechnologyParameter::MemoryType::cell_a_w135,4180
    double cell_pmos_w;cell_pmos_w136,4201
    double cell_pmos_w;TechnologyParameter::MemoryType::cell_pmos_w136,4201
    double cell_nmos_w;cell_nmos_w137,4225
    double cell_nmos_w;TechnologyParameter::MemoryType::cell_nmos_w137,4225
    double Vbitpre;Vbitpre138,4249
    double Vbitpre;TechnologyParameter::MemoryType::Vbitpre138,4249
    void reset()reset140,4270
    void reset()TechnologyParameter::MemoryType::reset140,4270
    void display(uint32_t indent = 0);display150,4415
    void display(uint32_t indent = 0);TechnologyParameter::MemoryType::display150,4415
  class ScalingFactorScalingFactor153,4460
  class ScalingFactorTechnologyParameter::ScalingFactor153,4460
    double logic_scaling_co_eff;logic_scaling_co_eff156,4497
    double logic_scaling_co_eff;TechnologyParameter::ScalingFactor::logic_scaling_co_eff156,4497
    double core_tx_density;core_tx_density157,4530
    double core_tx_density;TechnologyParameter::ScalingFactor::core_tx_density157,4530
    double long_channel_leakage_reduction;long_channel_leakage_reduction158,4558
    double long_channel_leakage_reduction;TechnologyParameter::ScalingFactor::long_channel_leakage_reduction158,4558
    ScalingFactor(): logic_scaling_co_eff(0), core_tx_density(0),ScalingFactor160,4602
    ScalingFactor(): logic_scaling_co_eff(0), core_tx_density(0),TechnologyParameter::ScalingFactor::ScalingFactor160,4602
    void reset()reset163,4712
    void reset()TechnologyParameter::ScalingFactor::reset163,4712
    void display(uint32_t indent = 0);display170,4841
    void display(uint32_t indent = 0);TechnologyParameter::ScalingFactor::display170,4841
  double ram_wl_stitching_overhead_;ram_wl_stitching_overhead_173,4886
  double ram_wl_stitching_overhead_;TechnologyParameter::ram_wl_stitching_overhead_173,4886
  double min_w_nmos_;min_w_nmos_174,4923
  double min_w_nmos_;TechnologyParameter::min_w_nmos_174,4923
  double max_w_nmos_;max_w_nmos_175,4945
  double max_w_nmos_;TechnologyParameter::max_w_nmos_175,4945
  double max_w_nmos_dec;max_w_nmos_dec176,4967
  double max_w_nmos_dec;TechnologyParameter::max_w_nmos_dec176,4967
  double unit_len_wire_del;unit_len_wire_del177,4992
  double unit_len_wire_del;TechnologyParameter::unit_len_wire_del177,4992
  double FO4;FO4178,5020
  double FO4;TechnologyParameter::FO4178,5020
  double kinv;kinv179,5034
  double kinv;TechnologyParameter::kinv179,5034
  double vpp;vpp180,5049
  double vpp;TechnologyParameter::vpp180,5049
  double w_sense_en;w_sense_en181,5063
  double w_sense_en;TechnologyParameter::w_sense_en181,5063
  double w_sense_n;w_sense_n182,5084
  double w_sense_n;TechnologyParameter::w_sense_n182,5084
  double w_sense_p;w_sense_p183,5104
  double w_sense_p;TechnologyParameter::w_sense_p183,5104
  double sense_delay;sense_delay184,5124
  double sense_delay;TechnologyParameter::sense_delay184,5124
  double sense_dy_power;sense_dy_power185,5146
  double sense_dy_power;TechnologyParameter::sense_dy_power185,5146
  double w_iso;w_iso186,5171
  double w_iso;TechnologyParameter::w_iso186,5171
  double w_poly_contact;w_poly_contact187,5187
  double w_poly_contact;TechnologyParameter::w_poly_contact187,5187
  double spacing_poly_to_poly;spacing_poly_to_poly188,5212
  double spacing_poly_to_poly;TechnologyParameter::spacing_poly_to_poly188,5212
  double spacing_poly_to_contact;spacing_poly_to_contact189,5243
  double spacing_poly_to_contact;TechnologyParameter::spacing_poly_to_contact189,5243
  double w_comp_inv_p1;w_comp_inv_p1191,5278
  double w_comp_inv_p1;TechnologyParameter::w_comp_inv_p1191,5278
  double w_comp_inv_p2;w_comp_inv_p2192,5302
  double w_comp_inv_p2;TechnologyParameter::w_comp_inv_p2192,5302
  double w_comp_inv_p3;w_comp_inv_p3193,5326
  double w_comp_inv_p3;TechnologyParameter::w_comp_inv_p3193,5326
  double w_comp_inv_n1;w_comp_inv_n1194,5350
  double w_comp_inv_n1;TechnologyParameter::w_comp_inv_n1194,5350
  double w_comp_inv_n2;w_comp_inv_n2195,5374
  double w_comp_inv_n2;TechnologyParameter::w_comp_inv_n2195,5374
  double w_comp_inv_n3;w_comp_inv_n3196,5398
  double w_comp_inv_n3;TechnologyParameter::w_comp_inv_n3196,5398
  double w_eval_inv_p;w_eval_inv_p197,5422
  double w_eval_inv_p;TechnologyParameter::w_eval_inv_p197,5422
  double w_eval_inv_n;w_eval_inv_n198,5445
  double w_eval_inv_n;TechnologyParameter::w_eval_inv_n198,5445
  double w_comp_n;w_comp_n199,5468
  double w_comp_n;TechnologyParameter::w_comp_n199,5468
  double w_comp_p;w_comp_p200,5487
  double w_comp_p;TechnologyParameter::w_comp_p200,5487
  double dram_cell_I_on;dram_cell_I_on202,5507
  double dram_cell_I_on;TechnologyParameter::dram_cell_I_on202,5507
  double dram_cell_Vdd;dram_cell_Vdd203,5532
  double dram_cell_Vdd;TechnologyParameter::dram_cell_Vdd203,5532
  double dram_cell_I_off_worst_case_len_temp;dram_cell_I_off_worst_case_len_temp204,5556
  double dram_cell_I_off_worst_case_len_temp;TechnologyParameter::dram_cell_I_off_worst_case_len_temp204,5556
  double dram_cell_C;dram_cell_C205,5602
  double dram_cell_C;TechnologyParameter::dram_cell_C205,5602
  double gm_sense_amp_latch;gm_sense_amp_latch206,5624
  double gm_sense_amp_latch;TechnologyParameter::gm_sense_amp_latch206,5624
  double w_nmos_b_mux;w_nmos_b_mux208,5654
  double w_nmos_b_mux;TechnologyParameter::w_nmos_b_mux208,5654
  double w_nmos_sa_mux;w_nmos_sa_mux209,5677
  double w_nmos_sa_mux;TechnologyParameter::w_nmos_sa_mux209,5677
  double w_pmos_bl_precharge;w_pmos_bl_precharge210,5701
  double w_pmos_bl_precharge;TechnologyParameter::w_pmos_bl_precharge210,5701
  double w_pmos_bl_eq;w_pmos_bl_eq211,5731
  double w_pmos_bl_eq;TechnologyParameter::w_pmos_bl_eq211,5731
  double MIN_GAP_BET_P_AND_N_DIFFS;MIN_GAP_BET_P_AND_N_DIFFS212,5754
  double MIN_GAP_BET_P_AND_N_DIFFS;TechnologyParameter::MIN_GAP_BET_P_AND_N_DIFFS212,5754
  double MIN_GAP_BET_SAME_TYPE_DIFFS;MIN_GAP_BET_SAME_TYPE_DIFFS213,5790
  double MIN_GAP_BET_SAME_TYPE_DIFFS;TechnologyParameter::MIN_GAP_BET_SAME_TYPE_DIFFS213,5790
  double HPOWERRAIL;HPOWERRAIL214,5828
  double HPOWERRAIL;TechnologyParameter::HPOWERRAIL214,5828
  double cell_h_def;cell_h_def215,5849
  double cell_h_def;TechnologyParameter::cell_h_def215,5849
  double chip_layout_overhead;chip_layout_overhead217,5871
  double chip_layout_overhead;TechnologyParameter::chip_layout_overhead217,5871
  double macro_layout_overhead;macro_layout_overhead218,5902
  double macro_layout_overhead;TechnologyParameter::macro_layout_overhead218,5902
  double sckt_co_eff;sckt_co_eff219,5934
  double sckt_co_eff;TechnologyParameter::sckt_co_eff219,5934
  double fringe_cap;fringe_cap221,5957
  double fringe_cap;TechnologyParameter::fringe_cap221,5957
  uint64_t h_dec;h_dec223,5979
  uint64_t h_dec;TechnologyParameter::h_dec223,5979
  DeviceType sram_cell;   // SRAM cell transistorsram_cell225,5998
  DeviceType sram_cell;   // SRAM cell transistorTechnologyParameter::sram_cell225,5998
  DeviceType dram_acc;    // DRAM access transistordram_acc226,6048
  DeviceType dram_acc;    // DRAM access transistorTechnologyParameter::dram_acc226,6048
  DeviceType dram_wl;     // DRAM wordline transistordram_wl227,6100
  DeviceType dram_wl;     // DRAM wordline transistorTechnologyParameter::dram_wl227,6100
  DeviceType peri_global; // peripheral globalperi_global228,6154
  DeviceType peri_global; // peripheral globalTechnologyParameter::peri_global228,6154
  DeviceType cam_cell;   // SRAM cell transistorcam_cell229,6201
  DeviceType cam_cell;   // SRAM cell transistorTechnologyParameter::cam_cell229,6201
  InterconnectType wire_local;wire_local231,6251
  InterconnectType wire_local;TechnologyParameter::wire_local231,6251
  InterconnectType wire_inside_mat;wire_inside_mat232,6282
  InterconnectType wire_inside_mat;TechnologyParameter::wire_inside_mat232,6282
  InterconnectType wire_outside_mat;wire_outside_mat233,6318
  InterconnectType wire_outside_mat;TechnologyParameter::wire_outside_mat233,6318
  ScalingFactor scaling_factor;scaling_factor235,6356
  ScalingFactor scaling_factor;TechnologyParameter::scaling_factor235,6356
  MemoryType sram;sram237,6389
  MemoryType sram;TechnologyParameter::sram237,6389
  MemoryType dram;dram238,6408
  MemoryType dram;TechnologyParameter::dram238,6408
  MemoryType cam;cam239,6427
  MemoryType cam;TechnologyParameter::cam239,6427
  void display(uint32_t indent = 0);display241,6446
  void display(uint32_t indent = 0);TechnologyParameter::display241,6446
  void reset()reset243,6484
  void reset()TechnologyParameter::reset243,6484
class DynamicParameterDynamicParameter285,7321
    bool is_tag;is_tag288,7356
    bool is_tag;DynamicParameter::is_tag288,7356
    bool pure_ram;pure_ram289,7373
    bool pure_ram;DynamicParameter::pure_ram289,7373
    bool pure_cam;pure_cam290,7392
    bool pure_cam;DynamicParameter::pure_cam290,7392
    bool fully_assoc;fully_assoc291,7411
    bool fully_assoc;DynamicParameter::fully_assoc291,7411
    int tagbits;tagbits292,7433
    int tagbits;DynamicParameter::tagbits292,7433
    int num_subarrays;  // only for leakage computation  -- the number of subarrays per banknum_subarrays293,7450
    int num_subarrays;  // only for leakage computation  -- the number of subarrays per bankDynamicParameter::num_subarrays293,7450
    int num_mats;       // only for leakage computation  -- the number of mats per banknum_mats294,7543
    int num_mats;       // only for leakage computation  -- the number of mats per bankDynamicParameter::num_mats294,7543
    double Nspd;Nspd295,7631
    double Nspd;DynamicParameter::Nspd295,7631
    int Ndwl;Ndwl296,7648
    int Ndwl;DynamicParameter::Ndwl296,7648
    int Ndbl;Ndbl297,7662
    int Ndbl;DynamicParameter::Ndbl297,7662
    int Ndcm;Ndcm298,7676
    int Ndcm;DynamicParameter::Ndcm298,7676
    int deg_bl_muxing;deg_bl_muxing299,7690
    int deg_bl_muxing;DynamicParameter::deg_bl_muxing299,7690
    int deg_senseamp_muxing_non_associativity;deg_senseamp_muxing_non_associativity300,7713
    int deg_senseamp_muxing_non_associativity;DynamicParameter::deg_senseamp_muxing_non_associativity300,7713
    int Ndsam_lev_1;Ndsam_lev_1301,7760
    int Ndsam_lev_1;DynamicParameter::Ndsam_lev_1301,7760
    int Ndsam_lev_2;Ndsam_lev_2302,7781
    int Ndsam_lev_2;DynamicParameter::Ndsam_lev_2302,7781
    int number_addr_bits_mat;             // per portnumber_addr_bits_mat303,7802
    int number_addr_bits_mat;             // per portDynamicParameter::number_addr_bits_mat303,7802
    int number_subbanks_decode;           // per_portnumber_subbanks_decode304,7856
    int number_subbanks_decode;           // per_portDynamicParameter::number_subbanks_decode304,7856
    int num_di_b_bank_per_port;num_di_b_bank_per_port305,7910
    int num_di_b_bank_per_port;DynamicParameter::num_di_b_bank_per_port305,7910
    int num_do_b_bank_per_port;num_do_b_bank_per_port306,7942
    int num_do_b_bank_per_port;DynamicParameter::num_do_b_bank_per_port306,7942
    int num_di_b_mat;num_di_b_mat307,7974
    int num_di_b_mat;DynamicParameter::num_di_b_mat307,7974
    int num_do_b_mat;num_do_b_mat308,7996
    int num_do_b_mat;DynamicParameter::num_do_b_mat308,7996
    int num_di_b_subbank;num_di_b_subbank309,8018
    int num_di_b_subbank;DynamicParameter::num_di_b_subbank309,8018
    int num_do_b_subbank;num_do_b_subbank310,8044
    int num_do_b_subbank;DynamicParameter::num_do_b_subbank310,8044
    int num_si_b_mat;num_si_b_mat312,8071
    int num_si_b_mat;DynamicParameter::num_si_b_mat312,8071
    int num_so_b_mat;num_so_b_mat313,8093
    int num_so_b_mat;DynamicParameter::num_so_b_mat313,8093
    int num_si_b_subbank;num_si_b_subbank314,8115
    int num_si_b_subbank;DynamicParameter::num_si_b_subbank314,8115
    int num_so_b_subbank;num_so_b_subbank315,8141
    int num_so_b_subbank;DynamicParameter::num_so_b_subbank315,8141
	int num_si_b_bank_per_port;num_si_b_bank_per_port316,8167
	int num_si_b_bank_per_port;DynamicParameter::num_si_b_bank_per_port316,8167
	int num_so_b_bank_per_port;num_so_b_bank_per_port317,8196
	int num_so_b_bank_per_port;DynamicParameter::num_so_b_bank_per_port317,8196
    int number_way_select_signals_mat;number_way_select_signals_mat319,8226
    int number_way_select_signals_mat;DynamicParameter::number_way_select_signals_mat319,8226
    int num_act_mats_hor_dir;num_act_mats_hor_dir320,8265
    int num_act_mats_hor_dir;DynamicParameter::num_act_mats_hor_dir320,8265
    int num_act_mats_hor_dir_sl;num_act_mats_hor_dir_sl322,8296
    int num_act_mats_hor_dir_sl;DynamicParameter::num_act_mats_hor_dir_sl322,8296
    bool is_dram;is_dram323,8329
    bool is_dram;DynamicParameter::is_dram323,8329
    double V_b_sense;V_b_sense324,8347
    double V_b_sense;DynamicParameter::V_b_sense324,8347
    unsigned int num_r_subarray;num_r_subarray325,8369
    unsigned int num_r_subarray;DynamicParameter::num_r_subarray325,8369
    unsigned int num_c_subarray;num_c_subarray326,8402
    unsigned int num_c_subarray;DynamicParameter::num_c_subarray326,8402
    int tag_num_r_subarray;//sheng: fully associative cache tag and data must be computed together, data and tag must be separatetag_num_r_subarray327,8435
    int tag_num_r_subarray;//sheng: fully associative cache tag and data must be computed together, data and tag must be separateDynamicParameter::tag_num_r_subarray327,8435
    int tag_num_c_subarray;tag_num_c_subarray328,8565
    int tag_num_c_subarray;DynamicParameter::tag_num_c_subarray328,8565
    int data_num_r_subarray;data_num_r_subarray329,8593
    int data_num_r_subarray;DynamicParameter::data_num_r_subarray329,8593
    int data_num_c_subarray;data_num_c_subarray330,8622
    int data_num_c_subarray;DynamicParameter::data_num_c_subarray330,8622
    int num_mats_h_dir;num_mats_h_dir331,8651
    int num_mats_h_dir;DynamicParameter::num_mats_h_dir331,8651
    int num_mats_v_dir;num_mats_v_dir332,8675
    int num_mats_v_dir;DynamicParameter::num_mats_v_dir332,8675
    uint32_t ram_cell_tech_type;ram_cell_tech_type333,8699
    uint32_t ram_cell_tech_type;DynamicParameter::ram_cell_tech_type333,8699
    double dram_refresh_period;dram_refresh_period334,8732
    double dram_refresh_period;DynamicParameter::dram_refresh_period334,8732
    DynamicParameter();DynamicParameter336,8765
    DynamicParameter();DynamicParameter::DynamicParameter336,8765
    DynamicParameter(DynamicParameter337,8789
    DynamicParameter(DynamicParameter::DynamicParameter337,8789
    int use_inp_params;use_inp_params349,9124
    int use_inp_params;DynamicParameter::use_inp_params349,9124
    unsigned int num_rw_ports;num_rw_ports350,9148
    unsigned int num_rw_ports;DynamicParameter::num_rw_ports350,9148
    unsigned int num_rd_ports;num_rd_ports351,9179
    unsigned int num_rd_ports;DynamicParameter::num_rd_ports351,9179
    unsigned int num_wr_ports;num_wr_ports352,9210
    unsigned int num_wr_ports;DynamicParameter::num_wr_ports352,9210
    unsigned int num_se_rd_ports;  // number of single ended read portsnum_se_rd_ports353,9241
    unsigned int num_se_rd_ports;  // number of single ended read portsDynamicParameter::num_se_rd_ports353,9241
    unsigned int num_search_ports;num_search_ports354,9313
    unsigned int num_search_ports;DynamicParameter::num_search_ports354,9313
    unsigned int out_w;// == nr_bits_outout_w355,9348
    unsigned int out_w;// == nr_bits_outDynamicParameter::out_w355,9348
    bool   is_main_mem;is_main_mem356,9389
    bool   is_main_mem;DynamicParameter::is_main_mem356,9389
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.cell357,9413
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.DynamicParameter::cell357,9413
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.cam_cell357,9413
    Area   cell, cam_cell;//cell is the sram_cell in both nomal cache/ram and FA.DynamicParameter::cam_cell357,9413
    bool   is_valid;is_valid358,9495
    bool   is_valid;DynamicParameter::is_valid358,9495

gpuwattch/cacti/decoder.cc,3342
Decoder::Decoder(Decoder44,2008
Decoder::Decoder(Decoder::Decoder44,2008
void Decoder::compute_widths()compute_widths114,3297
void Decoder::compute_widths()Decoder::compute_widths114,3297
void Decoder::compute_area()compute_area154,4291
void Decoder::compute_area()Decoder::compute_area154,4291
double Decoder::compute_delays(double inrisetime)compute_delays190,5629
double Decoder::compute_delays(double inrisetime)Decoder::compute_delays190,5629
void Decoder::leakage_feedback(double temperature)leakage_feedback256,7967
void Decoder::leakage_feedback(double temperature)Decoder::leakage_feedback256,7967
PredecBlk::PredecBlk(PredecBlk285,9002
PredecBlk::PredecBlk(PredecBlk::PredecBlk285,9002
void PredecBlk::compute_widths()compute_widths372,11567
void PredecBlk::compute_widths()PredecBlk::compute_widths372,11567
void PredecBlk::compute_area()compute_area559,17750
void PredecBlk::compute_area()PredecBlk::compute_area559,17750
pair<double, double> PredecBlk::compute_delays(compute_delays707,23317
pair<double, double> PredecBlk::compute_delays(PredecBlk::compute_delays707,23317
void PredecBlk::leakage_feedback(double temperature)leakage_feedback899,32705
void PredecBlk::leakage_feedback(double temperature)PredecBlk::leakage_feedback899,32705
PredecBlkDrv::PredecBlkDrv(PredecBlkDrv1031,37237
PredecBlkDrv::PredecBlkDrv(PredecBlkDrv::PredecBlkDrv1031,37237
void PredecBlkDrv::compute_widths()compute_widths1096,38827
void PredecBlkDrv::compute_widths()PredecBlkDrv::compute_widths1096,38827
void PredecBlkDrv::compute_area()compute_area1206,43219
void PredecBlkDrv::compute_area()PredecBlkDrv::compute_area1206,43219
pair<double, double> PredecBlkDrv::compute_delays(compute_delays1253,45559
pair<double, double> PredecBlkDrv::compute_delays(PredecBlkDrv::compute_delays1253,45559
double PredecBlkDrv::get_rdOp_dynamic_E(int num_act_mats_hor_dir)get_rdOp_dynamic_E1327,48988
double PredecBlkDrv::get_rdOp_dynamic_E(int num_act_mats_hor_dir)PredecBlkDrv::get_rdOp_dynamic_E1327,48988
Predec::Predec(Predec1335,49226
Predec::Predec(Predec::Predec1335,49226
void PredecBlkDrv::leakage_feedback(double temperature)leakage_feedback1365,51011
void PredecBlkDrv::leakage_feedback(double temperature)PredecBlkDrv::leakage_feedback1365,51011
double Predec::compute_delays(double inrisetime)compute_delays1401,52756
double Predec::compute_delays(double inrisetime)Predec::compute_delays1401,52756
void Predec::leakage_feedback(double temperature)leakage_feedback1432,54129
void Predec::leakage_feedback(double temperature)Predec::leakage_feedback1432,54129
pair<double, double> Predec::get_max_delay_before_decoder(get_max_delay_before_decoder1465,56020
pair<double, double> Predec::get_max_delay_before_decoder(Predec::get_max_delay_before_decoder1465,56020
Driver::Driver(double c_gate_load_, double c_wire_load_, double r_wire_load_, bool is_dram)Driver1499,56847
Driver::Driver(double c_gate_load_, double c_wire_load_, double r_wire_load_, bool is_dram)Driver::Driver1499,56847
void Driver::compute_widths()compute_widths1519,57236
void Driver::compute_widths()Driver::compute_widths1519,57236
double Driver::compute_delay(double inrisetime)compute_delay1541,57721
double Driver::compute_delay(double inrisetime)Driver::compute_delay1541,57721

gpuwattch/cacti/mat.h,12409
#define __MAT_H____MAT_H__35,1882
class Mat : public ComponentMat42,1986
    Mat(const DynamicParameter & dyn_p);Mat45,2027
    Mat(const DynamicParameter & dyn_p);Mat::Mat45,2027
    ~Mat();~Mat46,2068
    ~Mat();Mat::~Mat46,2068
    double compute_delays(double inrisetime);  // return outrisetimecompute_delays47,2080
    double compute_delays(double inrisetime);  // return outrisetimeMat::compute_delays47,2080
    void compute_power_energy();compute_power_energy48,2149
    void compute_power_energy();Mat::compute_power_energy48,2149
    const DynamicParameter & dp;dp50,2183
    const DynamicParameter & dp;Mat::dp50,2183
    Decoder * row_dec;row_dec53,2268
    Decoder * row_dec;Mat::row_dec53,2268
    Decoder * bit_mux_dec;bit_mux_dec54,2291
    Decoder * bit_mux_dec;Mat::bit_mux_dec54,2291
    Decoder * sa_mux_lev_1_dec;sa_mux_lev_1_dec55,2318
    Decoder * sa_mux_lev_1_dec;Mat::sa_mux_lev_1_dec55,2318
    Decoder * sa_mux_lev_2_dec;sa_mux_lev_2_dec56,2350
    Decoder * sa_mux_lev_2_dec;Mat::sa_mux_lev_2_dec56,2350
    PredecBlk * dummy_way_sel_predec_blk1;dummy_way_sel_predec_blk157,2382
    PredecBlk * dummy_way_sel_predec_blk1;Mat::dummy_way_sel_predec_blk157,2382
    PredecBlk * dummy_way_sel_predec_blk2;dummy_way_sel_predec_blk258,2425
    PredecBlk * dummy_way_sel_predec_blk2;Mat::dummy_way_sel_predec_blk258,2425
    PredecBlkDrv * way_sel_drv1;way_sel_drv159,2468
    PredecBlkDrv * way_sel_drv1;Mat::way_sel_drv159,2468
    PredecBlkDrv * dummy_way_sel_predec_blk_drv2;dummy_way_sel_predec_blk_drv260,2501
    PredecBlkDrv * dummy_way_sel_predec_blk_drv2;Mat::dummy_way_sel_predec_blk_drv260,2501
    Predec * r_predec;r_predec62,2552
    Predec * r_predec;Mat::r_predec62,2552
    Predec * b_mux_predec;b_mux_predec63,2575
    Predec * b_mux_predec;Mat::b_mux_predec63,2575
    Predec * sa_mux_lev_1_predec;sa_mux_lev_1_predec64,2602
    Predec * sa_mux_lev_1_predec;Mat::sa_mux_lev_1_predec64,2602
    Predec * sa_mux_lev_2_predec;sa_mux_lev_2_predec65,2636
    Predec * sa_mux_lev_2_predec;Mat::sa_mux_lev_2_predec65,2636
    Wire   * subarray_out_wire;subarray_out_wire67,2671
    Wire   * subarray_out_wire;Mat::subarray_out_wire67,2671
    Driver * bl_precharge_eq_drv;bl_precharge_eq_drv68,2703
    Driver * bl_precharge_eq_drv;Mat::bl_precharge_eq_drv68,2703
    Driver * cam_bl_precharge_eq_drv;//bitline pre-charge circuit is separated for CAM and RAM arrays.cam_bl_precharge_eq_drv69,2737
    Driver * cam_bl_precharge_eq_drv;//bitline pre-charge circuit is separated for CAM and RAM arrays.Mat::cam_bl_precharge_eq_drv69,2737
    Driver * ml_precharge_drv;//matchline prechange driverml_precharge_drv70,2840
    Driver * ml_precharge_drv;//matchline prechange driverMat::ml_precharge_drv70,2840
    Driver * sl_precharge_eq_drv;//searchline prechage driversl_precharge_eq_drv71,2899
    Driver * sl_precharge_eq_drv;//searchline prechage driverMat::sl_precharge_eq_drv71,2899
    Driver * sl_data_drv;//search line data driversl_data_drv72,2961
    Driver * sl_data_drv;//search line data driverMat::sl_data_drv72,2961
    Driver * ml_to_ram_wl_drv;//search line data driverml_to_ram_wl_drv73,3012
    Driver * ml_to_ram_wl_drv;//search line data driverMat::ml_to_ram_wl_drv73,3012
    powerDef power_row_decoders;power_row_decoders76,3070
    powerDef power_row_decoders;Mat::power_row_decoders76,3070
    powerDef power_bit_mux_decoders;power_bit_mux_decoders77,3103
    powerDef power_bit_mux_decoders;Mat::power_bit_mux_decoders77,3103
    powerDef power_sa_mux_lev_1_decoders;power_sa_mux_lev_1_decoders78,3140
    powerDef power_sa_mux_lev_1_decoders;Mat::power_sa_mux_lev_1_decoders78,3140
    powerDef power_sa_mux_lev_2_decoders;power_sa_mux_lev_2_decoders79,3182
    powerDef power_sa_mux_lev_2_decoders;Mat::power_sa_mux_lev_2_decoders79,3182
    powerDef power_fa_cam;  // TODO: leakage power is not computed yetpower_fa_cam80,3224
    powerDef power_fa_cam;  // TODO: leakage power is not computed yetMat::power_fa_cam80,3224
    powerDef power_bl_precharge_eq_drv;power_bl_precharge_eq_drv81,3295
    powerDef power_bl_precharge_eq_drv;Mat::power_bl_precharge_eq_drv81,3295
    powerDef power_subarray_out_drv;power_subarray_out_drv82,3335
    powerDef power_subarray_out_drv;Mat::power_subarray_out_drv82,3335
    powerDef power_cam_all_active;power_cam_all_active83,3372
    powerDef power_cam_all_active;Mat::power_cam_all_active83,3372
    powerDef power_searchline_precharge;power_searchline_precharge84,3407
    powerDef power_searchline_precharge;Mat::power_searchline_precharge84,3407
    powerDef power_matchline_precharge;power_matchline_precharge85,3448
    powerDef power_matchline_precharge;Mat::power_matchline_precharge85,3448
    powerDef power_ml_to_ram_wl_drv;power_ml_to_ram_wl_drv86,3488
    powerDef power_ml_to_ram_wl_drv;Mat::power_ml_to_ram_wl_drv86,3488
    double   delay_fa_tag, delay_cam;delay_fa_tag88,3526
    double   delay_fa_tag, delay_cam;Mat::delay_fa_tag88,3526
    double   delay_fa_tag, delay_cam;delay_cam88,3526
    double   delay_fa_tag, delay_cam;Mat::delay_cam88,3526
    double   delay_before_decoder;delay_before_decoder89,3564
    double   delay_before_decoder;Mat::delay_before_decoder89,3564
    double   delay_bitline;delay_bitline90,3599
    double   delay_bitline;Mat::delay_bitline90,3599
    double   delay_wl_reset;delay_wl_reset91,3627
    double   delay_wl_reset;Mat::delay_wl_reset91,3627
    double   delay_bl_restore;delay_bl_restore92,3656
    double   delay_bl_restore;Mat::delay_bl_restore92,3656
    double   delay_searchline;delay_searchline94,3688
    double   delay_searchline;Mat::delay_searchline94,3688
    double   delay_matchchline;delay_matchchline95,3719
    double   delay_matchchline;Mat::delay_matchchline95,3719
    double   delay_cam_sl_restore;delay_cam_sl_restore96,3751
    double   delay_cam_sl_restore;Mat::delay_cam_sl_restore96,3751
    double   delay_cam_ml_reset;delay_cam_ml_reset97,3786
    double   delay_cam_ml_reset;Mat::delay_cam_ml_reset97,3786
    double   delay_fa_ram_wl;delay_fa_ram_wl98,3819
    double   delay_fa_ram_wl;Mat::delay_fa_ram_wl98,3819
    double   delay_hit_miss_reset;delay_hit_miss_reset100,3850
    double   delay_hit_miss_reset;Mat::delay_hit_miss_reset100,3850
    double   delay_hit_miss;delay_hit_miss101,3885
    double   delay_hit_miss;Mat::delay_hit_miss101,3885
    Subarray subarray;subarray103,3915
    Subarray subarray;Mat::subarray103,3915
    powerDef power_bitline, power_searchline, power_matchline;power_bitline104,3938
    powerDef power_bitline, power_searchline, power_matchline;Mat::power_bitline104,3938
    powerDef power_bitline, power_searchline, power_matchline;power_searchline104,3938
    powerDef power_bitline, power_searchline, power_matchline;Mat::power_searchline104,3938
    powerDef power_bitline, power_searchline, power_matchline;power_matchline104,3938
    powerDef power_bitline, power_searchline, power_matchline;Mat::power_matchline104,3938
    double   per_bitline_read_energy;per_bitline_read_energy105,4001
    double   per_bitline_read_energy;Mat::per_bitline_read_energy105,4001
    int      deg_bl_muxing;deg_bl_muxing106,4039
    int      deg_bl_muxing;Mat::deg_bl_muxing106,4039
    int      num_act_mats_hor_dir;num_act_mats_hor_dir107,4067
    int      num_act_mats_hor_dir;Mat::num_act_mats_hor_dir107,4067
    double   delay_writeback;delay_writeback108,4102
    double   delay_writeback;Mat::delay_writeback108,4102
    Area     cell,cam_cell;cell109,4132
    Area     cell,cam_cell;Mat::cell109,4132
    Area     cell,cam_cell;cam_cell109,4132
    Area     cell,cam_cell;Mat::cam_cell109,4132
    bool     is_dram,is_fa, pure_cam, camFlag;is_dram110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;Mat::is_dram110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;is_fa110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;Mat::is_fa110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;pure_cam110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;Mat::pure_cam110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;camFlag110,4160
    bool     is_dram,is_fa, pure_cam, camFlag;Mat::camFlag110,4160
    int      num_mats;num_mats111,4207
    int      num_mats;Mat::num_mats111,4207
    powerDef power_sa;power_sa112,4230
    powerDef power_sa;Mat::power_sa112,4230
    double   delay_sa;delay_sa113,4253
    double   delay_sa;Mat::delay_sa113,4253
    double   leak_power_sense_amps_closed_page_state;leak_power_sense_amps_closed_page_state114,4276
    double   leak_power_sense_amps_closed_page_state;Mat::leak_power_sense_amps_closed_page_state114,4276
    double   leak_power_sense_amps_open_page_state;leak_power_sense_amps_open_page_state115,4330
    double   leak_power_sense_amps_open_page_state;Mat::leak_power_sense_amps_open_page_state115,4330
    double   delay_subarray_out_drv;delay_subarray_out_drv116,4382
    double   delay_subarray_out_drv;Mat::delay_subarray_out_drv116,4382
    double   delay_subarray_out_drv_htree;delay_subarray_out_drv_htree117,4419
    double   delay_subarray_out_drv_htree;Mat::delay_subarray_out_drv_htree117,4419
    double   delay_comparator;delay_comparator118,4462
    double   delay_comparator;Mat::delay_comparator118,4462
    powerDef power_comparator;power_comparator119,4493
    powerDef power_comparator;Mat::power_comparator119,4493
    int      num_do_b_mat;num_do_b_mat120,4524
    int      num_do_b_mat;Mat::num_do_b_mat120,4524
    int      num_so_b_mat;num_so_b_mat121,4551
    int      num_so_b_mat;Mat::num_so_b_mat121,4551
    int      num_sa_subarray;num_sa_subarray122,4578
    int      num_sa_subarray;Mat::num_sa_subarray122,4578
    int      num_sa_subarray_search;num_sa_subarray_search123,4608
    int      num_sa_subarray_search;Mat::num_sa_subarray_search123,4608
    double   C_bl;C_bl124,4645
    double   C_bl;Mat::C_bl124,4645
    uint32_t num_subarrays_per_mat;  // the number of subarrays in a matnum_subarrays_per_mat126,4665
    uint32_t num_subarrays_per_mat;  // the number of subarrays in a matMat::num_subarrays_per_mat126,4665
    uint32_t num_subarrays_per_row;  // the number of subarrays in a row of a matnum_subarrays_per_row127,4738
    uint32_t num_subarrays_per_row;  // the number of subarrays in a row of a matMat::num_subarrays_per_row127,4738
    double compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h();compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h131,4833
    double compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h();Mat::compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h131,4833
    double width_write_driver_or_write_mux();width_write_driver_or_write_mux132,4899
    double width_write_driver_or_write_mux();Mat::width_write_driver_or_write_mux132,4899
    double compute_comparators_height(int tagbits, int number_ways_in_mat, double subarray_mem_cell_area_w);compute_comparators_height133,4945
    double compute_comparators_height(int tagbits, int number_ways_in_mat, double subarray_mem_cell_area_w);Mat::compute_comparators_height133,4945
    double compute_cam_delay(double inrisetime);compute_cam_delay134,5054
    double compute_cam_delay(double inrisetime);Mat::compute_cam_delay134,5054
    double compute_bitline_delay(double inrisetime);compute_bitline_delay135,5103
    double compute_bitline_delay(double inrisetime);Mat::compute_bitline_delay135,5103
    double compute_sa_delay(double inrisetime);compute_sa_delay136,5156
    double compute_sa_delay(double inrisetime);Mat::compute_sa_delay136,5156
    double compute_subarray_out_drv(double inrisetime);compute_subarray_out_drv137,5204
    double compute_subarray_out_drv(double inrisetime);Mat::compute_subarray_out_drv137,5204
    double compute_comparator_delay(double inrisetime);compute_comparator_delay138,5260
    double compute_comparator_delay(double inrisetime);Mat::compute_comparator_delay138,5260
    int RWP;RWP140,5317
    int RWP;Mat::RWP140,5317
    int ERP;ERP141,5330
    int ERP;Mat::ERP141,5330
    int EWP;EWP142,5343
    int EWP;Mat::EWP142,5343
    int SCHP;SCHP143,5356
    int SCHP;Mat::SCHP143,5356

gpuwattch/cacti/crossbar.h,2127
#define __CROSSBAR____CROSSBAR__34,1884
class Crossbar : public ComponentCrossbar45,2084
    Crossbar(Crossbar48,2130
    Crossbar(Crossbar::Crossbar48,2130
    ~Crossbar();~Crossbar53,2267
    ~Crossbar();Crossbar::~Crossbar53,2267
    void print_crossbar();print_crossbar55,2285
    void print_crossbar();Crossbar::print_crossbar55,2285
    double output_buffer();output_buffer56,2312
    double output_buffer();Crossbar::output_buffer56,2312
    void compute_power();compute_power57,2340
    void compute_power();Crossbar::compute_power57,2340
    double n_inp, n_out;n_inp59,2367
    double n_inp, n_out;Crossbar::n_inp59,2367
    double n_inp, n_out;n_out59,2367
    double n_inp, n_out;Crossbar::n_out59,2367
    double flit_size;flit_size60,2392
    double flit_size;Crossbar::flit_size60,2392
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_inp_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;Crossbar::tri_inp_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_out_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;Crossbar::tri_out_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_ctr_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;Crossbar::tri_ctr_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;tri_int_cap61,2414
    double tri_inp_cap, tri_out_cap, tri_ctr_cap, tri_int_cap;Crossbar::tri_int_cap61,2414
	  double CB_ADJ;CB_ADJ64,2489
	  double CB_ADJ;Crossbar::CB_ADJ64,2489
	TechnologyParameter::DeviceType *deviceType;deviceType74,3084
	TechnologyParameter::DeviceType *deviceType;Crossbar::deviceType74,3084
    double TriS1, TriS2;TriS175,3130
    double TriS1, TriS2;Crossbar::TriS175,3130
    double TriS1, TriS2;TriS275,3130
    double TriS1, TriS2;Crossbar::TriS275,3130
    double min_w_pmos, Vdd;min_w_pmos76,3155
    double min_w_pmos, Vdd;Crossbar::min_w_pmos76,3155
    double min_w_pmos, Vdd;Vdd76,3155
    double min_w_pmos, Vdd;Crossbar::Vdd76,3155

gpuwattch/cacti/uca.cc,444
UCA::UCA(const DynamicParameter & dyn_p)UCA40,1922
UCA::UCA(const DynamicParameter & dyn_p)UCA::UCA40,1922
UCA::~UCA()~UCA112,4955
UCA::~UCA()UCA::~UCA112,4955
double UCA::compute_delays(double inrisetime)compute_delays121,5046
double UCA::compute_delays(double inrisetime)UCA::compute_delays121,5046
void UCA::compute_power_energy()compute_power_energy224,9067
void UCA::compute_power_energy()UCA::compute_power_energy224,9067

gpuwattch/cacti/arbiter.cc,1337
MCPAT_Arbiter::MCPAT_Arbiter(MCPAT_Arbiter34,1884
MCPAT_Arbiter::MCPAT_Arbiter(MCPAT_Arbiter::MCPAT_Arbiter34,1884
MCPAT_Arbiter::~MCPAT_Arbiter(){}~MCPAT_Arbiter55,2499
MCPAT_Arbiter::~MCPAT_Arbiter(){}MCPAT_Arbiter::~MCPAT_Arbiter55,2499
MCPAT_Arbiter::arb_req() {arb_req58,2541
MCPAT_Arbiter::arb_req() {MCPAT_Arbiter::arb_req58,2541
MCPAT_Arbiter::arb_pri() {arb_pri66,2822
MCPAT_Arbiter::arb_pri() {MCPAT_Arbiter::arb_pri66,2822
MCPAT_Arbiter::arb_grant() {arb_grant74,3031
MCPAT_Arbiter::arb_grant() {MCPAT_Arbiter::arb_grant74,3031
MCPAT_Arbiter::arb_int() {arb_int80,3209
MCPAT_Arbiter::arb_int() {MCPAT_Arbiter::arb_int80,3209
MCPAT_Arbiter::compute_power() {compute_power87,3410
MCPAT_Arbiter::compute_power() {MCPAT_Arbiter::compute_power87,3410
MCPAT_Arbiter::Cw3(double length) {Cw3101,4366
MCPAT_Arbiter::Cw3(double length) {MCPAT_Arbiter::Cw3101,4366
MCPAT_Arbiter::crossbar_ctrline() {crossbar_ctrline108,4509
MCPAT_Arbiter::crossbar_ctrline() {MCPAT_Arbiter::crossbar_ctrline108,4509
MCPAT_Arbiter::transmission_buf_ctrcap() {transmission_buf_ctrcap116,4745
MCPAT_Arbiter::transmission_buf_ctrcap() {MCPAT_Arbiter::transmission_buf_ctrcap116,4745
void MCPAT_Arbiter::print_arbiter()print_arbiter122,4856
void MCPAT_Arbiter::print_arbiter()MCPAT_Arbiter::print_arbiter122,4856

gpuwattch/cacti/basic_circuit.h,1947
#define __BASIC_CIRCUIT_H____BASIC_CIRCUIT_H__35,1892
#define UNI_LEAK_STACK_FACTOR UNI_LEAK_STACK_FACTOR42,1992
int powers (int base, int n);powers44,2028
bool is_pow2(int64_t val);is_pow245,2058
uint32_t _log2(uint64_t num);_log246,2085
int factorial(int n, int m = 1);factorial47,2115
int combination(int n, int m);combination48,2148
    #define PRINTDW(PRINTDW52,2205
    #define PRINTDW(PRINTDW55,2243
enum Wire_placement {Wire_placement60,2278
    outside_mat,outside_mat61,2300
    inside_mat,inside_mat62,2317
    local_wireslocal_wires63,2333
enum Htree_type {Htree_type68,2355
    Add_htree,Add_htree69,2373
    Data_in_htree,Data_in_htree70,2388
    Data_out_htree,Data_out_htree71,2407
    Search_in_htree,Search_in_htree72,2427
    Search_out_htree,Search_out_htree73,2448
enum Gate_type {Gate_type76,2474
    nmos,nmos77,2491
    pmos,pmos78,2501
	inv,inv79,2511
    nand,nand80,2517
    nor,nor81,2527
    tri,tri82,2536
    tgtg83,2545
enum Half_net_topology {Half_net_topology86,2556
    parallel,parallel87,2581
    seriesseries88,2595
double logtwo (double x);logtwo91,2610
double gate_C(gate_C93,2637
double gate_C_pass(gate_C_pass100,2777
double drain_C_(drain_C_107,2928
double tr_R_on(tr_R_on117,3161
double R_to_w(R_to_w125,3312
double horowitz (horowitz132,3445
double pmos_to_nmos_sz_ratio(pmos_to_nmos_sz_ratio139,3552
double simplified_nmos_leakage(simplified_nmos_leakage143,3639
double simplified_pmos_leakage(simplified_pmos_leakage149,3774
double cmos_Ileak(cmos_Ileak156,3910
double cmos_Ig_n(cmos_Ig_n163,4051
double cmos_Ig_p(cmos_Ig_p169,4171
double cmos_Isub_leakage(cmos_Isub_leakage176,4292
double cmos_Ig_leakage(cmos_Ig_leakage186,4527
double shortcircuit(shortcircuit196,4760
double shortcircuit_simple(shortcircuit_simple209,4996
inline void set_pppm(set_pppm222,5319
inline void set_sppm(set_sppm236,5484

gpuwattch/cacti/router.cc,2592
MCPAT_Router::MCPAT_Router(MCPAT_Router36,1885
MCPAT_Router::MCPAT_Router(MCPAT_Router::MCPAT_Router36,1885
MCPAT_Router::~MCPAT_Router(){}~MCPAT_Router75,2981
MCPAT_Router::~MCPAT_Router(){}MCPAT_Router::~MCPAT_Router75,2981
MCPAT_Router::Cw3(double length) {Cw379,3053
MCPAT_Router::Cw3(double length) {MCPAT_Router::Cw379,3053
MCPAT_Router::gate_cap(double w) {gate_cap86,3215
MCPAT_Router::gate_cap(double w) {MCPAT_Router::gate_cap86,3215
MCPAT_Router::diff_cap(double w, int type /*0 for n-mos and 1 for p-mos*/,diff_cap92,3355
MCPAT_Router::diff_cap(double w, int type /*0 for n-mos and 1 for p-mos*/,MCPAT_Router::diff_cap92,3355
MCPAT_Router::transmission_buf_inpcap() {transmission_buf_inpcap102,3639
MCPAT_Router::transmission_buf_inpcap() {MCPAT_Router::transmission_buf_inpcap102,3639
MCPAT_Router::transmission_buf_outcap() {transmission_buf_outcap107,3743
MCPAT_Router::transmission_buf_outcap() {MCPAT_Router::transmission_buf_outcap107,3743
MCPAT_Router::transmission_buf_ctrcap() {transmission_buf_ctrcap112,3847
MCPAT_Router::transmission_buf_ctrcap() {MCPAT_Router::transmission_buf_ctrcap112,3847
MCPAT_Router::crossbar_inpline() {crossbar_inpline117,3939
MCPAT_Router::crossbar_inpline() {MCPAT_Router::crossbar_inpline117,3939
MCPAT_Router::crossbar_outline() {crossbar_outline123,4132
MCPAT_Router::crossbar_outline() {MCPAT_Router::crossbar_outline123,4132
MCPAT_Router::crossbar_ctrline() {crossbar_ctrline129,4325
MCPAT_Router::crossbar_ctrline() {MCPAT_Router::crossbar_ctrline129,4325
MCPAT_Router::tr_crossbar_power() {tr_crossbar_power136,4532
MCPAT_Router::tr_crossbar_power() {MCPAT_Router::tr_crossbar_power136,4532
void MCPAT_Router::buffer_stats()buffer_stats141,4671
void MCPAT_Router::buffer_stats()MCPAT_Router::buffer_stats141,4671
MCPAT_Router::cb_stats ()cb_stats206,6752
MCPAT_Router::cb_stats ()MCPAT_Router::cb_stats206,6752
MCPAT_Router::get_router_power()get_router_power228,7480
MCPAT_Router::get_router_power()MCPAT_Router::get_router_power228,7480
MCPAT_Router::get_router_delay ()get_router_delay258,8447
MCPAT_Router::get_router_delay ()MCPAT_Router::get_router_delay258,8447
MCPAT_Router::get_router_area()get_router_area271,8731
MCPAT_Router::get_router_area()MCPAT_Router::get_router_area271,8731
MCPAT_Router::calc_router_parameters()calc_router_parameters278,8845
MCPAT_Router::calc_router_parameters()MCPAT_Router::calc_router_parameters278,8845
MCPAT_Router::print_router()print_router291,9064
MCPAT_Router::print_router()MCPAT_Router::print_router291,9064

gpuwattch/cacti/mat.cc,1922
Mat::Mat(const DynamicParameter & dyn_p)Mat38,1903
Mat::Mat(const DynamicParameter & dyn_p)Mat::Mat38,1903
Mat::~Mat()~Mat428,18425
Mat::~Mat()Mat::~Mat428,18425
double Mat::compute_delays(double inrisetime)compute_delays478,19546
double Mat::compute_delays(double inrisetime)Mat::compute_delays478,19546
double Mat::compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h()compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h604,24293
double Mat::compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h()Mat::compute_bit_mux_sa_precharge_sa_mux_wr_drv_wr_mux_h604,24293
double Mat::compute_cam_delay(double inrisetime)compute_cam_delay654,26458
double Mat::compute_cam_delay(double inrisetime)Mat::compute_cam_delay654,26458
double Mat::width_write_driver_or_write_mux()width_write_driver_or_write_mux949,42371
double Mat::width_write_driver_or_write_mux()Mat::width_write_driver_or_write_mux949,42371
double Mat::compute_comparators_height(compute_comparators_height963,42933
double Mat::compute_comparators_height(Mat::compute_comparators_height963,42933
double Mat::compute_bitline_delay(double inrisetime)compute_bitline_delay975,43282
double Mat::compute_bitline_delay(double inrisetime)Mat::compute_bitline_delay975,43282
double Mat::compute_sa_delay(double inrisetime)compute_sa_delay1126,50755
double Mat::compute_sa_delay(double inrisetime)Mat::compute_sa_delay1126,50755
double Mat::compute_subarray_out_drv(double inrisetime)compute_subarray_out_drv1165,53040
double Mat::compute_subarray_out_drv(double inrisetime)Mat::compute_subarray_out_drv1165,53040
double Mat::compute_comparator_delay(double inrisetime)compute_comparator_delay1228,57043
double Mat::compute_comparator_delay(double inrisetime)Mat::compute_comparator_delay1228,57043
void Mat::compute_power_energy()compute_power_energy1318,62027
void Mat::compute_power_energy()Mat::compute_power_energy1318,62027

gpuwattch/cacti/crossbar.cc,612
#define ASPECT_THRESHOLD ASPECT_THRESHOLD34,1885
#define ADJ ADJ35,1913
Crossbar::Crossbar(Crossbar37,1928
Crossbar::Crossbar(Crossbar::Crossbar37,1928
Crossbar::~Crossbar(){}~Crossbar49,2230
Crossbar::~Crossbar(){}Crossbar::~Crossbar49,2230
double Crossbar::output_buffer()output_buffer51,2255
double Crossbar::output_buffer()Crossbar::output_buffer51,2255
void Crossbar::compute_power()compute_power91,4052
void Crossbar::compute_power()Crossbar::compute_power91,4052
void Crossbar::print_crossbar()print_crossbar149,6730
void Crossbar::print_crossbar()Crossbar::print_crossbar149,6730

gpuwattch/cacti/wire.cc,2986
Wire::Wire(Wire35,1945
Wire::Wire(Wire::Wire35,1945
    Component Wire::global;global70,2978
    Component Wire::global;Wire::global70,2978
    Component Wire::global_5;global_571,3006
    Component Wire::global_5;Wire::global_571,3006
    Component Wire::global_10;global_1072,3036
    Component Wire::global_10;Wire::global_1072,3036
    Component Wire::global_20;global_2073,3067
    Component Wire::global_20;Wire::global_2073,3067
    Component Wire::global_30;global_3074,3098
    Component Wire::global_30;Wire::global_3074,3098
    Component Wire::low_swing;low_swing75,3129
    Component Wire::low_swing;Wire::low_swing75,3129
    int Wire::initialized;initialized77,3161
    int Wire::initialized;Wire::initialized77,3161
    double Wire::wire_width_init;wire_width_init78,3188
    double Wire::wire_width_init;Wire::wire_width_init78,3188
    double Wire::wire_spacing_init;wire_spacing_init79,3222
    double Wire::wire_spacing_init;Wire::wire_spacing_init79,3222
Wire::Wire(double w_s, double s_s, enum Wire_placement wp, double resis, TechnologyParameter::DeviceType *dt)Wire82,3260
Wire::Wire(double w_s, double s_s, enum Wire_placement wp, double resis, TechnologyParameter::DeviceType *dt)Wire::Wire82,3260
Wire::~Wire()~Wire117,4204
Wire::~Wire()Wire::~Wire117,4204
Wire::calculate_wire_stats()calculate_wire_stats124,4230
Wire::calculate_wire_stats()Wire::calculate_wire_stats124,4230
Wire::signal_fall_time ()signal_fall_time223,7898
Wire::signal_fall_time ()Wire::signal_fall_time223,7898
double Wire::signal_rise_time ()signal_rise_time247,8769
double Wire::signal_rise_time ()Wire::signal_rise_time247,8769
double Wire::wire_cap (double len /* in m */, bool call_from_outside)wire_cap285,10034
double Wire::wire_cap (double len /* in m */, bool call_from_outside)Wire::wire_cap285,10034
Wire::wire_res (double len /*(in m)*/)wire_res363,12665
Wire::wire_res (double len /*(in m)*/)Wire::wire_res363,12665
Wire::low_swing_model()low_swing_model400,13667
Wire::low_swing_model()Wire::low_swing_model400,13667
#define RES_ADJ RES_ADJ422,14348
#define VOL_SWING VOL_SWING509,17822
Wire::sense_amp_input_cap()sense_amp_input_cap542,19141
Wire::sense_amp_input_cap()Wire::sense_amp_input_cap542,19141
void Wire::delay_optimal_wire ()delay_optimal_wire551,19402
void Wire::delay_optimal_wire ()Wire::delay_optimal_wire551,19402
#define Ishort_ckt Ishort_ckt593,20928
Wire::init_wire(){init_wire613,21853
Wire::init_wire(){Wire::init_wire613,21853
void Wire::update_fullswing()update_fullswing656,23003
void Wire::update_fullswing()Wire::update_fullswing656,23003
powerDef Wire::wire_model (double space, double size, double *delay)wire_model713,24524
powerDef Wire::wire_model (double space, double size, double *delay)Wire::wire_model713,24524
#define Ishort_ckt Ishort_ckt754,25801
Wire::print_wire()print_wire771,26433
Wire::print_wire()Wire::print_wire771,26433

gpuwattch/cacti/nuca.h,3035
#define __NUCA_H____NUCA_H__34,1882
class nuca_org_t {nuca_org_t49,2118
  ~nuca_org_t();~nuca_org_t51,2147
  ~nuca_org_t();nuca_org_t::~nuca_org_t51,2147
    Component nuca_pda;nuca_pda54,2237
    Component nuca_pda;nuca_org_t::nuca_pda54,2237
    Component bank_pda;bank_pda55,2261
    Component bank_pda;nuca_org_t::bank_pda55,2261
    Component wire_pda;wire_pda56,2285
    Component wire_pda;nuca_org_t::wire_pda56,2285
    Wire *h_wire;h_wire57,2309
    Wire *h_wire;nuca_org_t::h_wire57,2309
    Wire *v_wire;v_wire58,2327
    Wire *v_wire;nuca_org_t::v_wire58,2327
    MCPAT_Router *router;router59,2345
    MCPAT_Router *router;nuca_org_t::router59,2345
    double contention;contention64,2512
    double contention;nuca_org_t::contention64,2512
    double avg_hops;avg_hops67,2565
    double avg_hops;nuca_org_t::avg_hops67,2565
    int rows;rows68,2586
    int rows;nuca_org_t::rows68,2586
    int columns;columns69,2600
    int columns;nuca_org_t::columns69,2600
    int bank_count;bank_count70,2617
    int bank_count;nuca_org_t::bank_count70,2617
class Nuca : public ComponentNuca75,2643
    Nuca(Nuca78,2685
    Nuca(Nuca::Nuca78,2685
    void print_router();print_router80,2741
    void print_router();Nuca::print_router80,2741
    ~Nuca();~Nuca81,2766
    ~Nuca();Nuca::~Nuca81,2766
    void sim_nuca();sim_nuca82,2779
    void sim_nuca();Nuca::sim_nuca82,2779
    void init_cont();init_cont83,2800
    void init_cont();Nuca::init_cont83,2800
    int calc_cycles(double lat, double oper_freq);calc_cycles84,2822
    int calc_cycles(double lat, double oper_freq);Nuca::calc_cycles84,2822
    void calculate_nuca_area (nuca_org_t *nuca);calculate_nuca_area85,2873
    void calculate_nuca_area (nuca_org_t *nuca);Nuca::calculate_nuca_area85,2873
    int check_nuca_org (nuca_org_t *n, min_values_t *minval);check_nuca_org86,2922
    int check_nuca_org (nuca_org_t *n, min_values_t *minval);Nuca::check_nuca_org86,2922
    nuca_org_t * find_optimal_nuca (list<nuca_org_t *> *n, min_values_t *minval);find_optimal_nuca87,2984
    nuca_org_t * find_optimal_nuca (list<nuca_org_t *> *n, min_values_t *minval);Nuca::find_optimal_nuca87,2984
    void print_nuca(nuca_org_t *n);print_nuca88,3066
    void print_nuca(nuca_org_t *n);Nuca::print_nuca88,3066
    void print_cont_stats();print_cont_stats89,3102
    void print_cont_stats();Nuca::print_cont_stats89,3102
    TechnologyParameter::DeviceType *deviceType;deviceType93,3144
    TechnologyParameter::DeviceType *deviceType;Nuca::deviceType93,3144
    int wt_min, wt_max;wt_min94,3193
    int wt_min, wt_max;Nuca::wt_min94,3193
    int wt_min, wt_max;wt_max94,3193
    int wt_min, wt_max;Nuca::wt_max94,3193
    Wire *wire_vertical[WIRE_TYPES],wire_vertical95,3217
    Wire *wire_vertical[WIRE_TYPES],Nuca::wire_vertical95,3217
         *wire_horizontal[WIRE_TYPES];wire_horizontal96,3254
         *wire_horizontal[WIRE_TYPES];Nuca::wire_horizontal96,3254

gpuwattch/cacti/bank.cc,466
Bank::Bank(const DynamicParameter & dyn_p):Bank38,1904
Bank::Bank(const DynamicParameter & dyn_p):Bank::Bank38,1904
Bank::~Bank()~Bank121,5297
Bank::~Bank()Bank::~Bank121,5297
double Bank::compute_delays(double inrisetime)compute_delays135,5490
double Bank::compute_delays(double inrisetime)Bank::compute_delays135,5490
void Bank::compute_power_energy()compute_power_energy142,5585
void Bank::compute_power_energy()Bank::compute_power_energy142,5585

gpuwattch/cacti/nuca.cc,1591
unsigned int MIN_BANKSIZE=65536;MIN_BANKSIZE38,1923
#define FIXED_OVERHEAD FIXED_OVERHEAD39,1956
#define LATCH_DELAY LATCH_DELAY40,2050
#define CONTR_2_BANK_LAT CONTR_2_BANK_LAT41,2128
int cont_stats[2 /*l2 or l3*/][5/* cores */][ROUTER_TYPES][7 /*banks*/][8 /* cycle time */];cont_stats43,2156
  Nuca::Nuca(Nuca45,2250
  Nuca::Nuca(Nuca::Nuca45,2250
Nuca::init_cont()init_cont53,2376
Nuca::init_cont()Nuca::init_cont53,2376
Nuca::print_cont_stats()print_cont_stats80,3071
Nuca::print_cont_stats()Nuca::print_cont_stats80,3071
Nuca::~Nuca(){~Nuca97,3399
Nuca::~Nuca(){Nuca::~Nuca97,3399
Nuca::calc_cycles(double lat, double oper_freq)calc_cycles106,3608
Nuca::calc_cycles(double lat, double oper_freq)Nuca::calc_cycles106,3608
nuca_org_t::~nuca_org_t() {~nuca_org_t117,3851
nuca_org_t::~nuca_org_t() {nuca_org_t::~nuca_org_t117,3851
Nuca::sim_nuca()sim_nuca140,4583
Nuca::sim_nuca()Nuca::sim_nuca140,4583
Nuca::print_nuca (nuca_org_t *fr)print_nuca426,13819
Nuca::print_nuca (nuca_org_t *fr)Nuca::print_nuca426,13819
Nuca::find_optimal_nuca (list<nuca_org_t *> *n, min_values_t *minval)find_optimal_nuca487,15860
Nuca::find_optimal_nuca (list<nuca_org_t *> *n, min_values_t *minval)Nuca::find_optimal_nuca487,15860
Nuca::check_nuca_org (nuca_org_t *n, min_values_t *minval)check_nuca_org568,18289
Nuca::check_nuca_org (nuca_org_t *n, min_values_t *minval)Nuca::check_nuca_org568,18289
Nuca::calculate_nuca_area (nuca_org_t *nuca)calculate_nuca_area593,19025
Nuca::calculate_nuca_area (nuca_org_t *nuca)Nuca::calculate_nuca_area593,19025

gpuwattch/cacti/uca.h,5252
#define __UCA_H____UCA_H__35,1882
class UCA : public ComponentUCA44,2005
    UCA(const DynamicParameter & dyn_p);UCA47,2046
    UCA(const DynamicParameter & dyn_p);UCA::UCA47,2046
    ~UCA();~UCA48,2087
    ~UCA();UCA::~UCA48,2087
    double compute_delays(double inrisetime);  // returns outrisetimecompute_delays49,2099
    double compute_delays(double inrisetime);  // returns outrisetimeUCA::compute_delays49,2099
    void   compute_power_energy();compute_power_energy50,2169
    void   compute_power_energy();UCA::compute_power_energy50,2169
    DynamicParameter dp;dp52,2205
    DynamicParameter dp;UCA::dp52,2205
    Bank   bank;bank53,2230
    Bank   bank;UCA::bank53,2230
    Htree2   * htree_in_add;htree_in_add55,2248
    Htree2   * htree_in_add;UCA::htree_in_add55,2248
    Htree2   * htree_in_data;htree_in_data56,2277
    Htree2   * htree_in_data;UCA::htree_in_data56,2277
    Htree2   * htree_out_data;htree_out_data57,2307
    Htree2   * htree_out_data;UCA::htree_out_data57,2307
    Htree2   * htree_in_search;htree_in_search58,2338
    Htree2   * htree_in_search;UCA::htree_in_search58,2338
    Htree2   * htree_out_search;htree_out_search59,2370
    Htree2   * htree_out_search;UCA::htree_out_search59,2370
    powerDef power_routing_to_bank;power_routing_to_bank61,2404
    powerDef power_routing_to_bank;UCA::power_routing_to_bank61,2404
    uint32_t nbanks;nbanks63,2441
    uint32_t nbanks;UCA::nbanks63,2441
    int   num_addr_b_bank;num_addr_b_bank65,2463
    int   num_addr_b_bank;UCA::num_addr_b_bank65,2463
    int   num_di_b_bank;num_di_b_bank66,2490
    int   num_di_b_bank;UCA::num_di_b_bank66,2490
    int   num_do_b_bank;num_do_b_bank67,2515
    int   num_do_b_bank;UCA::num_do_b_bank67,2515
    int   num_si_b_bank;num_si_b_bank68,2540
    int   num_si_b_bank;UCA::num_si_b_bank68,2540
    int   num_so_b_bank;num_so_b_bank69,2565
    int   num_so_b_bank;UCA::num_so_b_bank69,2565
    int   RWP, ERP, EWP,SCHP;RWP70,2590
    int   RWP, ERP, EWP,SCHP;UCA::RWP70,2590
    int   RWP, ERP, EWP,SCHP;ERP70,2590
    int   RWP, ERP, EWP,SCHP;UCA::ERP70,2590
    int   RWP, ERP, EWP,SCHP;EWP70,2590
    int   RWP, ERP, EWP,SCHP;UCA::EWP70,2590
    int   RWP, ERP, EWP,SCHP;SCHP70,2590
    int   RWP, ERP, EWP,SCHP;UCA::SCHP70,2590
    double area_all_dataramcells;area_all_dataramcells71,2620
    double area_all_dataramcells;UCA::area_all_dataramcells71,2620
    double dyn_read_energy_from_closed_page;dyn_read_energy_from_closed_page73,2655
    double dyn_read_energy_from_closed_page;UCA::dyn_read_energy_from_closed_page73,2655
    double dyn_read_energy_from_open_page;dyn_read_energy_from_open_page74,2700
    double dyn_read_energy_from_open_page;UCA::dyn_read_energy_from_open_page74,2700
    double dyn_read_energy_remaining_words_in_burst;dyn_read_energy_remaining_words_in_burst75,2743
    double dyn_read_energy_remaining_words_in_burst;UCA::dyn_read_energy_remaining_words_in_burst75,2743
    double refresh_power;  // only for DRAMrefresh_power77,2797
    double refresh_power;  // only for DRAMUCA::refresh_power77,2797
    double activate_energy;activate_energy78,2841
    double activate_energy;UCA::activate_energy78,2841
    double read_energy;read_energy79,2869
    double read_energy;UCA::read_energy79,2869
    double write_energy;write_energy80,2893
    double write_energy;UCA::write_energy80,2893
    double precharge_energy;precharge_energy81,2918
    double precharge_energy;UCA::precharge_energy81,2918
    double leak_power_subbank_closed_page;leak_power_subbank_closed_page82,2947
    double leak_power_subbank_closed_page;UCA::leak_power_subbank_closed_page82,2947
    double leak_power_subbank_open_page;leak_power_subbank_open_page83,2990
    double leak_power_subbank_open_page;UCA::leak_power_subbank_open_page83,2990
    double leak_power_request_and_reply_networks;leak_power_request_and_reply_networks84,3031
    double leak_power_request_and_reply_networks;UCA::leak_power_request_and_reply_networks84,3031
    double delay_array_to_sa_mux_lev_1_decoder;delay_array_to_sa_mux_lev_1_decoder86,3082
    double delay_array_to_sa_mux_lev_1_decoder;UCA::delay_array_to_sa_mux_lev_1_decoder86,3082
    double delay_array_to_sa_mux_lev_2_decoder;delay_array_to_sa_mux_lev_2_decoder87,3130
    double delay_array_to_sa_mux_lev_2_decoder;UCA::delay_array_to_sa_mux_lev_2_decoder87,3130
    double delay_before_subarray_output_driver;delay_before_subarray_output_driver88,3178
    double delay_before_subarray_output_driver;UCA::delay_before_subarray_output_driver88,3178
    double delay_from_subarray_out_drv_to_out;delay_from_subarray_out_drv_to_out89,3226
    double delay_from_subarray_out_drv_to_out;UCA::delay_from_subarray_out_drv_to_out89,3226
    double access_time;access_time90,3273
    double access_time;UCA::access_time90,3273
    double precharge_delay;precharge_delay91,3297
    double precharge_delay;UCA::precharge_delay91,3297
    double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time92,3325
    double multisubbank_interleave_cycle_time;UCA::multisubbank_interleave_cycle_time92,3325

gpuwattch/cacti/makefile,20
TAR = cactiTAR1,0

gpuwattch/cacti/technology.cc,300
double wire_resistance(double resistivity, double wire_width, double wire_thickness,wire_resistance37,1915
double wire_capacitance(double wire_width, double wire_thickness, double wire_spacing,wire_capacitance45,2267
void init_tech_params(double technology, bool is_tag)init_tech_params57,2845

gpuwattch/cacti/cacti_interface.h,44426
#define __CACTI_INTERFACE_H____CACTI_INTERFACE_H__35,1894
class powerComponentspowerComponents52,2111
    double dynamic;dynamic55,2145
    double dynamic;powerComponents::dynamic55,2145
    double leakage;leakage56,2165
    double leakage;powerComponents::leakage56,2165
    double gate_leakage;gate_leakage57,2185
    double gate_leakage;powerComponents::gate_leakage57,2185
    double short_circuit;short_circuit58,2210
    double short_circuit;powerComponents::short_circuit58,2210
    double longer_channel_leakage;longer_channel_leakage59,2236
    double longer_channel_leakage;powerComponents::longer_channel_leakage59,2236
    powerComponents() : dynamic(0), leakage(0), gate_leakage(0), short_circuit(0), longer_channel_leakage(0)  { }powerComponents61,2272
    powerComponents() : dynamic(0), leakage(0), gate_leakage(0), short_circuit(0), longer_channel_leakage(0)  { }powerComponents::powerComponents61,2272
    powerComponents(const powerComponents & obj) { *this = obj; }powerComponents62,2386
    powerComponents(const powerComponents & obj) { *this = obj; }powerComponents::powerComponents62,2386
    powerComponents & operator=(const powerComponents & rhs)operator =63,2452
    powerComponents & operator=(const powerComponents & rhs)powerComponents::operator =63,2452
    void reset() { dynamic = 0; leakage = 0; gate_leakage = 0; short_circuit = 0;longer_channel_leakage = 0;}reset72,2743
    void reset() { dynamic = 0; leakage = 0; gate_leakage = 0; short_circuit = 0;longer_channel_leakage = 0;}powerComponents::reset72,2743
    friend powerComponents operator+(const powerComponents & x, const powerComponents & y);operator +74,2854
    friend powerComponents operator+(const powerComponents & x, const powerComponents & y);powerComponents::operator +74,2854
    friend powerComponents operator*(const powerComponents & x, double const * const y);operator *75,2946
    friend powerComponents operator*(const powerComponents & x, double const * const y);powerComponents::operator *75,2946
class powerDefpowerDef80,3041
    powerComponents readOp;readOp83,3068
    powerComponents readOp;powerDef::readOp83,3068
    powerComponents writeOp;writeOp84,3096
    powerComponents writeOp;powerDef::writeOp84,3096
    powerComponents searchOp;//Sheng: for CAM and FAsearchOp85,3125
    powerComponents searchOp;//Sheng: for CAM and FApowerDef::searchOp85,3125
    powerDef() : readOp(), writeOp(), searchOp() { }powerDef87,3179
    powerDef() : readOp(), writeOp(), searchOp() { }powerDef::powerDef87,3179
    void reset() { readOp.reset(); writeOp.reset(); searchOp.reset();}reset88,3232
    void reset() { readOp.reset(); writeOp.reset(); searchOp.reset();}powerDef::reset88,3232
    friend powerDef operator+(const powerDef & x, const powerDef & y);operator +90,3304
    friend powerDef operator+(const powerDef & x, const powerDef & y);powerDef::operator +90,3304
    friend powerDef operator*(const powerDef & x, double const * const y);operator *91,3375
    friend powerDef operator*(const powerDef & x, double const * const y);powerDef::operator *91,3375
enum Wire_typeWire_type94,3454
    Global /* gloabl wires with repeaters */,Global96,3471
    Global_5 /* 5% delay penalty */,Global_597,3517
    Global_10 /* 10% delay penalty */,Global_1098,3554
    Global_20 /* 20% delay penalty */,Global_2099,3593
    Global_30 /* 30% delay penalty */,Global_30100,3632
    Low_swing /* differential low power wires with high area overhead */,Low_swing101,3671
    Semi_global /* mid-level wires with repeaters*/,Semi_global102,3745
    Transmission /* tranmission lines with high area overhead */,Transmission103,3798
    Optical /* optical wires */,Optical104,3864
    Invalid_wtypeInvalid_wtype105,3897
class InputParameterInputParameter110,3921
	InputParameter();InputParameter113,3954
	InputParameter();InputParameter::InputParameter113,3954
    void parse_cfg(const string & infile);parse_cfg114,3973
    void parse_cfg(const string & infile);InputParameter::parse_cfg114,3973
    bool error_checking();  // return false if the input parameters are problematicerror_checking116,4017
    bool error_checking();  // return false if the input parameters are problematicInputParameter::error_checking116,4017
    void display_ip();display_ip117,4101
    void display_ip();InputParameter::display_ip117,4101
    unsigned int cache_sz;  // in bytescache_sz119,4125
    unsigned int cache_sz;  // in bytesInputParameter::cache_sz119,4125
    unsigned int line_sz;line_sz120,4165
    unsigned int line_sz;InputParameter::line_sz120,4165
    unsigned int assoc;assoc121,4191
    unsigned int assoc;InputParameter::assoc121,4191
    unsigned int nbanks;nbanks122,4215
    unsigned int nbanks;InputParameter::nbanks122,4215
    unsigned int out_w;// == nr_bits_outout_w123,4240
    unsigned int out_w;// == nr_bits_outInputParameter::out_w123,4240
    bool     specific_tag;specific_tag124,4281
    bool     specific_tag;InputParameter::specific_tag124,4281
    unsigned int tag_w;tag_w125,4308
    unsigned int tag_w;InputParameter::tag_w125,4308
    unsigned int access_mode;access_mode126,4332
    unsigned int access_mode;InputParameter::access_mode126,4332
    unsigned int obj_func_dyn_energy;obj_func_dyn_energy127,4362
    unsigned int obj_func_dyn_energy;InputParameter::obj_func_dyn_energy127,4362
    unsigned int obj_func_dyn_power;obj_func_dyn_power128,4400
    unsigned int obj_func_dyn_power;InputParameter::obj_func_dyn_power128,4400
    unsigned int obj_func_leak_power;obj_func_leak_power129,4437
    unsigned int obj_func_leak_power;InputParameter::obj_func_leak_power129,4437
    unsigned int obj_func_cycle_t;obj_func_cycle_t130,4475
    unsigned int obj_func_cycle_t;InputParameter::obj_func_cycle_t130,4475
    double   F_sz_nm;          // feature size in nmF_sz_nm132,4511
    double   F_sz_nm;          // feature size in nmInputParameter::F_sz_nm132,4511
    double   F_sz_um;          // feature size in umF_sz_um133,4564
    double   F_sz_um;          // feature size in umInputParameter::F_sz_um133,4564
    unsigned int num_rw_ports;num_rw_ports134,4617
    unsigned int num_rw_ports;InputParameter::num_rw_ports134,4617
    unsigned int num_rd_ports;num_rd_ports135,4648
    unsigned int num_rd_ports;InputParameter::num_rd_ports135,4648
    unsigned int num_wr_ports;num_wr_ports136,4679
    unsigned int num_wr_ports;InputParameter::num_wr_ports136,4679
    unsigned int num_se_rd_ports;  // number of single ended read portsnum_se_rd_ports137,4710
    unsigned int num_se_rd_ports;  // number of single ended read portsInputParameter::num_se_rd_ports137,4710
    unsigned int num_search_ports;  // Sheng: number of search ports for CAMnum_search_ports138,4782
    unsigned int num_search_ports;  // Sheng: number of search ports for CAMInputParameter::num_search_ports138,4782
    bool     is_main_mem;is_main_mem139,4859
    bool     is_main_mem;InputParameter::is_main_mem139,4859
    bool     is_cache;is_cache140,4885
    bool     is_cache;InputParameter::is_cache140,4885
    bool     pure_ram;pure_ram141,4908
    bool     pure_ram;InputParameter::pure_ram141,4908
    bool     pure_cam;pure_cam142,4931
    bool     pure_cam;InputParameter::pure_cam142,4931
    bool     rpters_in_htree;  // if there are repeaters in htree segmentrpters_in_htree143,4954
    bool     rpters_in_htree;  // if there are repeaters in htree segmentInputParameter::rpters_in_htree143,4954
    unsigned int ver_htree_wires_over_array;ver_htree_wires_over_array144,5028
    unsigned int ver_htree_wires_over_array;InputParameter::ver_htree_wires_over_array144,5028
    unsigned int broadcast_addr_din_over_ver_htrees;broadcast_addr_din_over_ver_htrees145,5073
    unsigned int broadcast_addr_din_over_ver_htrees;InputParameter::broadcast_addr_din_over_ver_htrees145,5073
    unsigned int temp;temp146,5126
    unsigned int temp;InputParameter::temp146,5126
    unsigned int ram_cell_tech_type;ram_cell_tech_type148,5150
    unsigned int ram_cell_tech_type;InputParameter::ram_cell_tech_type148,5150
    unsigned int peri_global_tech_type;peri_global_tech_type149,5187
    unsigned int peri_global_tech_type;InputParameter::peri_global_tech_type149,5187
    unsigned int data_arr_ram_cell_tech_type;data_arr_ram_cell_tech_type150,5227
    unsigned int data_arr_ram_cell_tech_type;InputParameter::data_arr_ram_cell_tech_type150,5227
    unsigned int data_arr_peri_global_tech_type;data_arr_peri_global_tech_type151,5273
    unsigned int data_arr_peri_global_tech_type;InputParameter::data_arr_peri_global_tech_type151,5273
    unsigned int tag_arr_ram_cell_tech_type;tag_arr_ram_cell_tech_type152,5322
    unsigned int tag_arr_ram_cell_tech_type;InputParameter::tag_arr_ram_cell_tech_type152,5322
    unsigned int tag_arr_peri_global_tech_type;tag_arr_peri_global_tech_type153,5367
    unsigned int tag_arr_peri_global_tech_type;InputParameter::tag_arr_peri_global_tech_type153,5367
    unsigned int burst_len;burst_len155,5416
    unsigned int burst_len;InputParameter::burst_len155,5416
    unsigned int int_prefetch_w;int_prefetch_w156,5444
    unsigned int int_prefetch_w;InputParameter::int_prefetch_w156,5444
    unsigned int page_sz_bits;page_sz_bits157,5477
    unsigned int page_sz_bits;InputParameter::page_sz_bits157,5477
    unsigned int ic_proj_type;      // interconnect_projection_typeic_proj_type159,5509
    unsigned int ic_proj_type;      // interconnect_projection_typeInputParameter::ic_proj_type159,5509
    unsigned int wire_is_mat_type;  // wire_inside_mat_typewire_is_mat_type160,5577
    unsigned int wire_is_mat_type;  // wire_inside_mat_typeInputParameter::wire_is_mat_type160,5577
    unsigned int wire_os_mat_type; // wire_outside_mat_typewire_os_mat_type161,5637
    unsigned int wire_os_mat_type; // wire_outside_mat_typeInputParameter::wire_os_mat_type161,5637
    enum Wire_type wt;wt162,5697
    enum Wire_type wt;InputParameter::wt162,5697
    int force_wiretype;force_wiretype163,5720
    int force_wiretype;InputParameter::force_wiretype163,5720
    bool print_input_args;print_input_args164,5744
    bool print_input_args;InputParameter::print_input_args164,5744
    unsigned int nuca_cache_sz; // TODOnuca_cache_sz165,5771
    unsigned int nuca_cache_sz; // TODOInputParameter::nuca_cache_sz165,5771
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndbl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::ndbl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndwl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::ndwl166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;nspd166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::nspd166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndsam1166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::ndsam1166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndsam2166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::ndsam2166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;ndcm166,5811
    int ndbl, ndwl, nspd, ndsam1, ndsam2, ndcm;InputParameter::ndcm166,5811
    bool force_cache_config;force_cache_config167,5859
    bool force_cache_config;InputParameter::force_cache_config167,5859
    int cache_level;cache_level169,5889
    int cache_level;InputParameter::cache_level169,5889
    int cores;cores170,5910
    int cores;InputParameter::cores170,5910
    int nuca_bank_count;nuca_bank_count171,5925
    int nuca_bank_count;InputParameter::nuca_bank_count171,5925
    int force_nuca_bank;force_nuca_bank172,5950
    int force_nuca_bank;InputParameter::force_nuca_bank172,5950
    int delay_wt, dynamic_power_wt, leakage_power_wt,delay_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,InputParameter::delay_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,dynamic_power_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,InputParameter::dynamic_power_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,leakage_power_wt174,5976
    int delay_wt, dynamic_power_wt, leakage_power_wt,InputParameter::leakage_power_wt174,5976
        cycle_time_wt, area_wt;cycle_time_wt175,6030
        cycle_time_wt, area_wt;InputParameter::cycle_time_wt175,6030
        cycle_time_wt, area_wt;area_wt175,6030
        cycle_time_wt, area_wt;InputParameter::area_wt175,6030
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,delay_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,InputParameter::delay_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,dynamic_power_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,InputParameter::dynamic_power_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,leakage_power_wt_nuca176,6062
    int delay_wt_nuca, dynamic_power_wt_nuca, leakage_power_wt_nuca,InputParameter::leakage_power_wt_nuca176,6062
        cycle_time_wt_nuca, area_wt_nuca;cycle_time_wt_nuca177,6131
        cycle_time_wt_nuca, area_wt_nuca;InputParameter::cycle_time_wt_nuca177,6131
        cycle_time_wt_nuca, area_wt_nuca;area_wt_nuca177,6131
        cycle_time_wt_nuca, area_wt_nuca;InputParameter::area_wt_nuca177,6131
    int delay_dev, dynamic_power_dev, leakage_power_dev,delay_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,InputParameter::delay_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,dynamic_power_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,InputParameter::dynamic_power_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,leakage_power_dev179,6174
    int delay_dev, dynamic_power_dev, leakage_power_dev,InputParameter::leakage_power_dev179,6174
        cycle_time_dev, area_dev;cycle_time_dev180,6231
        cycle_time_dev, area_dev;InputParameter::cycle_time_dev180,6231
        cycle_time_dev, area_dev;area_dev180,6231
        cycle_time_dev, area_dev;InputParameter::area_dev180,6231
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,delay_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,InputParameter::delay_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,dynamic_power_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,InputParameter::dynamic_power_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,leakage_power_dev_nuca181,6265
    int delay_dev_nuca, dynamic_power_dev_nuca, leakage_power_dev_nuca,InputParameter::leakage_power_dev_nuca181,6265
        cycle_time_dev_nuca, area_dev_nuca;cycle_time_dev_nuca182,6337
        cycle_time_dev_nuca, area_dev_nuca;InputParameter::cycle_time_dev_nuca182,6337
        cycle_time_dev_nuca, area_dev_nuca;area_dev_nuca182,6337
        cycle_time_dev_nuca, area_dev_nuca;InputParameter::area_dev_nuca182,6337
    int ed; //ED or ED2 optimizationed183,6381
    int ed; //ED or ED2 optimizationInputParameter::ed183,6381
    int nuca;nuca184,6418
    int nuca;InputParameter::nuca184,6418
    bool     fast_access;fast_access186,6433
    bool     fast_access;InputParameter::fast_access186,6433
    unsigned int block_sz;  // bytesblock_sz187,6459
    unsigned int block_sz;  // bytesInputParameter::block_sz187,6459
    unsigned int tag_assoc;tag_assoc188,6496
    unsigned int tag_assoc;InputParameter::tag_assoc188,6496
    unsigned int data_assoc;data_assoc189,6524
    unsigned int data_assoc;InputParameter::data_assoc189,6524
    bool     is_seq_acc;is_seq_acc190,6553
    bool     is_seq_acc;InputParameter::is_seq_acc190,6553
    bool     fully_assoc;fully_assoc191,6578
    bool     fully_assoc;InputParameter::fully_assoc191,6578
    unsigned int nsets;  // == number_of_setsnsets192,6604
    unsigned int nsets;  // == number_of_setsInputParameter::nsets192,6604
    int print_detail;print_detail193,6650
    int print_detail;InputParameter::print_detail193,6650
    bool     add_ecc_b_;add_ecc_b_196,6674
    bool     add_ecc_b_;InputParameter::add_ecc_b_196,6674
  double throughput;throughput198,6736
  double throughput;InputParameter::throughput198,6736
  double latency;latency199,6757
  double latency;InputParameter::latency199,6757
  bool pipelinable;pipelinable200,6775
  bool pipelinable;InputParameter::pipelinable200,6775
  int pipeline_stages;pipeline_stages201,6795
  int pipeline_stages;InputParameter::pipeline_stages201,6795
  int per_stage_vector;per_stage_vector202,6818
  int per_stage_vector;InputParameter::per_stage_vector202,6818
  bool with_clock_grid;with_clock_grid203,6842
  bool with_clock_grid;InputParameter::with_clock_grid203,6842
  int Ndwl;Ndwl208,6887
  int Ndwl;__anon7::Ndwl208,6887
  int Ndbl;Ndbl209,6899
  int Ndbl;__anon7::Ndbl209,6899
  double Nspd;Nspd210,6911
  double Nspd;__anon7::Nspd210,6911
  int deg_bl_muxing;deg_bl_muxing211,6926
  int deg_bl_muxing;__anon7::deg_bl_muxing211,6926
  int Ndsam_lev_1;Ndsam_lev_1212,6947
  int Ndsam_lev_1;__anon7::Ndsam_lev_1212,6947
  int Ndsam_lev_2;Ndsam_lev_2213,6966
  int Ndsam_lev_2;__anon7::Ndsam_lev_2213,6966
  int number_activated_mats_horizontal_direction;number_activated_mats_horizontal_direction214,6985
  int number_activated_mats_horizontal_direction;__anon7::number_activated_mats_horizontal_direction214,6985
  int number_subbanks;number_subbanks215,7035
  int number_subbanks;__anon7::number_subbanks215,7035
  int page_size_in_bits;page_size_in_bits216,7058
  int page_size_in_bits;__anon7::page_size_in_bits216,7058
  double delay_route_to_bank;delay_route_to_bank217,7083
  double delay_route_to_bank;__anon7::delay_route_to_bank217,7083
  double delay_crossbar;delay_crossbar218,7113
  double delay_crossbar;__anon7::delay_crossbar218,7113
  double delay_addr_din_horizontal_htree;delay_addr_din_horizontal_htree219,7138
  double delay_addr_din_horizontal_htree;__anon7::delay_addr_din_horizontal_htree219,7138
  double delay_addr_din_vertical_htree;delay_addr_din_vertical_htree220,7180
  double delay_addr_din_vertical_htree;__anon7::delay_addr_din_vertical_htree220,7180
  double delay_row_predecode_driver_and_block;delay_row_predecode_driver_and_block221,7220
  double delay_row_predecode_driver_and_block;__anon7::delay_row_predecode_driver_and_block221,7220
  double delay_row_decoder;delay_row_decoder222,7267
  double delay_row_decoder;__anon7::delay_row_decoder222,7267
  double delay_bitlines;delay_bitlines223,7295
  double delay_bitlines;__anon7::delay_bitlines223,7295
  double delay_sense_amp;delay_sense_amp224,7320
  double delay_sense_amp;__anon7::delay_sense_amp224,7320
  double delay_subarray_output_driver;delay_subarray_output_driver225,7346
  double delay_subarray_output_driver;__anon7::delay_subarray_output_driver225,7346
  double delay_bit_mux_predecode_driver_and_block;delay_bit_mux_predecode_driver_and_block226,7385
  double delay_bit_mux_predecode_driver_and_block;__anon7::delay_bit_mux_predecode_driver_and_block226,7385
  double delay_bit_mux_decoder;delay_bit_mux_decoder227,7436
  double delay_bit_mux_decoder;__anon7::delay_bit_mux_decoder227,7436
  double delay_senseamp_mux_lev_1_predecode_driver_and_block;delay_senseamp_mux_lev_1_predecode_driver_and_block228,7468
  double delay_senseamp_mux_lev_1_predecode_driver_and_block;__anon7::delay_senseamp_mux_lev_1_predecode_driver_and_block228,7468
  double delay_senseamp_mux_lev_1_decoder;delay_senseamp_mux_lev_1_decoder229,7530
  double delay_senseamp_mux_lev_1_decoder;__anon7::delay_senseamp_mux_lev_1_decoder229,7530
  double delay_senseamp_mux_lev_2_predecode_driver_and_block;delay_senseamp_mux_lev_2_predecode_driver_and_block230,7573
  double delay_senseamp_mux_lev_2_predecode_driver_and_block;__anon7::delay_senseamp_mux_lev_2_predecode_driver_and_block230,7573
  double delay_senseamp_mux_lev_2_decoder;delay_senseamp_mux_lev_2_decoder231,7635
  double delay_senseamp_mux_lev_2_decoder;__anon7::delay_senseamp_mux_lev_2_decoder231,7635
  double delay_input_htree;delay_input_htree232,7678
  double delay_input_htree;__anon7::delay_input_htree232,7678
  double delay_output_htree;delay_output_htree233,7706
  double delay_output_htree;__anon7::delay_output_htree233,7706
  double delay_dout_vertical_htree;delay_dout_vertical_htree234,7735
  double delay_dout_vertical_htree;__anon7::delay_dout_vertical_htree234,7735
  double delay_dout_horizontal_htree;delay_dout_horizontal_htree235,7771
  double delay_dout_horizontal_htree;__anon7::delay_dout_horizontal_htree235,7771
  double delay_comparator;delay_comparator236,7809
  double delay_comparator;__anon7::delay_comparator236,7809
  double access_time;access_time237,7836
  double access_time;__anon7::access_time237,7836
  double cycle_time;cycle_time238,7858
  double cycle_time;__anon7::cycle_time238,7858
  double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time239,7879
  double multisubbank_interleave_cycle_time;__anon7::multisubbank_interleave_cycle_time239,7879
  double delay_request_network;delay_request_network240,7924
  double delay_request_network;__anon7::delay_request_network240,7924
  double delay_inside_mat;delay_inside_mat241,7956
  double delay_inside_mat;__anon7::delay_inside_mat241,7956
  double delay_reply_network;delay_reply_network242,7983
  double delay_reply_network;__anon7::delay_reply_network242,7983
  double trcd;trcd243,8013
  double trcd;__anon7::trcd243,8013
  double cas_latency;cas_latency244,8028
  double cas_latency;__anon7::cas_latency244,8028
  double precharge_delay;precharge_delay245,8050
  double precharge_delay;__anon7::precharge_delay245,8050
  powerDef power_routing_to_bank;power_routing_to_bank246,8076
  powerDef power_routing_to_bank;__anon7::power_routing_to_bank246,8076
  powerDef power_addr_input_htree;power_addr_input_htree247,8110
  powerDef power_addr_input_htree;__anon7::power_addr_input_htree247,8110
  powerDef power_data_input_htree;power_data_input_htree248,8145
  powerDef power_data_input_htree;__anon7::power_data_input_htree248,8145
  powerDef power_data_output_htree;power_data_output_htree249,8180
  powerDef power_data_output_htree;__anon7::power_data_output_htree249,8180
  powerDef power_addr_horizontal_htree;power_addr_horizontal_htree250,8216
  powerDef power_addr_horizontal_htree;__anon7::power_addr_horizontal_htree250,8216
  powerDef power_datain_horizontal_htree;power_datain_horizontal_htree251,8256
  powerDef power_datain_horizontal_htree;__anon7::power_datain_horizontal_htree251,8256
  powerDef power_dataout_horizontal_htree;power_dataout_horizontal_htree252,8298
  powerDef power_dataout_horizontal_htree;__anon7::power_dataout_horizontal_htree252,8298
  powerDef power_addr_vertical_htree;power_addr_vertical_htree253,8341
  powerDef power_addr_vertical_htree;__anon7::power_addr_vertical_htree253,8341
  powerDef power_datain_vertical_htree;power_datain_vertical_htree254,8379
  powerDef power_datain_vertical_htree;__anon7::power_datain_vertical_htree254,8379
  powerDef power_row_predecoder_drivers;power_row_predecoder_drivers255,8419
  powerDef power_row_predecoder_drivers;__anon7::power_row_predecoder_drivers255,8419
  powerDef power_row_predecoder_blocks;power_row_predecoder_blocks256,8460
  powerDef power_row_predecoder_blocks;__anon7::power_row_predecoder_blocks256,8460
  powerDef power_row_decoders;power_row_decoders257,8500
  powerDef power_row_decoders;__anon7::power_row_decoders257,8500
  powerDef power_bit_mux_predecoder_drivers;power_bit_mux_predecoder_drivers258,8531
  powerDef power_bit_mux_predecoder_drivers;__anon7::power_bit_mux_predecoder_drivers258,8531
  powerDef power_bit_mux_predecoder_blocks;power_bit_mux_predecoder_blocks259,8576
  powerDef power_bit_mux_predecoder_blocks;__anon7::power_bit_mux_predecoder_blocks259,8576
  powerDef power_bit_mux_decoders;power_bit_mux_decoders260,8620
  powerDef power_bit_mux_decoders;__anon7::power_bit_mux_decoders260,8620
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;power_senseamp_mux_lev_1_predecoder_drivers261,8655
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;__anon7::power_senseamp_mux_lev_1_predecoder_drivers261,8655
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;power_senseamp_mux_lev_1_predecoder_blocks262,8711
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;__anon7::power_senseamp_mux_lev_1_predecoder_blocks262,8711
  powerDef power_senseamp_mux_lev_1_decoders;power_senseamp_mux_lev_1_decoders263,8766
  powerDef power_senseamp_mux_lev_1_decoders;__anon7::power_senseamp_mux_lev_1_decoders263,8766
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;power_senseamp_mux_lev_2_predecoder_drivers264,8812
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;__anon7::power_senseamp_mux_lev_2_predecoder_drivers264,8812
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;power_senseamp_mux_lev_2_predecoder_blocks265,8868
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;__anon7::power_senseamp_mux_lev_2_predecoder_blocks265,8868
  powerDef power_senseamp_mux_lev_2_decoders;power_senseamp_mux_lev_2_decoders266,8923
  powerDef power_senseamp_mux_lev_2_decoders;__anon7::power_senseamp_mux_lev_2_decoders266,8923
  powerDef power_bitlines;power_bitlines267,8969
  powerDef power_bitlines;__anon7::power_bitlines267,8969
  powerDef power_sense_amps;power_sense_amps268,8996
  powerDef power_sense_amps;__anon7::power_sense_amps268,8996
  powerDef power_prechg_eq_drivers;power_prechg_eq_drivers269,9025
  powerDef power_prechg_eq_drivers;__anon7::power_prechg_eq_drivers269,9025
  powerDef power_output_drivers_at_subarray;power_output_drivers_at_subarray270,9061
  powerDef power_output_drivers_at_subarray;__anon7::power_output_drivers_at_subarray270,9061
  powerDef power_dataout_vertical_htree;power_dataout_vertical_htree271,9106
  powerDef power_dataout_vertical_htree;__anon7::power_dataout_vertical_htree271,9106
  powerDef power_comparators;power_comparators272,9147
  powerDef power_comparators;__anon7::power_comparators272,9147
  powerDef power_crossbar;power_crossbar273,9177
  powerDef power_crossbar;__anon7::power_crossbar273,9177
  powerDef total_power;total_power274,9204
  powerDef total_power;__anon7::total_power274,9204
  double area;area275,9228
  double area;__anon7::area275,9228
  double all_banks_height;all_banks_height276,9243
  double all_banks_height;__anon7::all_banks_height276,9243
  double all_banks_width;all_banks_width277,9270
  double all_banks_width;__anon7::all_banks_width277,9270
  double bank_height;bank_height278,9296
  double bank_height;__anon7::bank_height278,9296
  double bank_width;bank_width279,9318
  double bank_width;__anon7::bank_width279,9318
  double subarray_memory_cell_area_height;subarray_memory_cell_area_height280,9339
  double subarray_memory_cell_area_height;__anon7::subarray_memory_cell_area_height280,9339
  double subarray_memory_cell_area_width;subarray_memory_cell_area_width281,9382
  double subarray_memory_cell_area_width;__anon7::subarray_memory_cell_area_width281,9382
  double mat_height;mat_height282,9424
  double mat_height;__anon7::mat_height282,9424
  double mat_width;mat_width283,9445
  double mat_width;__anon7::mat_width283,9445
  double routing_area_height_within_bank;routing_area_height_within_bank284,9465
  double routing_area_height_within_bank;__anon7::routing_area_height_within_bank284,9465
  double routing_area_width_within_bank;routing_area_width_within_bank285,9507
  double routing_area_width_within_bank;__anon7::routing_area_width_within_bank285,9507
  double area_efficiency;area_efficiency286,9548
  double area_efficiency;__anon7::area_efficiency286,9548
  double refresh_power;refresh_power340,12189
  double refresh_power;__anon7::refresh_power340,12189
  double dram_refresh_period;dram_refresh_period341,12213
  double dram_refresh_period;__anon7::dram_refresh_period341,12213
  double dram_array_availability;dram_array_availability342,12243
  double dram_array_availability;__anon7::dram_array_availability342,12243
  double dyn_read_energy_from_closed_page;dyn_read_energy_from_closed_page343,12277
  double dyn_read_energy_from_closed_page;__anon7::dyn_read_energy_from_closed_page343,12277
  double dyn_read_energy_from_open_page;dyn_read_energy_from_open_page344,12320
  double dyn_read_energy_from_open_page;__anon7::dyn_read_energy_from_open_page344,12320
  double leak_power_subbank_closed_page;leak_power_subbank_closed_page345,12361
  double leak_power_subbank_closed_page;__anon7::leak_power_subbank_closed_page345,12361
  double leak_power_subbank_open_page;leak_power_subbank_open_page346,12402
  double leak_power_subbank_open_page;__anon7::leak_power_subbank_open_page346,12402
  double leak_power_request_and_reply_networks;leak_power_request_and_reply_networks347,12441
  double leak_power_request_and_reply_networks;__anon7::leak_power_request_and_reply_networks347,12441
  double activate_energy;activate_energy348,12489
  double activate_energy;__anon7::activate_energy348,12489
  double read_energy;read_energy349,12515
  double read_energy;__anon7::read_energy349,12515
  double write_energy;write_energy350,12537
  double write_energy;__anon7::write_energy350,12537
  double precharge_energy;precharge_energy351,12560
  double precharge_energy;__anon7::precharge_energy351,12560
} results_mem_array;results_mem_array352,12587
class uca_org_tuca_org_t355,12610
    mem_array * tag_array2;tag_array2358,12638
    mem_array * tag_array2;uca_org_t::tag_array2358,12638
    mem_array * data_array2;data_array2359,12666
    mem_array * data_array2;uca_org_t::data_array2359,12666
    double access_time;access_time360,12695
    double access_time;uca_org_t::access_time360,12695
    double cycle_time;cycle_time361,12719
    double cycle_time;uca_org_t::cycle_time361,12719
    double area;area362,12742
    double area;uca_org_t::area362,12742
    double area_efficiency;area_efficiency363,12759
    double area_efficiency;uca_org_t::area_efficiency363,12759
    powerDef power;power364,12787
    powerDef power;uca_org_t::power364,12787
    double leak_power_with_sleep_transistors_in_mats;leak_power_with_sleep_transistors_in_mats365,12807
    double leak_power_with_sleep_transistors_in_mats;uca_org_t::leak_power_with_sleep_transistors_in_mats365,12807
    double cache_ht;cache_ht366,12861
    double cache_ht;uca_org_t::cache_ht366,12861
    double cache_len;cache_len367,12882
    double cache_len;uca_org_t::cache_len367,12882
    char file_n[100];file_n368,12904
    char file_n[100];uca_org_t::file_n368,12904
    double vdd_periph_global;vdd_periph_global369,12926
    double vdd_periph_global;uca_org_t::vdd_periph_global369,12926
    bool valid;valid370,12956
    bool valid;uca_org_t::valid370,12956
    results_mem_array tag_array;tag_array371,12972
    results_mem_array tag_array;uca_org_t::tag_array371,12972
    results_mem_array data_array;data_array372,13005
    results_mem_array data_array;uca_org_t::data_array372,13005
    uca_org_t();uca_org_t374,13040
    uca_org_t();uca_org_t::uca_org_t374,13040
    void find_delay();find_delay375,13057
    void find_delay();uca_org_t::find_delay375,13057
    void find_energy();find_energy376,13080
    void find_energy();uca_org_t::find_energy376,13080
    void find_area();find_area377,13104
    void find_area();uca_org_t::find_area377,13104
    void find_cyc();find_cyc378,13126
    void find_cyc();uca_org_t::find_cyc378,13126
    void adjust_area();//for McPAT only to adjust routing overheadadjust_area379,13147
    void adjust_area();//for McPAT only to adjust routing overheaduca_org_t::adjust_area379,13147
    void cleanup();cleanup380,13214
    void cleanup();uca_org_t::cleanup380,13214
    ~uca_org_t(){};~uca_org_t381,13234
    ~uca_org_t(){};uca_org_t::~uca_org_t381,13234
void reconfigure(InputParameter *local_interface, uca_org_t *fin_res);reconfigure384,13258
uca_org_t cacti_interface(const string & infile_name);cacti_interface386,13330
uca_org_t cacti_interface(InputParameter * const local_interface);cacti_interface388,13428
uca_org_t init_interface(InputParameter * const local_interface);init_interface390,13538
uca_org_t cacti_interface(cacti_interface392,13647
uca_org_t cacti_interface(cacti_interface489,16622
class mem_arraymem_array545,18441
  int    Ndcm;Ndcm548,18469
  int    Ndcm;mem_array::Ndcm548,18469
  int    Ndwl;Ndwl549,18484
  int    Ndwl;mem_array::Ndwl549,18484
  int    Ndbl;Ndbl550,18499
  int    Ndbl;mem_array::Ndbl550,18499
  double Nspd;Nspd551,18514
  double Nspd;mem_array::Nspd551,18514
  int    deg_bl_muxing;deg_bl_muxing552,18529
  int    deg_bl_muxing;mem_array::deg_bl_muxing552,18529
  int    Ndsam_lev_1;Ndsam_lev_1553,18553
  int    Ndsam_lev_1;mem_array::Ndsam_lev_1553,18553
  int    Ndsam_lev_2;Ndsam_lev_2554,18575
  int    Ndsam_lev_2;mem_array::Ndsam_lev_2554,18575
  double access_time;access_time555,18597
  double access_time;mem_array::access_time555,18597
  double cycle_time;cycle_time556,18619
  double cycle_time;mem_array::cycle_time556,18619
  double multisubbank_interleave_cycle_time;multisubbank_interleave_cycle_time557,18640
  double multisubbank_interleave_cycle_time;mem_array::multisubbank_interleave_cycle_time557,18640
  double area_ram_cells;area_ram_cells558,18685
  double area_ram_cells;mem_array::area_ram_cells558,18685
  double area;area559,18710
  double area;mem_array::area559,18710
  powerDef power;power560,18725
  powerDef power;mem_array::power560,18725
  double delay_senseamp_mux_decoder;delay_senseamp_mux_decoder561,18743
  double delay_senseamp_mux_decoder;mem_array::delay_senseamp_mux_decoder561,18743
  double delay_before_subarray_output_driver;delay_before_subarray_output_driver562,18780
  double delay_before_subarray_output_driver;mem_array::delay_before_subarray_output_driver562,18780
  double delay_from_subarray_output_driver_to_output;delay_from_subarray_output_driver_to_output563,18826
  double delay_from_subarray_output_driver_to_output;mem_array::delay_from_subarray_output_driver_to_output563,18826
  double height;height564,18880
  double height;mem_array::height564,18880
  double width;width565,18897
  double width;mem_array::width565,18897
  double mat_height;mat_height567,18914
  double mat_height;mem_array::mat_height567,18914
  double mat_length;mat_length568,18935
  double mat_length;mem_array::mat_length568,18935
  double subarray_length;subarray_length569,18956
  double subarray_length;mem_array::subarray_length569,18956
  double subarray_height;subarray_height570,18982
  double subarray_height;mem_array::subarray_height570,18982
  double delay_route_to_bank,delay_route_to_bank572,19009
  double delay_route_to_bank,mem_array::delay_route_to_bank572,19009
         delay_input_htree,delay_input_htree573,19039
         delay_input_htree,mem_array::delay_input_htree573,19039
         delay_row_predecode_driver_and_block,delay_row_predecode_driver_and_block574,19067
         delay_row_predecode_driver_and_block,mem_array::delay_row_predecode_driver_and_block574,19067
         delay_row_decoder,delay_row_decoder575,19114
         delay_row_decoder,mem_array::delay_row_decoder575,19114
         delay_bitlines,delay_bitlines576,19142
         delay_bitlines,mem_array::delay_bitlines576,19142
         delay_sense_amp,delay_sense_amp577,19167
         delay_sense_amp,mem_array::delay_sense_amp577,19167
         delay_subarray_output_driver,delay_subarray_output_driver578,19193
         delay_subarray_output_driver,mem_array::delay_subarray_output_driver578,19193
         delay_dout_htree,delay_dout_htree579,19232
         delay_dout_htree,mem_array::delay_dout_htree579,19232
         delay_comparator,delay_comparator580,19259
         delay_comparator,mem_array::delay_comparator580,19259
         delay_matchlines;delay_matchlines581,19286
         delay_matchlines;mem_array::delay_matchlines581,19286
  double all_banks_height,all_banks_height583,19314
  double all_banks_height,mem_array::all_banks_height583,19314
         all_banks_width,all_banks_width584,19341
         all_banks_width,mem_array::all_banks_width584,19341
         area_efficiency;area_efficiency585,19367
         area_efficiency;mem_array::area_efficiency585,19367
  powerDef power_routing_to_bank;power_routing_to_bank587,19394
  powerDef power_routing_to_bank;mem_array::power_routing_to_bank587,19394
  powerDef power_addr_input_htree;power_addr_input_htree588,19428
  powerDef power_addr_input_htree;mem_array::power_addr_input_htree588,19428
  powerDef power_data_input_htree;power_data_input_htree589,19463
  powerDef power_data_input_htree;mem_array::power_data_input_htree589,19463
  powerDef power_data_output_htree;power_data_output_htree590,19498
  powerDef power_data_output_htree;mem_array::power_data_output_htree590,19498
  powerDef power_htree_in_search;power_htree_in_search591,19534
  powerDef power_htree_in_search;mem_array::power_htree_in_search591,19534
  powerDef power_htree_out_search;power_htree_out_search592,19568
  powerDef power_htree_out_search;mem_array::power_htree_out_search592,19568
  powerDef power_row_predecoder_drivers;power_row_predecoder_drivers593,19603
  powerDef power_row_predecoder_drivers;mem_array::power_row_predecoder_drivers593,19603
  powerDef power_row_predecoder_blocks;power_row_predecoder_blocks594,19644
  powerDef power_row_predecoder_blocks;mem_array::power_row_predecoder_blocks594,19644
  powerDef power_row_decoders;power_row_decoders595,19684
  powerDef power_row_decoders;mem_array::power_row_decoders595,19684
  powerDef power_bit_mux_predecoder_drivers;power_bit_mux_predecoder_drivers596,19715
  powerDef power_bit_mux_predecoder_drivers;mem_array::power_bit_mux_predecoder_drivers596,19715
  powerDef power_bit_mux_predecoder_blocks;power_bit_mux_predecoder_blocks597,19760
  powerDef power_bit_mux_predecoder_blocks;mem_array::power_bit_mux_predecoder_blocks597,19760
  powerDef power_bit_mux_decoders;power_bit_mux_decoders598,19804
  powerDef power_bit_mux_decoders;mem_array::power_bit_mux_decoders598,19804
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;power_senseamp_mux_lev_1_predecoder_drivers599,19839
  powerDef power_senseamp_mux_lev_1_predecoder_drivers;mem_array::power_senseamp_mux_lev_1_predecoder_drivers599,19839
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;power_senseamp_mux_lev_1_predecoder_blocks600,19895
  powerDef power_senseamp_mux_lev_1_predecoder_blocks;mem_array::power_senseamp_mux_lev_1_predecoder_blocks600,19895
  powerDef power_senseamp_mux_lev_1_decoders;power_senseamp_mux_lev_1_decoders601,19950
  powerDef power_senseamp_mux_lev_1_decoders;mem_array::power_senseamp_mux_lev_1_decoders601,19950
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;power_senseamp_mux_lev_2_predecoder_drivers602,19996
  powerDef power_senseamp_mux_lev_2_predecoder_drivers;mem_array::power_senseamp_mux_lev_2_predecoder_drivers602,19996
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;power_senseamp_mux_lev_2_predecoder_blocks603,20052
  powerDef power_senseamp_mux_lev_2_predecoder_blocks;mem_array::power_senseamp_mux_lev_2_predecoder_blocks603,20052
  powerDef power_senseamp_mux_lev_2_decoders;power_senseamp_mux_lev_2_decoders604,20107
  powerDef power_senseamp_mux_lev_2_decoders;mem_array::power_senseamp_mux_lev_2_decoders604,20107
  powerDef power_bitlines;power_bitlines605,20153
  powerDef power_bitlines;mem_array::power_bitlines605,20153
  powerDef power_sense_amps;power_sense_amps606,20180
  powerDef power_sense_amps;mem_array::power_sense_amps606,20180
  powerDef power_prechg_eq_drivers;power_prechg_eq_drivers607,20209
  powerDef power_prechg_eq_drivers;mem_array::power_prechg_eq_drivers607,20209
  powerDef power_output_drivers_at_subarray;power_output_drivers_at_subarray608,20245
  powerDef power_output_drivers_at_subarray;mem_array::power_output_drivers_at_subarray608,20245
  powerDef power_dataout_vertical_htree;power_dataout_vertical_htree609,20290
  powerDef power_dataout_vertical_htree;mem_array::power_dataout_vertical_htree609,20290
  powerDef power_comparators;power_comparators610,20331
  powerDef power_comparators;mem_array::power_comparators610,20331
  powerDef power_cam_bitline_precharge_eq_drv;power_cam_bitline_precharge_eq_drv612,20362
  powerDef power_cam_bitline_precharge_eq_drv;mem_array::power_cam_bitline_precharge_eq_drv612,20362
  powerDef power_searchline;power_searchline613,20409
  powerDef power_searchline;mem_array::power_searchline613,20409
  powerDef power_searchline_precharge;power_searchline_precharge614,20438
  powerDef power_searchline_precharge;mem_array::power_searchline_precharge614,20438
  powerDef power_matchlines;power_matchlines615,20477
  powerDef power_matchlines;mem_array::power_matchlines615,20477
  powerDef power_matchline_precharge;power_matchline_precharge616,20506
  powerDef power_matchline_precharge;mem_array::power_matchline_precharge616,20506
  powerDef power_matchline_to_wordline_drv;power_matchline_to_wordline_drv617,20544
  powerDef power_matchline_to_wordline_drv;mem_array::power_matchline_to_wordline_drv617,20544
  min_values_t *arr_min;arr_min619,20589
  min_values_t *arr_min;mem_array::arr_min619,20589
  enum Wire_type wt;wt620,20614
  enum Wire_type wt;mem_array::wt620,20614
  double activate_energy, read_energy, write_energy, precharge_energy,activate_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,mem_array::activate_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,read_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,mem_array::read_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,write_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,mem_array::write_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,precharge_energy623,20652
  double activate_energy, read_energy, write_energy, precharge_energy,mem_array::precharge_energy623,20652
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,refresh_power624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,mem_array::refresh_power624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,leak_power_subbank_closed_page624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,mem_array::leak_power_subbank_closed_page624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,leak_power_subbank_open_page624,20723
  refresh_power, leak_power_subbank_closed_page, leak_power_subbank_open_page,mem_array::leak_power_subbank_open_page624,20723
  leak_power_request_and_reply_networks;leak_power_request_and_reply_networks625,20802
  leak_power_request_and_reply_networks;mem_array::leak_power_request_and_reply_networks625,20802
  double precharge_delay;precharge_delay627,20844
  double precharge_delay;mem_array::precharge_delay627,20844
  static bool lt(const mem_array * m1, const mem_array * m2);lt629,20871
  static bool lt(const mem_array * m1, const mem_array * m2);mem_array::lt629,20871

gpuwattch/cacti/decoder.h,14012
#define __DECODER_H____DECODER_H__34,1885
class Decoder : public ComponentDecoder44,2014
    Decoder(Decoder47,2059
    Decoder(Decoder::Decoder47,2059
    bool   exist;exist57,2298
    bool   exist;Decoder::exist57,2298
    int    num_in_signals;num_in_signals58,2316
    int    num_in_signals;Decoder::num_in_signals58,2316
    double C_ld_dec_out;C_ld_dec_out59,2343
    double C_ld_dec_out;Decoder::C_ld_dec_out59,2343
    double R_wire_dec_out;R_wire_dec_out60,2368
    double R_wire_dec_out;Decoder::R_wire_dec_out60,2368
    int    num_gates;num_gates61,2395
    int    num_gates;Decoder::num_gates61,2395
    int    num_gates_min;num_gates_min62,2417
    int    num_gates_min;Decoder::num_gates_min62,2417
    double w_dec_n[MAX_NUMBER_GATES_STAGE];w_dec_n63,2443
    double w_dec_n[MAX_NUMBER_GATES_STAGE];Decoder::w_dec_n63,2443
    double w_dec_p[MAX_NUMBER_GATES_STAGE];w_dec_p64,2487
    double w_dec_p[MAX_NUMBER_GATES_STAGE];Decoder::w_dec_p64,2487
    double delay;delay65,2531
    double delay;Decoder::delay65,2531
    bool   fully_assoc;fully_assoc67,2571
    bool   fully_assoc;Decoder::fully_assoc67,2571
    bool   is_dram;is_dram68,2595
    bool   is_dram;Decoder::is_dram68,2595
    bool   is_wl_tr;is_wl_tr69,2615
    bool   is_wl_tr;Decoder::is_wl_tr69,2615
    const  Area & cell;cell70,2636
    const  Area & cell;Decoder::cell70,2636
    void   compute_widths();compute_widths73,2662
    void   compute_widths();Decoder::compute_widths73,2662
    void   compute_area();compute_area74,2691
    void   compute_area();Decoder::compute_area74,2691
    double compute_delays(double inrisetime);  // return outrisetimecompute_delays75,2718
    double compute_delays(double inrisetime);  // return outrisetimeDecoder::compute_delays75,2718
    void leakage_feedback(double temperature);leakage_feedback77,2788
    void leakage_feedback(double temperature);Decoder::leakage_feedback77,2788
class PredecBlk : public ComponentPredecBlk82,2841
  PredecBlk(PredecBlk85,2887
  PredecBlk(PredecBlk::PredecBlk85,2887
  Decoder * dec;dec94,3100
  Decoder * dec;PredecBlk::dec94,3100
  bool exist;exist95,3117
  bool exist;PredecBlk::exist95,3117
  int number_input_addr_bits;number_input_addr_bits96,3131
  int number_input_addr_bits;PredecBlk::number_input_addr_bits96,3131
  double C_ld_predec_blk_out;C_ld_predec_blk_out97,3161
  double C_ld_predec_blk_out;PredecBlk::C_ld_predec_blk_out97,3161
  double R_wire_predec_blk_out;R_wire_predec_blk_out98,3191
  double R_wire_predec_blk_out;PredecBlk::R_wire_predec_blk_out98,3191
  int branch_effort_nand2_gate_output;branch_effort_nand2_gate_output99,3223
  int branch_effort_nand2_gate_output;PredecBlk::branch_effort_nand2_gate_output99,3223
  int branch_effort_nand3_gate_output;branch_effort_nand3_gate_output100,3262
  int branch_effort_nand3_gate_output;PredecBlk::branch_effort_nand3_gate_output100,3262
  bool   flag_two_unique_paths;flag_two_unique_paths101,3301
  bool   flag_two_unique_paths;PredecBlk::flag_two_unique_paths101,3301
  int flag_L2_gate;flag_L2_gate102,3333
  int flag_L2_gate;PredecBlk::flag_L2_gate102,3333
  int number_inputs_L1_gate;number_inputs_L1_gate103,3353
  int number_inputs_L1_gate;PredecBlk::number_inputs_L1_gate103,3353
  int number_gates_L1_nand2_path;number_gates_L1_nand2_path104,3382
  int number_gates_L1_nand2_path;PredecBlk::number_gates_L1_nand2_path104,3382
  int number_gates_L1_nand3_path;number_gates_L1_nand3_path105,3416
  int number_gates_L1_nand3_path;PredecBlk::number_gates_L1_nand3_path105,3416
  int number_gates_L2;number_gates_L2106,3450
  int number_gates_L2;PredecBlk::number_gates_L2106,3450
  int min_number_gates_L1;min_number_gates_L1107,3473
  int min_number_gates_L1;PredecBlk::min_number_gates_L1107,3473
  int min_number_gates_L2;min_number_gates_L2108,3500
  int min_number_gates_L2;PredecBlk::min_number_gates_L2108,3500
  int num_L1_active_nand2_path;num_L1_active_nand2_path109,3527
  int num_L1_active_nand2_path;PredecBlk::num_L1_active_nand2_path109,3527
  int num_L1_active_nand3_path;num_L1_active_nand3_path110,3559
  int num_L1_active_nand3_path;PredecBlk::num_L1_active_nand3_path110,3559
  double w_L1_nand2_n[MAX_NUMBER_GATES_STAGE];w_L1_nand2_n111,3591
  double w_L1_nand2_n[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L1_nand2_n111,3591
  double w_L1_nand2_p[MAX_NUMBER_GATES_STAGE];w_L1_nand2_p112,3638
  double w_L1_nand2_p[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L1_nand2_p112,3638
  double w_L1_nand3_n[MAX_NUMBER_GATES_STAGE];w_L1_nand3_n113,3685
  double w_L1_nand3_n[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L1_nand3_n113,3685
  double w_L1_nand3_p[MAX_NUMBER_GATES_STAGE];w_L1_nand3_p114,3732
  double w_L1_nand3_p[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L1_nand3_p114,3732
  double w_L2_n[MAX_NUMBER_GATES_STAGE];w_L2_n115,3779
  double w_L2_n[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L2_n115,3779
  double w_L2_p[MAX_NUMBER_GATES_STAGE];w_L2_p116,3820
  double w_L2_p[MAX_NUMBER_GATES_STAGE];PredecBlk::w_L2_p116,3820
  double delay_nand2_path;delay_nand2_path117,3861
  double delay_nand2_path;PredecBlk::delay_nand2_path117,3861
  double delay_nand3_path;delay_nand3_path118,3888
  double delay_nand3_path;PredecBlk::delay_nand3_path118,3888
  powerDef power_nand2_path;power_nand2_path119,3915
  powerDef power_nand2_path;PredecBlk::power_nand2_path119,3915
  powerDef power_nand3_path;power_nand3_path120,3944
  powerDef power_nand3_path;PredecBlk::power_nand3_path120,3944
  powerDef power_L2;power_L2121,3973
  powerDef power_L2;PredecBlk::power_L2121,3973
  bool is_dram_;is_dram_123,3995
  bool is_dram_;PredecBlk::is_dram_123,3995
  void compute_widths();compute_widths125,4013
  void compute_widths();PredecBlk::compute_widths125,4013
  void compute_area();compute_area126,4038
  void compute_area();PredecBlk::compute_area126,4038
  void leakage_feedback(double temperature);leakage_feedback128,4062
  void leakage_feedback(double temperature);PredecBlk::leakage_feedback128,4062
  pair<double, double> compute_delays(pair<double, double> inrisetime); // <nand2, nand3>compute_delays130,4110
  pair<double, double> compute_delays(pair<double, double> inrisetime); // <nand2, nand3>PredecBlk::compute_delays130,4110
class PredecBlkDrv : public ComponentPredecBlkDrv135,4248
  PredecBlkDrv(PredecBlkDrv138,4297
  PredecBlkDrv(PredecBlkDrv::PredecBlkDrv138,4297
  int flag_driver_exists;flag_driver_exists143,4384
  int flag_driver_exists;PredecBlkDrv::flag_driver_exists143,4384
  int number_input_addr_bits;number_input_addr_bits144,4410
  int number_input_addr_bits;PredecBlkDrv::number_input_addr_bits144,4410
  int number_gates_nand2_path;number_gates_nand2_path145,4440
  int number_gates_nand2_path;PredecBlkDrv::number_gates_nand2_path145,4440
  int number_gates_nand3_path;number_gates_nand3_path146,4471
  int number_gates_nand3_path;PredecBlkDrv::number_gates_nand3_path146,4471
  int min_number_gates;min_number_gates147,4502
  int min_number_gates;PredecBlkDrv::min_number_gates147,4502
  int num_buffers_driving_1_nand2_load;num_buffers_driving_1_nand2_load148,4526
  int num_buffers_driving_1_nand2_load;PredecBlkDrv::num_buffers_driving_1_nand2_load148,4526
  int num_buffers_driving_2_nand2_load;num_buffers_driving_2_nand2_load149,4566
  int num_buffers_driving_2_nand2_load;PredecBlkDrv::num_buffers_driving_2_nand2_load149,4566
  int num_buffers_driving_4_nand2_load;num_buffers_driving_4_nand2_load150,4606
  int num_buffers_driving_4_nand2_load;PredecBlkDrv::num_buffers_driving_4_nand2_load150,4606
  int num_buffers_driving_2_nand3_load;num_buffers_driving_2_nand3_load151,4646
  int num_buffers_driving_2_nand3_load;PredecBlkDrv::num_buffers_driving_2_nand3_load151,4646
  int num_buffers_driving_8_nand3_load;num_buffers_driving_8_nand3_load152,4686
  int num_buffers_driving_8_nand3_load;PredecBlkDrv::num_buffers_driving_8_nand3_load152,4686
  int num_buffers_nand3_path;num_buffers_nand3_path153,4726
  int num_buffers_nand3_path;PredecBlkDrv::num_buffers_nand3_path153,4726
  double c_load_nand2_path_out;c_load_nand2_path_out154,4756
  double c_load_nand2_path_out;PredecBlkDrv::c_load_nand2_path_out154,4756
  double c_load_nand3_path_out;c_load_nand3_path_out155,4788
  double c_load_nand3_path_out;PredecBlkDrv::c_load_nand3_path_out155,4788
  double r_load_nand2_path_out;r_load_nand2_path_out156,4820
  double r_load_nand2_path_out;PredecBlkDrv::r_load_nand2_path_out156,4820
  double r_load_nand3_path_out;r_load_nand3_path_out157,4852
  double r_load_nand3_path_out;PredecBlkDrv::r_load_nand3_path_out157,4852
  double width_nand2_path_n[MAX_NUMBER_GATES_STAGE];width_nand2_path_n158,4884
  double width_nand2_path_n[MAX_NUMBER_GATES_STAGE];PredecBlkDrv::width_nand2_path_n158,4884
  double width_nand2_path_p[MAX_NUMBER_GATES_STAGE];width_nand2_path_p159,4937
  double width_nand2_path_p[MAX_NUMBER_GATES_STAGE];PredecBlkDrv::width_nand2_path_p159,4937
  double width_nand3_path_n[MAX_NUMBER_GATES_STAGE];width_nand3_path_n160,4990
  double width_nand3_path_n[MAX_NUMBER_GATES_STAGE];PredecBlkDrv::width_nand3_path_n160,4990
  double width_nand3_path_p[MAX_NUMBER_GATES_STAGE];width_nand3_path_p161,5043
  double width_nand3_path_p[MAX_NUMBER_GATES_STAGE];PredecBlkDrv::width_nand3_path_p161,5043
  double delay_nand2_path;delay_nand2_path162,5096
  double delay_nand2_path;PredecBlkDrv::delay_nand2_path162,5096
  double delay_nand3_path;delay_nand3_path163,5123
  double delay_nand3_path;PredecBlkDrv::delay_nand3_path163,5123
  powerDef power_nand2_path;power_nand2_path164,5150
  powerDef power_nand2_path;PredecBlkDrv::power_nand2_path164,5150
  powerDef power_nand3_path;power_nand3_path165,5179
  powerDef power_nand3_path;PredecBlkDrv::power_nand3_path165,5179
  PredecBlk * blk;blk167,5209
  PredecBlk * blk;PredecBlkDrv::blk167,5209
  Decoder   * dec;dec168,5228
  Decoder   * dec;PredecBlkDrv::dec168,5228
  bool  is_dram_;is_dram_169,5247
  bool  is_dram_;PredecBlkDrv::is_dram_169,5247
  int   way_select;way_select170,5265
  int   way_select;PredecBlkDrv::way_select170,5265
  void compute_widths();compute_widths172,5286
  void compute_widths();PredecBlkDrv::compute_widths172,5286
  void compute_area();compute_area173,5311
  void compute_area();PredecBlkDrv::compute_area173,5311
  void leakage_feedback(double temperature);leakage_feedback175,5337
  void leakage_feedback(double temperature);PredecBlkDrv::leakage_feedback175,5337
  pair<double, double> compute_delays(compute_delays178,5386
  pair<double, double> compute_delays(PredecBlkDrv::compute_delays178,5386
  inline int num_addr_bits_nand2_path()num_addr_bits_nand2_path182,5541
  inline int num_addr_bits_nand2_path()PredecBlkDrv::num_addr_bits_nand2_path182,5541
  inline int num_addr_bits_nand3_path()num_addr_bits_nand3_path188,5726
  inline int num_addr_bits_nand3_path()PredecBlkDrv::num_addr_bits_nand3_path188,5726
  double get_rdOp_dynamic_E(int num_act_mats_hor_dir);get_rdOp_dynamic_E193,5865
  double get_rdOp_dynamic_E(int num_act_mats_hor_dir);PredecBlkDrv::get_rdOp_dynamic_E193,5865
class Predec : public ComponentPredec198,5926
    Predec(Predec201,5970
    Predec(Predec::Predec201,5970
    double compute_delays(double inrisetime);  // return outrisetimecompute_delays205,6042
    double compute_delays(double inrisetime);  // return outrisetimePredec::compute_delays205,6042
    void leakage_feedback(double temperature);leakage_feedback207,6112
    void leakage_feedback(double temperature);Predec::leakage_feedback207,6112
    PredecBlk    * blk1;blk1208,6159
    PredecBlk    * blk1;Predec::blk1208,6159
    PredecBlk    * blk2;blk2209,6184
    PredecBlk    * blk2;Predec::blk2209,6184
    PredecBlkDrv * drv1;drv1210,6209
    PredecBlkDrv * drv1;Predec::drv1210,6209
    PredecBlkDrv * drv2;drv2211,6234
    PredecBlkDrv * drv2;Predec::drv2211,6234
    powerDef block_power;block_power213,6260
    powerDef block_power;Predec::block_power213,6260
    powerDef driver_power;driver_power214,6286
    powerDef driver_power;Predec::driver_power214,6286
    pair<double, double> get_max_delay_before_decoder(get_max_delay_before_decoder218,6358
    pair<double, double> get_max_delay_before_decoder(Predec::get_max_delay_before_decoder218,6358
class Driver : public ComponentDriver225,6504
  Driver(double c_gate_load_, double c_wire_load_, double r_wire_load_, bool is_dram);Driver228,6547
  Driver(double c_gate_load_, double c_wire_load_, double r_wire_load_, bool is_dram);Driver::Driver228,6547
  int    number_gates;number_gates230,6635
  int    number_gates;Driver::number_gates230,6635
  int    min_number_gates;min_number_gates231,6658
  int    min_number_gates;Driver::min_number_gates231,6658
  double width_n[MAX_NUMBER_GATES_STAGE];width_n232,6685
  double width_n[MAX_NUMBER_GATES_STAGE];Driver::width_n232,6685
  double width_p[MAX_NUMBER_GATES_STAGE];width_p233,6727
  double width_p[MAX_NUMBER_GATES_STAGE];Driver::width_p233,6727
  double c_gate_load;c_gate_load234,6769
  double c_gate_load;Driver::c_gate_load234,6769
  double c_wire_load;c_wire_load235,6791
  double c_wire_load;Driver::c_wire_load235,6791
  double r_wire_load;r_wire_load236,6813
  double r_wire_load;Driver::r_wire_load236,6813
  double delay;delay237,6835
  double delay;Driver::delay237,6835
  powerDef power;power238,6851
  powerDef power;Driver::power238,6851
  bool   is_dram_;is_dram_239,6869
  bool   is_dram_;Driver::is_dram_239,6869
  void   compute_widths();compute_widths241,6889
  void   compute_widths();Driver::compute_widths241,6889
  double compute_delay(double inrisetime);compute_delay242,6916
  double compute_delay(double inrisetime);Driver::compute_delay242,6916

gpuwattch/cacti/Ucache.cc,1474
const uint32_t nthreads = NTHREADS;nthreads55,2211
void min_values_t::update_min_values(const min_values_t * val)update_min_values58,2249
void min_values_t::update_min_values(const min_values_t * val)min_values_t::update_min_values58,2249
void min_values_t::update_min_values(const uca_org_t & res)update_min_values69,2682
void min_values_t::update_min_values(const uca_org_t & res)min_values_t::update_min_values69,2682
void min_values_t::update_min_values(const nuca_org_t * res)update_min_values78,3146
void min_values_t::update_min_values(const nuca_org_t * res)min_values_t::update_min_values78,3146
void min_values_t::update_min_values(const mem_array * res)update_min_values87,3721
void min_values_t::update_min_values(const mem_array * res)min_values_t::update_min_values87,3721
void * calc_time_mt_wrapper(void * void_obj)calc_time_mt_wrapper98,4197
bool calculate_time(calculate_time232,8458
bool check_uca_org(uca_org_t & u, min_values_t *minval)check_uca_org450,20279
bool check_mem_org(mem_array & u, const min_values_t *minval)check_mem_org474,20948
void find_optimal_uca(uca_org_t *res, min_values_t * minval, list<uca_org_t> & ulist)find_optimal_uca501,21626
void filter_tag_arr(const min_values_t * min, list<mem_array *> & list)filter_tag_arr586,23884
void filter_data_arr(list<mem_array *> & curr_list)filter_data_arr643,25213
void solve(uca_org_t *fin_res)solve684,26396
void update(uca_org_t *fin_res)update884,31634

gpuwattch/cacti/const.h,5484
#define __CONST_H____CONST_H__33,1882
const int ADDRESS_BITS = 42;ADDRESS_BITS55,2312
const int EXTRA_TAG_BITS = 5;EXTRA_TAG_BITS60,2580
const unsigned int MAXDATAN     = 512;      // maximum for Ndwl and NdblMAXDATAN64,2653
const unsigned int MAXSUBARRAYS = 1048576;  // maximum subarrays for data and tag arraysMAXSUBARRAYS65,2726
const unsigned int MAXDATASPD   = 256;      // maximum for NspdMAXDATASPD66,2815
const unsigned int MAX_COL_MUX  = 256;MAX_COL_MUX67,2879
#define ROUTER_TYPES ROUTER_TYPES71,2921
#define WIRE_TYPES WIRE_TYPES72,2944
const double Cpolywire = 0;Cpolywire74,2966
#define VTHFA1 VTHFA179,3095
#define VTHFA2 VTHFA280,3124
#define VTHFA3 VTHFA381,3153
#define VTHFA4 VTHFA482,3182
#define VTHFA5 VTHFA583,3211
#define VTHFA6 VTHFA684,3240
#define VSINV VSINV85,3269
#define VTHCOMPINV VTHCOMPINV86,3298
#define VTHMUXNAND VTHMUXNAND87,3327
#define VTHEVALINV VTHEVALINV88,3399
#define VTHSENSEEXTDRV VTHSENSEEXTDRV89,3428
const double WmuxdrvNANDn = 0;WmuxdrvNANDn94,3641
const double WmuxdrvNANDp = 0;WmuxdrvNANDp95,3672
#define BIGNUM BIGNUM103,3851
#define INF INF104,3871
#define MAX(MAX105,3891
#define MIN(MIN106,3928
#define RISE RISE109,4016
#define FALL FALL110,4031
#define NCH NCH111,4046
#define PCH PCH112,4061
#define EPSILON EPSILON115,4078
#define EPSILON2 EPSILON2131,5207
#define EPSILON3 EPSILON3132,5228
#define MINSUBARRAYROWS MINSUBARRAYROWS135,5251
#define MAXSUBARRAYROWS MAXSUBARRAYROWS138,5546
#define MINSUBARRAYCOLS MINSUBARRAYCOLS140,5697
#define MAXSUBARRAYCOLS MAXSUBARRAYCOLS141,5723
#define INV INV144,5756
#define NOR NOR145,5770
#define NAND NAND146,5784
#define NUMBER_TECH_FLAVORS NUMBER_TECH_FLAVORS149,5801
#define NUMBER_INTERCONNECT_PROJECTION_TYPES NUMBER_INTERCONNECT_PROJECTION_TYPES151,5832
#define NUMBER_WIRE_TYPES NUMBER_WIRE_TYPES153,5968
const int dram_cell_tech_flavor = 3;dram_cell_tech_flavor157,6084
#define VBITSENSEMIN VBITSENSEMIN160,6123
#define fopt fopt162,6204
#define INPUT_WIRE_TO_INPUT_GATE_CAP_RATIO INPUT_WIRE_TO_INPUT_GATE_CAP_RATIO164,6222
#define BUFFER_SEPARATION_LENGTH_MULTIPLIER BUFFER_SEPARATION_LENGTH_MULTIPLIER165,6267
#define NUMBER_MATS_PER_REDUNDANT_MAT NUMBER_MATS_PER_REDUNDANT_MAT166,6313
#define NUMBER_STACKED_DIE_LAYERS NUMBER_STACKED_DIE_LAYERS168,6354
#define STACKED_DIE_LAYER_ALLOTED_AREA_mm2 STACKED_DIE_LAYER_ALLOTED_AREA_mm2172,6488
#define MAX_PERCENT_AWAY_FROM_ALLOTED_AREA MAX_PERCENT_AWAY_FROM_ALLOTED_AREA176,6667
#define MIN_AREA_EFFICIENCY MIN_AREA_EFFICIENCY180,6827
#define STACKED_DIE_LAYER_ASPECT_RATIO STACKED_DIE_LAYER_ASPECT_RATIO184,6950
#define MAX_PERCENT_AWAY_FROM_ASPECT_RATIO MAX_PERCENT_AWAY_FROM_ASPECT_RATIO188,7083
#define TARGET_CYCLE_TIME_ns TARGET_CYCLE_TIME_ns192,7242
#define NUMBER_PIPELINE_STAGES NUMBER_PIPELINE_STAGES194,7283
#define LENGTH_INTERCONNECT_FROM_BANK_TO_CROSSBAR LENGTH_INTERCONNECT_FROM_BANK_TO_CROSSBAR198,7406
#define IS_CROSSBAR IS_CROSSBAR200,7482
#define NUMBER_INPUT_PORTS_CROSSBAR NUMBER_INPUT_PORTS_CROSSBAR201,7504
#define NUMBER_OUTPUT_PORTS_CROSSBAR NUMBER_OUTPUT_PORTS_CROSSBAR202,7542
#define NUMBER_SIGNALS_PER_PORT_CROSSBAR NUMBER_SIGNALS_PER_PORT_CROSSBAR203,7581
#define MAT_LEAKAGE_REDUCTION_DUE_TO_SLEEP_TRANSISTORS_FACTOR MAT_LEAKAGE_REDUCTION_DUE_TO_SLEEP_TRANSISTORS_FACTOR206,7628
#define LEAKAGE_REDUCTION_DUE_TO_LONG_CHANNEL_HP_TRANSISTORS_FACTOR LEAKAGE_REDUCTION_DUE_TO_LONG_CHANNEL_HP_TRANSISTORS_FACTOR207,7692
#define PAGE_MODE PAGE_MODE209,7763
#define MAIN_MEM_PER_CHIP_STANDBY_CURRENT_mA MAIN_MEM_PER_CHIP_STANDBY_CURRENT_mA211,7784
const double VDD_STORAGE_LOSS_FRACTION_WORST = 0.125;VDD_STORAGE_LOSS_FRACTION_WORST217,8056
const double CU_RESISTIVITY = 0.022; //ohm-micronCU_RESISTIVITY218,8110
const double BULK_CU_RESISTIVITY = 0.018; //ohm-micronBULK_CU_RESISTIVITY219,8160
const double PERMITTIVITY_FREE_SPACE = 8.854e-18; //F/micronPERMITTIVITY_FREE_SPACE220,8215
const static uint32_t sram_num_cells_wl_stitching_ = 16;sram_num_cells_wl_stitching_222,8277
const static uint32_t dram_num_cells_wl_stitching_ = 64;dram_num_cells_wl_stitching_223,8334
const static uint32_t comm_dram_num_cells_wl_stitching_ = 256;comm_dram_num_cells_wl_stitching_224,8391
const static double num_bits_per_ecc_b_          = 8.0;num_bits_per_ecc_b_225,8454
const double    bit_to_byte  = 8.0;bit_to_byte227,8511
#define MAX_NUMBER_GATES_STAGE MAX_NUMBER_GATES_STAGE229,8548
#define MAX_NUMBER_HTREE_NODES MAX_NUMBER_HTREE_NODES230,8582
#define NAND2_LEAK_STACK_FACTOR NAND2_LEAK_STACK_FACTOR231,8616
#define NAND3_LEAK_STACK_FACTOR NAND3_LEAK_STACK_FACTOR232,8652
#define NOR2_LEAK_STACK_FACTOR NOR2_LEAK_STACK_FACTOR233,8688
#define INV_LEAK_STACK_FACTOR INV_LEAK_STACK_FACTOR234,8723
#define MAX_NUMBER_ARRAY_PARTITIONS MAX_NUMBER_ARRAY_PARTITIONS235,8758
enum ram_cell_tech_type_numram_cell_tech_type_num252,9097
  itrs_hp   = 0,itrs_hp254,9127
  itrs_lstp = 1,itrs_lstp255,9144
  itrs_lop  = 2,itrs_lop256,9161
  lp_dram   = 3,lp_dram257,9178
  comm_dram = 4comm_dram258,9195
const double pppm[4]      = {1,1,1,1};pppm261,9215
const double pppm_lkg[4]  = {0,1,1,0};pppm_lkg262,9254
const double pppm_dyn[4]  = {1,0,0,0};pppm_dyn263,9293
const double pppm_Isub[4] = {0,1,0,0};pppm_Isub264,9332
const double pppm_Ig[4]   = {0,0,1,0};pppm_Ig265,9371
const double pppm_sc[4]   = {0,0,0,1};pppm_sc266,9410

gpuwattch/cacti/main.cc,45
int main(int argc,char *argv[])main38,1922

gpuwattch/cacti/cacti.mk,965
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/gpuwattch/cactiOUTPUT_DIR2,1
TARGET = cactiTARGET3,49
SHELL = /bin/shSHELL4,64
  NTHREADS = 8NTHREADS9,140
LIBS = LIBS13,163
INCS = -lmINCS14,171
  DBG = -Wall DBG17,201
  OPT = -ggdb -g -O0 -DNTHREADS=1  -gstabs+OPT18,216
  DBG = DBG20,265
  OPT = -O3 -msse2 -mfpmath=sse -DNTHREADS=$(NTHREADS)OPT21,274
CXXFLAGS = -Wno-unknown-pragmas $(DBG) $(OPT) CXXFLAGS25,399
	CXX = g++ -m64CXX28,484
	CC  = gcc -m64CC29,500
	CXX = g++ -m32CXX31,522
	CC  = gcc -m32CC32,538
SRCS  = area.cc bank.cc mat.cc main.cc Ucache.cc io.cc technology.cc basic_circuit.cc parameter.cc \SRCS36,563
OBJS = $(patsubst %.cc,$(OUTPUT_DIR)/%.o,$(SRCS))OBJS40,793
PYTHONLIB_SRCS = $(patsubst main.cc, ,$(SRCS)) $(OUTPUT_DIR)/cacti_wrap.ccPYTHONLIB_SRCS41,843
PYTHONLIB_OBJS = $(patsubst %.cc,%.o,$(PYTHONLIB_SRCS)) PYTHONLIB_OBJS42,918
INCLUDES       = -I /usr/include/python2.4 -I /usr/lib/python2.4/configINCLUDES43,975

gpuwattch/cacti/component.h,1608
#define __COMPONENT_H____COMPONENT_H__35,1888
class ComponentComponent45,2006
    Component();Component48,2034
    Component();Component::Component48,2034
    ~Component();~Component49,2051
    ~Component();Component::~Component49,2051
    Area area;area51,2070
    Area area;Component::area51,2070
    powerDef power,rt_power;power52,2085
    powerDef power,rt_power;Component::power52,2085
    powerDef power,rt_power;rt_power52,2085
    powerDef power,rt_power;Component::rt_power52,2085
    double delay;delay53,2114
    double delay;Component::delay53,2114
    double cycle_time;cycle_time54,2132
    double cycle_time;Component::cycle_time54,2132
    double compute_gate_area(compute_gate_area56,2156
    double compute_gate_area(Component::compute_gate_area56,2156
    double compute_tr_width_after_folding(double input_width, double threshold_folding_width);compute_tr_width_after_folding63,2304
    double compute_tr_width_after_folding(double input_width, double threshold_folding_width);Component::compute_tr_width_after_folding63,2304
    double height_sense_amplifier(double pitch_sense_amp);height_sense_amplifier64,2399
    double height_sense_amplifier(double pitch_sense_amp);Component::height_sense_amplifier64,2399
    int logical_effort(logical_effort67,2472
    int logical_effort(Component::logical_effort67,2472
    double compute_diffusion_width(int num_stacked_in, int num_folded_tr);compute_diffusion_width80,2752
    double compute_diffusion_width(int num_stacked_in, int num_folded_tr);Component::compute_diffusion_width80,2752

gpuwattch/cacti/subarray.h,2339
#define __SUBARRAY_H____SUBARRAY_H__35,1887
class Subarray : public ComponentSubarray44,1999
    Subarray(const DynamicParameter & dp, bool is_fa_);Subarray47,2045
    Subarray(const DynamicParameter & dp, bool is_fa_);Subarray::Subarray47,2045
    ~Subarray();~Subarray48,2101
    ~Subarray();Subarray::~Subarray48,2101
    const DynamicParameter & dp;dp50,2119
    const DynamicParameter & dp;Subarray::dp50,2119
    double  get_total_cell_area();get_total_cell_area51,2152
    double  get_total_cell_area();Subarray::get_total_cell_area51,2152
    unsigned int num_rows;num_rows52,2187
    unsigned int num_rows;Subarray::num_rows52,2187
    unsigned int num_cols;num_cols53,2214
    unsigned int num_cols;Subarray::num_cols53,2214
    int32_t num_cols_fa_cam;num_cols_fa_cam54,2241
    int32_t num_cols_fa_cam;Subarray::num_cols_fa_cam54,2241
    int32_t num_cols_fa_ram;num_cols_fa_ram55,2270
    int32_t num_cols_fa_ram;Subarray::num_cols_fa_ram55,2270
    Area    cell, cam_cell;cell56,2299
    Area    cell, cam_cell;Subarray::cell56,2299
    Area    cell, cam_cell;cam_cell56,2299
    Area    cell, cam_cell;Subarray::cam_cell56,2299
    bool    is_fa;is_fa58,2328
    bool    is_fa;Subarray::is_fa58,2328
    double  C_wl, C_wl_cam, C_wl_ram;C_wl59,2347
    double  C_wl, C_wl_cam, C_wl_ram;Subarray::C_wl59,2347
    double  C_wl, C_wl_cam, C_wl_ram;C_wl_cam59,2347
    double  C_wl, C_wl_cam, C_wl_ram;Subarray::C_wl_cam59,2347
    double  C_wl, C_wl_cam, C_wl_ram;C_wl_ram59,2347
    double  C_wl, C_wl_cam, C_wl_ram;Subarray::C_wl_ram59,2347
    double  R_wl, R_wl_cam, R_wl_ram;R_wl60,2385
    double  R_wl, R_wl_cam, R_wl_ram;Subarray::R_wl60,2385
    double  R_wl, R_wl_cam, R_wl_ram;R_wl_cam60,2385
    double  R_wl, R_wl_cam, R_wl_ram;Subarray::R_wl_cam60,2385
    double  R_wl, R_wl_cam, R_wl_ram;R_wl_ram60,2385
    double  R_wl, R_wl_cam, R_wl_ram;Subarray::R_wl_ram60,2385
    double  C_bl, C_bl_cam;C_bl61,2423
    double  C_bl, C_bl_cam;Subarray::C_bl61,2423
    double  C_bl, C_bl_cam;C_bl_cam61,2423
    double  C_bl, C_bl_cam;Subarray::C_bl_cam61,2423
    void compute_C();  // compute bitline and wordline capacitancecompute_C64,2463
    void compute_C();  // compute bitline and wordline capacitanceSubarray::compute_C64,2463

gpuwattch/cacti/arbiter.h,3112
#define __ARBITER____ARBITER__33,1882
class MCPAT_Arbiter : public ComponentMCPAT_Arbiter44,2081
    MCPAT_Arbiter(MCPAT_Arbiter47,2132
    MCPAT_Arbiter(MCPAT_Arbiter::MCPAT_Arbiter47,2132
    ~MCPAT_Arbiter();~MCPAT_Arbiter52,2282
    ~MCPAT_Arbiter();MCPAT_Arbiter::~MCPAT_Arbiter52,2282
    void print_arbiter();print_arbiter54,2305
    void print_arbiter();MCPAT_Arbiter::print_arbiter54,2305
    double arb_req();arb_req55,2331
    double arb_req();MCPAT_Arbiter::arb_req55,2331
    double arb_pri();arb_pri56,2353
    double arb_pri();MCPAT_Arbiter::arb_pri56,2353
    double arb_grant();arb_grant57,2375
    double arb_grant();MCPAT_Arbiter::arb_grant57,2375
    double arb_int();arb_int58,2399
    double arb_int();MCPAT_Arbiter::arb_int58,2399
    void compute_power();compute_power59,2421
    void compute_power();MCPAT_Arbiter::compute_power59,2421
    double Cw3(double len);Cw360,2447
    double Cw3(double len);MCPAT_Arbiter::Cw360,2447
    double crossbar_ctrline();crossbar_ctrline61,2475
    double crossbar_ctrline();MCPAT_Arbiter::crossbar_ctrline61,2475
    double transmission_buf_ctrcap();transmission_buf_ctrcap62,2506
    double transmission_buf_ctrcap();MCPAT_Arbiter::transmission_buf_ctrcap62,2506
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::NTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::PTn167,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::NTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::PTn267,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;R67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::R67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;PTi67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::PTi67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;NTi67,2558
    double NTn1, PTn1, NTn2, PTn2, R, PTi, NTi;MCPAT_Arbiter::NTi67,2558
    double flit_size;flit_size68,2606
    double flit_size;MCPAT_Arbiter::flit_size68,2606
    double NTtr, PTtr;NTtr69,2628
    double NTtr, PTtr;MCPAT_Arbiter::NTtr69,2628
    double NTtr, PTtr;PTtr69,2628
    double NTtr, PTtr;MCPAT_Arbiter::PTtr69,2628
    double o_len;o_len70,2651
    double o_len;MCPAT_Arbiter::o_len70,2651
    TechnologyParameter::DeviceType *deviceType;deviceType71,2669
    TechnologyParameter::DeviceType *deviceType;MCPAT_Arbiter::deviceType71,2669
    double TriS1, TriS2;TriS172,2718
    double TriS1, TriS2;MCPAT_Arbiter::TriS172,2718
    double TriS1, TriS2;TriS272,2718
    double TriS1, TriS2;MCPAT_Arbiter::TriS272,2718
    double min_w_pmos, Vdd;min_w_pmos73,2743
    double min_w_pmos, Vdd;MCPAT_Arbiter::min_w_pmos73,2743
    double min_w_pmos, Vdd;Vdd73,2743
    double min_w_pmos, Vdd;MCPAT_Arbiter::Vdd73,2743

gpuwattch/cacti/component.cc,1081
Component::Component()Component47,2011
Component::Component()Component::Component47,2011
Component::~Component()~Component54,2081
Component::~Component()Component::~Component54,2081
double Component::compute_diffusion_width(int num_stacked_in, int num_folded_tr)compute_diffusion_width60,2112
double Component::compute_diffusion_width(int num_stacked_in, int num_folded_tr)Component::compute_diffusion_width60,2112
double Component::compute_gate_area(compute_gate_area80,2813
double Component::compute_gate_area(Component::compute_gate_area80,2813
double Component::compute_tr_width_after_folding(compute_tr_width_after_folding150,4660
double Component::compute_tr_width_after_folding(Component::compute_tr_width_after_folding150,4660
double Component::height_sense_amplifier(double pitch_sense_amp)height_sense_amplifier170,5307
double Component::height_sense_amplifier(double pitch_sense_amp)Component::height_sense_amplifier170,5307
int Component::logical_effort(logical_effort188,6112
int Component::logical_effort(Component::logical_effort188,6112

gpuwattch/cacti/highradix.h,5596
#define __HIGHRADIX____HIGHRADIX__43,2416
#define FLIP_FLOP_L FLIP_FLOP_L57,2682
#define FLIP_FLOP_D FLIP_FLOP_D58,2716
#define ROUTE_LOGIC_D ROUTE_LOGIC_D59,2750
#define ROUTE_LOGIC_L ROUTE_LOGIC_L60,2778
class HighRadix : public ComponentHighRadix62,2807
    HighRadix(HighRadix65,2854
    HighRadix(HighRadix::HighRadix65,2854
    ~HighRadix();~HighRadix79,3412
    ~HighRadix();HighRadix::~HighRadix79,3412
    double SUB_SWITCH_SZ;SUB_SWITCH_SZ83,3442
    double SUB_SWITCH_SZ;HighRadix::SUB_SWITCH_SZ83,3442
    double ROWS;ROWS84,3468
    double ROWS;HighRadix::ROWS84,3468
    double FREQUENCY;// GHzFREQUENCY85,3485
    double FREQUENCY;// GHzHighRadix::FREQUENCY85,3485
    double RADIX;RADIX86,3513
    double RADIX;HighRadix::RADIX86,3513
    double VC_COUNT;VC_COUNT87,3531
    double VC_COUNT;HighRadix::VC_COUNT87,3531
    double FLIT_SZ;FLIT_SZ88,3552
    double FLIT_SZ;HighRadix::FLIT_SZ88,3552
    double AF;// activity factorAF89,3572
    double AF;// activity factorHighRadix::AF89,3572
    double DIE_LEN;//uDIE_LEN90,3605
    double DIE_LEN;//uHighRadix::DIE_LEN90,3605
    double DIE_HT;//uDIE_HT91,3628
    double DIE_HT;//uHighRadix::DIE_HT91,3628
    double INP_BUFF_ENT;INP_BUFF_ENT92,3650
    double INP_BUFF_ENT;HighRadix::INP_BUFF_ENT92,3650
    double ROW_BUFF_ENT;ROW_BUFF_ENT93,3675
    double ROW_BUFF_ENT;HighRadix::ROW_BUFF_ENT93,3675
    double COL_BUFF_ENT;COL_BUFF_ENT94,3700
    double COL_BUFF_ENT;HighRadix::COL_BUFF_ENT94,3700
    void print_router();print_router98,3728
    void print_router();HighRadix::print_router98,3728
    double INP_BUFF_SZ;INP_BUFF_SZ100,3754
    double INP_BUFF_SZ;HighRadix::INP_BUFF_SZ100,3754
    double COLUMNS;COLUMNS101,3778
    double COLUMNS;HighRadix::COLUMNS101,3778
    double ROW_BUFF_SZ;ROW_BUFF_SZ102,3798
    double ROW_BUFF_SZ;HighRadix::ROW_BUFF_SZ102,3798
    double COL_BUFF_SZ;COL_BUFF_SZ103,3822
    double COL_BUFF_SZ;HighRadix::COL_BUFF_SZ103,3822
    void compute_power();compute_power104,3846
    void compute_power();HighRadix::compute_power104,3846
    void compute_arb_power();compute_arb_power105,3872
    void compute_arb_power();HighRadix::compute_arb_power105,3872
    void compute_crossbar_power();compute_crossbar_power106,3902
    void compute_crossbar_power();HighRadix::compute_crossbar_power106,3902
    void compute_buff_power();compute_buff_power107,3937
    void compute_buff_power();HighRadix::compute_buff_power107,3937
    void compute_bus_power();compute_bus_power108,3968
    void compute_bus_power();HighRadix::compute_bus_power108,3968
    void print_buffer(Component *r);print_buffer109,3998
    void print_buffer(Component *r);HighRadix::print_buffer109,3998
    void sub_switch_power();sub_switch_power110,4035
    void sub_switch_power();HighRadix::sub_switch_power110,4035
    Mat * buffer_(double block_sz, double sz);buffer_111,4064
    Mat * buffer_(double block_sz, double sz);HighRadix::buffer_111,4064
    Crossbar *cb, *out_cb;cb113,4112
    Crossbar *cb, *out_cb;HighRadix::cb113,4112
    Crossbar *cb, *out_cb;out_cb113,4112
    Crossbar *cb, *out_cb;HighRadix::out_cb113,4112
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;cb_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;HighRadix::cb_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;vc_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;HighRadix::vc_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;c_arb114,4139
    MCPAT_Arbiter *cb_arb, *vc_arb, *c_arb;HighRadix::c_arb114,4139
    Mat *inp_buff, *r_buff, *c_buff;inp_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;HighRadix::inp_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;r_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;HighRadix::r_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;c_buff115,4183
    Mat *inp_buff, *r_buff, *c_buff;HighRadix::c_buff115,4183
    Component sub_sw;sub_sw116,4220
    Component sub_sw;HighRadix::sub_sw116,4220
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;wire_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;HighRadix::wire_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;buff_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;HighRadix::buff_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;crossbar_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;HighRadix::crossbar_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;arb_tot117,4242
    Component wire_tot, buff_tot, crossbar_tot, arb_tot;HighRadix::arb_tot117,4242
    Wire *hor_bus, *ver_bus;hor_bus118,4299
    Wire *hor_bus, *ver_bus;HighRadix::hor_bus118,4299
    Wire *hor_bus, *ver_bus;ver_bus118,4299
    Wire *hor_bus, *ver_bus;HighRadix::ver_bus118,4299
    double min_w_pmos;min_w_pmos121,4340
    double min_w_pmos;HighRadix::min_w_pmos121,4340
    TechnologyParameter::DeviceType *deviceType;deviceType122,4363
    TechnologyParameter::DeviceType *deviceType;HighRadix::deviceType122,4363
    double num_sub;num_sub123,4412
    double num_sub;HighRadix::num_sub123,4412
class Waveguide : public ComponentWaveguide127,4437
    Waveguide(TechnologyParameter::DeviceType *dt = &(g_tp.peri_global));Waveguide130,4484
    Waveguide(TechnologyParameter::DeviceType *dt = &(g_tp.peri_global));Waveguide::Waveguide130,4484
    ~Waveguide();~Waveguide131,4558
    ~Waveguide();Waveguide::~Waveguide131,4558

gpuwattch/xmlParser.cc,39092
#define _CRT_SECURE_NO_DEPRECATE_CRT_SECURE_NO_DEPRECATE84,3964
#define WIN32_LEAN_AND_MEANWIN32_LEAN_AND_MEAN92,4121
XMLCSTR XMLNode::getVersion() { return _CXML("v2.39"); }getVersion103,4459
XMLCSTR XMLNode::getVersion() { return _CXML("v2.39"); }XMLNode::getVersion103,4459
void freeXMLString(XMLSTR t){if(t)free(t);}freeXMLString104,4516
static XMLNode::XMLCharEncoding characterEncoding=XMLNode::char_encoding_UTF8;characterEncoding106,4561
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;guessWideCharChars107,4640
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;dropWhiteSpace107,4640
static char guessWideCharChars=1, dropWhiteSpace=1, removeCommentsInMiddleOfText=1;removeCommentsInMiddleOfText107,4640
inline int mmin( const int t1, const int t2 ) { return t1 < t2 ? t1 : t2; }mmin109,4725
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;lpszOpen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;__anon8::lpszOpen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;openTagLen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;__anon8::openTagLen116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;lpszClose116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;__anon8::lpszClose116,5158
typedef struct { XMLCSTR lpszOpen; int openTagLen; XMLCSTR lpszClose;} ALLXMLClearTag;ALLXMLClearTag116,5158
static ALLXMLClearTag XMLClearTags[] =XMLClearTags117,5245
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;s131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;__anon9::s131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;l131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;__anon9::l131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;c131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;__anon9::c131,5916
typedef struct { XMLCSTR s; int l; XMLCHAR c;} XMLCharacterEntity;XMLCharacterEntity131,5916
static XMLCharacterEntity XMLEntities[] =XMLEntities132,5983
#define INDENTCHAR INDENTCHAR145,6457
XMLCSTR XMLNode::getError(XMLError xerror)getError149,6651
XMLCSTR XMLNode::getError(XMLError xerror)XMLNode::getError149,6651
char myIsTextWideChar(const void *b, int len) { return FALSE; }myIsTextWideChar189,9336
    char myIsTextWideChar(const void *b, int len) // inspired by the Wine API: RtlIsTextUnicodemyIsTextWideChar192,9458
    char myIsTextWideChar(const void *b,int l) { return (char)IsTextUnicode((CONST LPVOID)b,l,NULL); };myIsTextWideChar224,10598
        wchar_t *myMultiByteToWideChar(const char *s, XMLNode::XMLCharEncoding ce)myMultiByteToWideChar231,10860
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return _wfopen(filename,mode); }xfopen243,11559
        static inline int xstrlen(XMLCSTR c)   { return (int)wcslen(c); }xstrlen244,11660
        static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return _wcsnicmp(c1,c2,l);}xstrnicmp245,11734
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncmp(c1,c2,l);}xstrncmp246,11831
        static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return _wcsicmp(c1,c2); }xstricmp247,11925
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)wcsstr(c1,c2); }xstrstr248,12012
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)wcscpy(c1,c2); }xstrcpy249,12107
        char *myWideCharToMultiByte(const wchar_t *s)myWideCharToMultiByte251,12211
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return fopen(filename,mode); }xfopen277,13629
        static inline int xstrlen(XMLCSTR c)   { return (int)strlen(c); }xstrlen278,13728
            static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return strnicmp(c1,c2,l);}xstrnicmp280,13830
            static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return stricmp(c1,c2); }xstricmp281,13930
            static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return _strnicmp(c1,c2,l);}xstrnicmp283,14034
            static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return _stricmp(c1,c2); }xstricmp284,14135
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncmp(c1,c2,l);}xstrncmp286,14241
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)strstr(c1,c2); }xstrstr287,14335
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)strcpy(c1,c2); }xstrcpy288,14430
        char *myWideCharToMultiByte(const wchar_t *s) { return NULL; }myWideCharToMultiByte293,14587
        char *myWideCharToMultiByte(const wchar_t *s)myWideCharToMultiByte295,14668
        wchar_t *myMultiByteToWideChar(const char *s, XMLNode::XMLCharEncoding ce)myMultiByteToWideChar307,15014
        int xstrlen(XMLCSTR c)   { return wcslen(c); }xstrlen317,15375
           static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return wsncasecmp(c1,c2,l);}xstrnicmp321,15497
           static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wsncmp(c1,c2,l);}xstrncmp322,15598
           static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return wscasecmp(c1,c2); }xstricmp323,15694
           static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncasecmp(c1,c2,l);}xstrnicmp326,15818
           static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return wcsncmp(c1,c2,l);}xstrncmp327,15920
           static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return wcscasecmp(c1,c2); }xstricmp328,16017
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)wcsstr(c1,c2); }xstrstr330,16124
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)wcscpy(c1,c2); }xstrcpy331,16219
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode)xfopen332,16313
        static inline FILE *xfopen(XMLCSTR filename,XMLCSTR mode) { return fopen(filename,mode); }xfopen342,16682
        static inline int xstrlen(XMLCSTR c)   { return strlen(c); }xstrlen343,16781
        static inline int xstrnicmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncasecmp(c1,c2,l);}xstrnicmp344,16850
        static inline int xstrncmp(XMLCSTR c1, XMLCSTR c2, int l) { return strncmp(c1,c2,l);}xstrncmp345,16949
        static inline int xstricmp(XMLCSTR c1, XMLCSTR c2) { return strcasecmp(c1,c2); }xstricmp346,17043
        static inline XMLSTR xstrstr(XMLCSTR c1, XMLCSTR c2) { return (XMLSTR)strstr(c1,c2); }xstrstr347,17132
        static inline XMLSTR xstrcpy(XMLSTR c1, XMLCSTR c2) { return (XMLSTR)strcpy(c1,c2); }xstrcpy348,17227
    static inline int _strnicmp(const char *c1,const char *c2, int l) { return strncasecmp(c1,c2,l);}_strnicmp350,17332
        char    xmltob(XMLCSTR t,int     v){ if (t&&(*t)) return (char)_wtoi(t); return v; }xmltob363,18015
        int     xmltoi(XMLCSTR t,int     v){ if (t&&(*t)) return _wtoi(t); return v; }xmltoi364,18108
        long    xmltol(XMLCSTR t,long    v){ if (t&&(*t)) return _wtol(t); return v; }xmltol365,18195
        double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) wscanf(t, "%f", &v); /*v=_wtof(t);*/ return v; }xmltof366,18282
           char    xmltob(XMLCSTR t,int     v){ if (t) return (char)wstol(t,NULL,10); return v; }xmltob371,18466
           int     xmltoi(XMLCSTR t,int     v){ if (t) return (int)wstol(t,NULL,10); return v; }xmltoi372,18564
           long    xmltol(XMLCSTR t,long    v){ if (t) return wstol(t,NULL,10); return v; }xmltol373,18661
           char    xmltob(XMLCSTR t,int     v){ if (t) return (char)wcstol(t,NULL,10); return v; }xmltob376,18786
           int     xmltoi(XMLCSTR t,int     v){ if (t) return (int)wcstol(t,NULL,10); return v; }xmltoi377,18885
           long    xmltol(XMLCSTR t,long    v){ if (t) return wcstol(t,NULL,10); return v; }xmltol378,18983
		double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) wscanf(t, "%f", &v); /*v=_wtof(t);*/ return v; }xmltof380,19091
    char    xmltob(XMLCSTR t,char    v){ if (t&&(*t)) return (char)atoi(t); return v; }xmltob383,19209
    int     xmltoi(XMLCSTR t,int     v){ if (t&&(*t)) return atoi(t); return v; }xmltoi384,19297
    long    xmltol(XMLCSTR t,long    v){ if (t&&(*t)) return atol(t); return v; }xmltol385,19379
    double  xmltof(XMLCSTR t,double  v){ if (t&&(*t)) return atof(t); return v; }xmltof386,19461
XMLCSTR xmltoa(XMLCSTR t,XMLCSTR v){ if (t)       return  t; return v; }xmltoa388,19550
XMLCHAR xmltoc(XMLCSTR t,XMLCHAR v){ if (t&&(*t)) return *t; return v; }xmltoc389,19623
XMLNode XMLNode::openFileHelper(XMLCSTR filename, XMLCSTR tag)openFileHelper397,20128
XMLNode XMLNode::openFileHelper(XMLCSTR filename, XMLCSTR tag)XMLNode::openFileHelper397,20128
static const char XML_utf8ByteTable[256] =XML_utf8ByteTable452,22447
static const char XML_legacyByteTable[256] =XML_legacyByteTable472,23364
static const char XML_sjisByteTable[256] =XML_sjisByteTable481,23955
static const char XML_gb2312ByteTable[256] =XML_gb2312ByteTable501,24789
static const char XML_gbk_big5_ByteTable[256] =XML_gbk_big5_ByteTable521,25600
static const char *XML_ByteTable=(const char *)XML_utf8ByteTable; // the default is "characterEncoding=XMLNode::encoding_UTF8"XML_ByteTable541,26418
XMLNode XMLNode::emptyXMLNode;emptyXMLNode545,26554
XMLNode XMLNode::emptyXMLNode;XMLNode::emptyXMLNode545,26554
XMLClear XMLNode::emptyXMLClear={ NULL, NULL, NULL};emptyXMLClear546,26585
XMLClear XMLNode::emptyXMLClear={ NULL, NULL, NULL};XMLNode::emptyXMLClear546,26585
XMLAttribute XMLNode::emptyXMLAttribute={ NULL, NULL};emptyXMLAttribute547,26638
XMLAttribute XMLNode::emptyXMLAttribute={ NULL, NULL};XMLNode::emptyXMLAttribute547,26638
typedef enum XMLTokenTypeTagXMLTokenTypeTag550,26747
    eTokenText = 0,eTokenText552,26778
    eTokenQuotedText,eTokenQuotedText553,26798
    eTokenTagStart,         /* "<"            */eTokenTagStart554,26820
    eTokenTagEnd,           /* "</"           */eTokenTagEnd555,26869
    eTokenCloseTag,         /* ">"            */eTokenCloseTag556,26918
    eTokenEquals,           /* "="            */eTokenEquals557,26967
    eTokenDeclaration,      /* "<?"           */eTokenDeclaration558,27016
    eTokenShortHandClose,   /* "/>"           */eTokenShortHandClose559,27065
    eTokenClear,eTokenClear560,27114
    eTokenErroreTokenError561,27131
} XMLTokenType;XMLTokenType562,27147
typedef struct XMLXML565,27203
    XMLCSTR                lpXML;lpXML567,27224
    XMLCSTR                lpXML;XML::lpXML567,27224
    XMLCSTR                lpszText;lpszText568,27258
    XMLCSTR                lpszText;XML::lpszText568,27258
    int                    nIndex,nIndexMissigEndTag;nIndex569,27295
    int                    nIndex,nIndexMissigEndTag;XML::nIndex569,27295
    int                    nIndex,nIndexMissigEndTag;nIndexMissigEndTag569,27295
    int                    nIndex,nIndexMissigEndTag;XML::nIndexMissigEndTag569,27295
    enum XMLError          error;error570,27349
    enum XMLError          error;XML::error570,27349
    XMLCSTR                lpEndTag;lpEndTag571,27383
    XMLCSTR                lpEndTag;XML::lpEndTag571,27383
    int                    cbEndTag;cbEndTag572,27420
    int                    cbEndTag;XML::cbEndTag572,27420
    XMLCSTR                lpNewElement;lpNewElement573,27457
    XMLCSTR                lpNewElement;XML::lpNewElement573,27457
    int                    cbNewElement;cbNewElement574,27498
    int                    cbNewElement;XML::cbNewElement574,27498
    int                    nFirst;nFirst575,27539
    int                    nFirst;XML::nFirst575,27539
} XML;XML576,27574
    ALLXMLClearTag *pClr;pClr580,27599
    ALLXMLClearTag *pClr;__anon10::pClr580,27599
    XMLCSTR     pStr;pStr581,27625
    XMLCSTR     pStr;__anon10::pStr581,27625
} NextToken;NextToken582,27647
typedef enum AttribAttrib585,27705
    eAttribName = 0,eAttribName587,27727
    eAttribEquals,eAttribEquals588,27748
    eAttribValueeAttribValue589,27767
} Attrib;Attrib590,27784
typedef enum StatusStatus594,27889
    eInsideTag = 0,eInsideTag596,27911
    eOutsideTageOutsideTag597,27931
} Status;Status598,27947
XMLError XMLNode::writeToFile(XMLCSTR filename, const char *encoding, char nFormat) constwriteToFile600,27958
XMLError XMLNode::writeToFile(XMLCSTR filename, const char *encoding, char nFormat) constXMLNode::writeToFile600,27958
XMLSTR stringDup(XMLCSTR lpszData, int cbData)stringDup642,29580
XMLSTR ToXMLStringTool::toXMLUnSafe(XMLSTR dest,XMLCSTR source)toXMLUnSafe657,29954
XMLSTR ToXMLStringTool::toXMLUnSafe(XMLSTR dest,XMLCSTR source)ToXMLStringTool::toXMLUnSafe657,29954
int ToXMLStringTool::lengthXMLString(XMLCSTR source)lengthXMLString689,30708
int ToXMLStringTool::lengthXMLString(XMLCSTR source)ToXMLStringTool::lengthXMLString689,30708
ToXMLStringTool::~ToXMLStringTool(){ freeBuffer(); }~ToXMLStringTool713,31199
ToXMLStringTool::~ToXMLStringTool(){ freeBuffer(); }ToXMLStringTool::~ToXMLStringTool713,31199
void ToXMLStringTool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }freeBuffer714,31252
void ToXMLStringTool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }ToXMLStringTool::freeBuffer714,31252
XMLSTR ToXMLStringTool::toXML(XMLCSTR source)toXML715,31330
XMLSTR ToXMLStringTool::toXML(XMLCSTR source)ToXMLStringTool::toXML715,31330
XMLSTR fromXMLString(XMLCSTR s, int lo, XML *pXML)fromXMLString723,31542
#define XML_isSPACECHAR(XML_isSPACECHAR839,35310
char myTagCompare(XMLCSTR cclose, XMLCSTR copen)myTagCompare842,35428
static inline XMLCHAR getNextChar(XML *pXML)getNextChar860,35911
static NextToken GetNextToken(XML *pXML, int *pcbToken, enum XMLTokenTypeTag *pType)GetNextToken873,36239
XMLCSTR XMLNode::updateName_WOSD(XMLSTR lpszName)updateName_WOSD1038,41149
XMLCSTR XMLNode::updateName_WOSD(XMLSTR lpszName)XMLNode::updateName_WOSD1038,41149
XMLNode::XMLNode(struct XMLNodeDataTag *p){ d=p; (p->ref_count)++; }XMLNode1047,41380
XMLNode::XMLNode(struct XMLNodeDataTag *p){ d=p; (p->ref_count)++; }XMLNode::XMLNode1047,41380
XMLNode::XMLNode(XMLNodeData *pParent, XMLSTR lpszName, char isDeclaration)XMLNode1048,41449
XMLNode::XMLNode(XMLNodeData *pParent, XMLSTR lpszName, char isDeclaration)XMLNode::XMLNode1048,41449
XMLNode XMLNode::createXMLTopNode_WOSD(XMLSTR lpszName, char isDeclaration) { return XMLNode(NULL,lpszName,isDeclaration); }createXMLTopNode_WOSD1071,41906
XMLNode XMLNode::createXMLTopNode_WOSD(XMLSTR lpszName, char isDeclaration) { return XMLNode(NULL,lpszName,isDeclaration); }XMLNode::createXMLTopNode_WOSD1071,41906
XMLNode XMLNode::createXMLTopNode(XMLCSTR lpszName, char isDeclaration) { return XMLNode(NULL,stringDup(lpszName),isDeclaration); }createXMLTopNode1072,42031
XMLNode XMLNode::createXMLTopNode(XMLCSTR lpszName, char isDeclaration) { return XMLNode(NULL,stringDup(lpszName),isDeclaration); }XMLNode::createXMLTopNode1072,42031
#define MEMORYINCREASE MEMORYINCREASE1074,42164
static inline void myFree(void *p) { if (p) free(p); }myFree1076,42191
static inline void *myRealloc(void *p, int newsize, int memInc, int sizeofElem)myRealloc1077,42246
XMLElementPosition XMLNode::findPosition(XMLNodeData *d, int index, XMLElementType xxtype)findPosition1089,42649
XMLElementPosition XMLNode::findPosition(XMLNodeData *d, int index, XMLElementType xxtype)XMLNode::findPosition1089,42649
int XMLNode::removeOrderElement(XMLNodeData *d, XMLElementType t, int index)removeOrderElement1097,42936
int XMLNode::removeOrderElement(XMLNodeData *d, XMLElementType t, int index)XMLNode::removeOrderElement1097,42936
void *XMLNode::addToOrder(int memoryIncrease,int *_pos, int nc, void *p, int size, XMLElementType xtype)addToOrder1110,43430
void *XMLNode::addToOrder(int memoryIncrease,int *_pos, int nc, void *p, int size, XMLElementType xtype)XMLNode::addToOrder1110,43430
XMLNode XMLNode::addChild_priv(int memoryIncrease, XMLSTR lpszName, char isDeclaration, int pos)addChild_priv1137,44341
XMLNode XMLNode::addChild_priv(int memoryIncrease, XMLSTR lpszName, char isDeclaration, int pos)XMLNode::addChild_priv1137,44341
XMLAttribute *XMLNode::addAttribute_priv(int memoryIncrease,XMLSTR lpszName, XMLSTR lpszValuev)addAttribute_priv1148,44747
XMLAttribute *XMLNode::addAttribute_priv(int memoryIncrease,XMLSTR lpszName, XMLSTR lpszValuev)XMLNode::addAttribute_priv1148,44747
XMLCSTR XMLNode::addText_priv(int memoryIncrease, XMLSTR lpszValue, int pos)addText_priv1162,45279
XMLCSTR XMLNode::addText_priv(int memoryIncrease, XMLSTR lpszValue, int pos)XMLNode::addText_priv1162,45279
XMLClear *XMLNode::addClear_priv(int memoryIncrease, XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, int pos)addClear_priv1173,45656
XMLClear *XMLNode::addClear_priv(int memoryIncrease, XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, int pos)XMLNode::addClear_priv1173,45656
char XMLNode::parseClearTag(void *px, void *_pClear)parseClearTag1190,46343
char XMLNode::parseClearTag(void *px, void *_pClear)XMLNode::parseClearTag1190,46343
void XMLNode::exactMemory(XMLNodeData *d)exactMemory1233,47637
void XMLNode::exactMemory(XMLNodeData *d)XMLNode::exactMemory1233,47637
char XMLNode::maybeAddTxT(void *pa, XMLCSTR tokenPStr)maybeAddTxT1242,48163
char XMLNode::maybeAddTxT(void *pa, XMLCSTR tokenPStr)XMLNode::maybeAddTxT1242,48163
int XMLNode::ParseXMLElement(void *pa)ParseXMLElement1282,49774
int XMLNode::ParseXMLElement(void *pa)XMLNode::ParseXMLElement1282,49774
static void CountLinesAndColumns(XMLCSTR lpXML, int nUpto, XMLResults *pResults)CountLinesAndColumns1693,66856
XMLNode XMLNode::parseString(XMLCSTR lpszXML, XMLCSTR tag, XMLResults *pResults)parseString1716,67398
XMLNode XMLNode::parseString(XMLCSTR lpszXML, XMLCSTR tag, XMLResults *pResults)XMLNode::parseString1716,67398
XMLNode XMLNode::parseFile(XMLCSTR filename, XMLCSTR tag, XMLResults *pResults)parseFile1779,69221
XMLNode XMLNode::parseFile(XMLCSTR filename, XMLCSTR tag, XMLResults *pResults)XMLNode::parseFile1779,69221
static inline void charmemset(XMLSTR dest,XMLCHAR c,int l) { while (l--) *(dest++)=c; }charmemset1829,71059
int XMLNode::CreateXMLStringR(XMLNodeData *pEntry, XMLSTR lpszMarker, int nFormat)CreateXMLStringR1836,71364
int XMLNode::CreateXMLStringR(XMLNodeData *pEntry, XMLSTR lpszMarker, int nFormat)XMLNode::CreateXMLStringR1836,71364
#define LENSTR(LENSTR1848,71740
#undef LENSTRLENSTR2076,79272
XMLSTR XMLNode::createXMLString(int nFormat, int *pnSize) constcreateXMLString2087,79892
XMLSTR XMLNode::createXMLString(int nFormat, int *pnSize) constXMLNode::createXMLString2087,79892
int XMLNode::detachFromParent(XMLNodeData *d)detachFromParent2107,80535
int XMLNode::detachFromParent(XMLNodeData *d)XMLNode::detachFromParent2107,80535
XMLNode::~XMLNode()~XMLNode2118,80902
XMLNode::~XMLNode()XMLNode::~XMLNode2118,80902
void XMLNode::deleteNodeContent()deleteNodeContent2124,80987
void XMLNode::deleteNodeContent()XMLNode::deleteNodeContent2124,80987
void XMLNode::emptyTheNode(char force)emptyTheNode2130,81144
void XMLNode::emptyTheNode(char force)XMLNode::emptyTheNode2130,81144
XMLNode& XMLNode::operator=( const XMLNode& A )operator =2169,82363
XMLNode& XMLNode::operator=( const XMLNode& A )XMLNode::operator =2169,82363
XMLNode::XMLNode(const XMLNode &A)XMLNode2181,82588
XMLNode::XMLNode(const XMLNode &A)XMLNode::XMLNode2181,82588
XMLNode XMLNode::deepCopy() constdeepCopy2188,82689
XMLNode XMLNode::deepCopy() constXMLNode::deepCopy2188,82689
XMLNode XMLNode::addChild(XMLNode childNode, int pos)addChild2238,84118
XMLNode XMLNode::addChild(XMLNode childNode, int pos)XMLNode::addChild2238,84118
void XMLNode::deleteAttribute(int i)deleteAttribute2263,84885
void XMLNode::deleteAttribute(int i)XMLNode::deleteAttribute2263,84885
void XMLNode::deleteAttribute(XMLAttribute *a){ if (a) deleteAttribute(a->lpszName); }deleteAttribute2273,85229
void XMLNode::deleteAttribute(XMLAttribute *a){ if (a) deleteAttribute(a->lpszName); }XMLNode::deleteAttribute2273,85229
void XMLNode::deleteAttribute(XMLCSTR lpszName)deleteAttribute2274,85316
void XMLNode::deleteAttribute(XMLCSTR lpszName)XMLNode::deleteAttribute2274,85316
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,int i)updateAttribute_WOSD2281,85446
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,int i)XMLNode::updateAttribute_WOSD2281,85446
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)updateAttribute_WOSD2296,86043
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)XMLNode::updateAttribute_WOSD2296,86043
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,XMLCSTR lpszOldName)updateAttribute_WOSD2302,86380
XMLAttribute *XMLNode::updateAttribute_WOSD(XMLSTR lpszNewValue, XMLSTR lpszNewName,XMLCSTR lpszOldName)XMLNode::updateAttribute_WOSD2302,86380
int XMLNode::indexText(XMLCSTR lpszValue) constindexText2314,86793
int XMLNode::indexText(XMLCSTR lpszValue) constXMLNode::indexText2314,86793
void XMLNode::deleteText(int i)deleteText2324,87038
void XMLNode::deleteText(int i)XMLNode::deleteText2324,87038
void XMLNode::deleteText(XMLCSTR lpszValue) { deleteText(indexText(lpszValue)); }deleteText2334,87318
void XMLNode::deleteText(XMLCSTR lpszValue) { deleteText(indexText(lpszValue)); }XMLNode::deleteText2334,87318
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, int i)updateText_WOSD2336,87401
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, int i)XMLNode::updateText_WOSD2336,87401
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue)updateText_WOSD2345,87706
XMLCSTR XMLNode::updateText_WOSD(XMLSTR lpszNewValue, XMLCSTR lpszOldValue)XMLNode::updateText_WOSD2345,87706
void XMLNode::deleteClear(int i)deleteClear2353,87982
void XMLNode::deleteClear(int i)XMLNode::deleteClear2353,87982
int XMLNode::indexClear(XMLCSTR lpszValue) constindexClear2363,88282
int XMLNode::indexClear(XMLCSTR lpszValue) constXMLNode::indexClear2363,88282
void XMLNode::deleteClear(XMLCSTR lpszValue) { deleteClear(indexClear(lpszValue)); }deleteClear2373,88541
void XMLNode::deleteClear(XMLCSTR lpszValue) { deleteClear(indexClear(lpszValue)); }XMLNode::deleteClear2373,88541
void XMLNode::deleteClear(XMLClear *a) { if (a) deleteClear(a->lpszValue); }deleteClear2374,88626
void XMLNode::deleteClear(XMLClear *a) { if (a) deleteClear(a->lpszValue); }XMLNode::deleteClear2374,88626
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, int i)updateClear_WOSD2376,88704
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, int i)XMLNode::updateClear_WOSD2376,88704
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, XMLCSTR lpszOldValue)updateClear_WOSD2385,89047
XMLClear *XMLNode::updateClear_WOSD(XMLSTR lpszNewContent, XMLCSTR lpszOldValue)XMLNode::updateClear_WOSD2385,89047
XMLClear *XMLNode::updateClear_WOSD(XMLClear *newP,XMLClear *oldP)updateClear_WOSD2393,89339
XMLClear *XMLNode::updateClear_WOSD(XMLClear *newP,XMLClear *oldP)XMLNode::updateClear_WOSD2393,89339
int XMLNode::nChildNode(XMLCSTR name) constnChildNode2399,89516
int XMLNode::nChildNode(XMLCSTR name) constXMLNode::nChildNode2399,89516
XMLNode XMLNode::getChildNode(XMLCSTR name, int *j) constgetChildNode2412,89758
XMLNode XMLNode::getChildNode(XMLCSTR name, int *j) constXMLNode::getChildNode2412,89758
XMLNode XMLNode::getChildNode(XMLCSTR name, int j) constgetChildNode2430,90114
XMLNode XMLNode::getChildNode(XMLCSTR name, int j) constXMLNode::getChildNode2430,90114
XMLNode XMLNode::getChildNodeByPath(XMLCSTR _path, char createMissing, XMLCHAR sep)getChildNodeByPath2445,90488
XMLNode XMLNode::getChildNodeByPath(XMLCSTR _path, char createMissing, XMLCHAR sep)XMLNode::getChildNodeByPath2445,90488
XMLNode XMLNode::getChildNodeByPathNonConst(XMLSTR path, char createIfMissing, XMLCHAR sep)getChildNodeByPathNonConst2453,90725
XMLNode XMLNode::getChildNodeByPathNonConst(XMLSTR path, char createIfMissing, XMLCHAR sep)XMLNode::getChildNodeByPathNonConst2453,90725
XMLElementPosition XMLNode::positionOfText     (int i) const { if (i>=d->nText ) i=d->nText-1;  return findPosition(d,i,eNodeText ); }positionOfText2478,91481
XMLElementPosition XMLNode::positionOfText     (int i) const { if (i>=d->nText ) i=d->nText-1;  return findPosition(d,i,eNodeText ); }XMLNode::positionOfText2478,91481
XMLElementPosition XMLNode::positionOfClear    (int i) const { if (i>=d->nClear) i=d->nClear-1; return findPosition(d,i,eNodeClear); }positionOfClear2479,91616
XMLElementPosition XMLNode::positionOfClear    (int i) const { if (i>=d->nClear) i=d->nClear-1; return findPosition(d,i,eNodeClear); }XMLNode::positionOfClear2479,91616
XMLElementPosition XMLNode::positionOfChildNode(int i) const { if (i>=d->nChild) i=d->nChild-1; return findPosition(d,i,eNodeChild); }positionOfChildNode2480,91751
XMLElementPosition XMLNode::positionOfChildNode(int i) const { if (i>=d->nChild) i=d->nChild-1; return findPosition(d,i,eNodeChild); }XMLNode::positionOfChildNode2480,91751
XMLElementPosition XMLNode::positionOfText (XMLCSTR lpszValue) const { return positionOfText (indexText (lpszValue)); }positionOfText2481,91886
XMLElementPosition XMLNode::positionOfText (XMLCSTR lpszValue) const { return positionOfText (indexText (lpszValue)); }XMLNode::positionOfText2481,91886
XMLElementPosition XMLNode::positionOfClear(XMLCSTR lpszValue) const { return positionOfClear(indexClear(lpszValue)); }positionOfClear2482,92006
XMLElementPosition XMLNode::positionOfClear(XMLCSTR lpszValue) const { return positionOfClear(indexClear(lpszValue)); }XMLNode::positionOfClear2482,92006
XMLElementPosition XMLNode::positionOfClear(XMLClear *a) const { if (a) return positionOfClear(a->lpszValue); return positionOfClear(); }positionOfClear2483,92126
XMLElementPosition XMLNode::positionOfClear(XMLClear *a) const { if (a) return positionOfClear(a->lpszValue); return positionOfClear(); }XMLNode::positionOfClear2483,92126
XMLElementPosition XMLNode::positionOfChildNode(XMLNode x)  constpositionOfChildNode2484,92264
XMLElementPosition XMLNode::positionOfChildNode(XMLNode x)  constXMLNode::positionOfChildNode2484,92264
XMLElementPosition XMLNode::positionOfChildNode(XMLCSTR name, int count) constpositionOfChildNode2493,92525
XMLElementPosition XMLNode::positionOfChildNode(XMLCSTR name, int count) constXMLNode::positionOfChildNode2493,92525
XMLNode XMLNode::getChildNodeWithAttribute(XMLCSTR name,XMLCSTR attributeName,XMLCSTR attributeValue, int *k) constgetChildNodeWithAttribute2501,92786
XMLNode XMLNode::getChildNodeWithAttribute(XMLCSTR name,XMLCSTR attributeName,XMLCSTR attributeValue, int *k) constXMLNode::getChildNodeWithAttribute2501,92786
XMLCSTR XMLNode::getAttribute(XMLCSTR lpszAttrib, int *j) constgetAttribute2530,93574
XMLCSTR XMLNode::getAttribute(XMLCSTR lpszAttrib, int *j) constXMLNode::getAttribute2530,93574
char XMLNode::isAttributeSet(XMLCSTR lpszAttrib) constisAttributeSet2548,93960
char XMLNode::isAttributeSet(XMLCSTR lpszAttrib) constXMLNode::isAttributeSet2548,93960
XMLCSTR XMLNode::getAttribute(XMLCSTR name, int j) constgetAttribute2564,94282
XMLCSTR XMLNode::getAttribute(XMLCSTR name, int j) constXMLNode::getAttribute2564,94282
XMLNodeContents XMLNode::enumContents(int i) constenumContents2572,94457
XMLNodeContents XMLNode::enumContents(int i) constXMLNode::enumContents2572,94457
XMLCSTR XMLNode::getName() const { if (!d) return NULL; return d->lpszName;   }getName2595,95046
XMLCSTR XMLNode::getName() const { if (!d) return NULL; return d->lpszName;   }XMLNode::getName2595,95046
int XMLNode::nText()       const { if (!d) return 0;    return d->nText;      }nText2596,95126
int XMLNode::nText()       const { if (!d) return 0;    return d->nText;      }XMLNode::nText2596,95126
int XMLNode::nChildNode()  const { if (!d) return 0;    return d->nChild;     }nChildNode2597,95206
int XMLNode::nChildNode()  const { if (!d) return 0;    return d->nChild;     }XMLNode::nChildNode2597,95206
int XMLNode::nAttribute()  const { if (!d) return 0;    return d->nAttribute; }nAttribute2598,95286
int XMLNode::nAttribute()  const { if (!d) return 0;    return d->nAttribute; }XMLNode::nAttribute2598,95286
int XMLNode::nClear()      const { if (!d) return 0;    return d->nClear;     }nClear2599,95366
int XMLNode::nClear()      const { if (!d) return 0;    return d->nClear;     }XMLNode::nClear2599,95366
int XMLNode::nElement()    const { if (!d) return 0;    return d->nAttribute+d->nChild+d->nText+d->nClear; }nElement2600,95446
int XMLNode::nElement()    const { if (!d) return 0;    return d->nAttribute+d->nChild+d->nText+d->nClear; }XMLNode::nElement2600,95446
XMLClear     XMLNode::getClear         (int i) const { if ((!d)||(i>=d->nClear    )) return emptyXMLClear;     return d->pClear[i];     }getClear2601,95555
XMLClear     XMLNode::getClear         (int i) const { if ((!d)||(i>=d->nClear    )) return emptyXMLClear;     return d->pClear[i];     }XMLNode::getClear2601,95555
XMLAttribute XMLNode::getAttribute     (int i) const { if ((!d)||(i>=d->nAttribute)) return emptyXMLAttribute; return d->pAttribute[i]; }getAttribute2602,95693
XMLAttribute XMLNode::getAttribute     (int i) const { if ((!d)||(i>=d->nAttribute)) return emptyXMLAttribute; return d->pAttribute[i]; }XMLNode::getAttribute2602,95693
XMLCSTR      XMLNode::getAttributeName (int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszName;  }getAttributeName2603,95831
XMLCSTR      XMLNode::getAttributeName (int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszName;  }XMLNode::getAttributeName2603,95831
XMLCSTR      XMLNode::getAttributeValue(int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszValue; }getAttributeValue2604,95979
XMLCSTR      XMLNode::getAttributeValue(int i) const { if ((!d)||(i>=d->nAttribute)) return NULL;              return d->pAttribute[i].lpszValue; }XMLNode::getAttributeValue2604,95979
XMLCSTR      XMLNode::getText          (int i) const { if ((!d)||(i>=d->nText     )) return NULL;              return d->pText[i];      }getText2605,96127
XMLCSTR      XMLNode::getText          (int i) const { if ((!d)||(i>=d->nText     )) return NULL;              return d->pText[i];      }XMLNode::getText2605,96127
XMLNode      XMLNode::getChildNode     (int i) const { if ((!d)||(i>=d->nChild    )) return emptyXMLNode;      return d->pChild[i];     }getChildNode2606,96265
XMLNode      XMLNode::getChildNode     (int i) const { if ((!d)||(i>=d->nChild    )) return emptyXMLNode;      return d->pChild[i];     }XMLNode::getChildNode2606,96265
XMLNode      XMLNode::getParentNode    (     ) const { if ((!d)||(!d->pParent     )) return emptyXMLNode;      return XMLNode(d->pParent); }getParentNode2607,96403
XMLNode      XMLNode::getParentNode    (     ) const { if ((!d)||(!d->pParent     )) return emptyXMLNode;      return XMLNode(d->pParent); }XMLNode::getParentNode2607,96403
char         XMLNode::isDeclaration    (     ) const { if (!d) return 0;             return d->isDeclaration; }isDeclaration2608,96544
char         XMLNode::isDeclaration    (     ) const { if (!d) return 0;             return d->isDeclaration; }XMLNode::isDeclaration2608,96544
char         XMLNode::isEmpty          (     ) const { return (d==NULL); }isEmpty2609,96656
char         XMLNode::isEmpty          (     ) const { return (d==NULL); }XMLNode::isEmpty2609,96656
XMLNode       XMLNode::emptyNode       (     )       { return XMLNode::emptyXMLNode; }emptyNode2610,96731
XMLNode       XMLNode::emptyNode       (     )       { return XMLNode::emptyXMLNode; }XMLNode::emptyNode2610,96731
XMLNode       XMLNode::addChild(XMLCSTR lpszName, char isDeclaration, XMLElementPosition pos)addChild2612,96819
XMLNode       XMLNode::addChild(XMLCSTR lpszName, char isDeclaration, XMLElementPosition pos)XMLNode::addChild2612,96819
XMLNode       XMLNode::addChild_WOSD(XMLSTR lpszName, char isDeclaration, XMLElementPosition pos)addChild_WOSD2614,96994
XMLNode       XMLNode::addChild_WOSD(XMLSTR lpszName, char isDeclaration, XMLElementPosition pos)XMLNode::addChild_WOSD2614,96994
XMLAttribute *XMLNode::addAttribute(XMLCSTR lpszName, XMLCSTR lpszValue)addAttribute2616,97162
XMLAttribute *XMLNode::addAttribute(XMLCSTR lpszName, XMLCSTR lpszValue)XMLNode::addAttribute2616,97162
XMLAttribute *XMLNode::addAttribute_WOSD(XMLSTR lpszName, XMLSTR lpszValuev)addAttribute_WOSD2618,97323
XMLAttribute *XMLNode::addAttribute_WOSD(XMLSTR lpszName, XMLSTR lpszValuev)XMLNode::addAttribute_WOSD2618,97323
XMLCSTR       XMLNode::addText(XMLCSTR lpszValue, XMLElementPosition pos)addText2620,97467
XMLCSTR       XMLNode::addText(XMLCSTR lpszValue, XMLElementPosition pos)XMLNode::addText2620,97467
XMLCSTR       XMLNode::addText_WOSD(XMLSTR lpszValue, XMLElementPosition pos)addText_WOSD2622,97608
XMLCSTR       XMLNode::addText_WOSD(XMLSTR lpszValue, XMLElementPosition pos)XMLNode::addText_WOSD2622,97608
XMLClear     *XMLNode::addClear(XMLCSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)addClear2624,97742
XMLClear     *XMLNode::addClear(XMLCSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)XMLNode::addClear2624,97742
XMLClear     *XMLNode::addClear_WOSD(XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)addClear_WOSD2626,97941
XMLClear     *XMLNode::addClear_WOSD(XMLSTR lpszValue, XMLCSTR lpszOpen, XMLCSTR lpszClose, XMLElementPosition pos)XMLNode::addClear_WOSD2626,97941
XMLCSTR       XMLNode::updateName(XMLCSTR lpszName)updateName2628,98133
XMLCSTR       XMLNode::updateName(XMLCSTR lpszName)XMLNode::updateName2628,98133
XMLAttribute *XMLNode::updateAttribute(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)updateAttribute2630,98248
XMLAttribute *XMLNode::updateAttribute(XMLAttribute *newAttribute, XMLAttribute *oldAttribute)XMLNode::updateAttribute2630,98248
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,int i)updateAttribute2632,98483
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,int i)XMLNode::updateAttribute2632,98483
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,XMLCSTR lpszOldName)updateAttribute2634,98668
XMLAttribute *XMLNode::updateAttribute(XMLCSTR lpszNewValue, XMLCSTR lpszNewName,XMLCSTR lpszOldName)XMLNode::updateAttribute2634,98668
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, int i)updateText2636,98877
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, int i)XMLNode::updateText2636,98877
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)updateText2638,99009
XMLCSTR       XMLNode::updateText(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)XMLNode::updateText2638,99009
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewContent, int i)updateClear2640,99167
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewContent, int i)XMLNode::updateClear2640,99167
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)updateClear2642,99305
XMLClear     *XMLNode::updateClear(XMLCSTR lpszNewValue, XMLCSTR lpszOldValue)XMLNode::updateClear2642,99305
XMLClear     *XMLNode::updateClear(XMLClear *newP,XMLClear *oldP)updateClear2644,99465
XMLClear     *XMLNode::updateClear(XMLClear *newP,XMLClear *oldP)XMLNode::updateClear2644,99465
char XMLNode::setGlobalOptions(XMLCharEncoding _characterEncoding, char _guessWideCharChars,setGlobalOptions2647,99619
char XMLNode::setGlobalOptions(XMLCharEncoding _characterEncoding, char _guessWideCharChars,XMLNode::setGlobalOptions2647,99619
XMLNode::XMLCharEncoding XMLNode::guessCharEncoding(void *buf,int l, char useXMLEncodingAttribute)guessCharEncoding2668,100714
XMLNode::XMLCharEncoding XMLNode::guessCharEncoding(void *buf,int l, char useXMLEncodingAttribute)XMLNode::guessCharEncoding2668,100714
#undef XML_isSPACECHARXML_isSPACECHAR2721,102832
static const char base64Fillchar = _CXML('='); // used to mark partial words at the endbase64Fillchar2727,103034
XMLCSTR base64EncodeTable=_CXML("ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/");base64EncodeTable2730,103172
const unsigned char base64DecodeTable[] = {base64DecodeTable2734,103435
XMLParserBase64Tool::~XMLParserBase64Tool(){ freeBuffer(); }~XMLParserBase64Tool2746,104475
XMLParserBase64Tool::~XMLParserBase64Tool(){ freeBuffer(); }XMLParserBase64Tool::~XMLParserBase64Tool2746,104475
void XMLParserBase64Tool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }freeBuffer2748,104537
void XMLParserBase64Tool::freeBuffer(){ if (buf) free(buf); buf=NULL; buflen=0; }XMLParserBase64Tool::freeBuffer2748,104537
int XMLParserBase64Tool::encodeLength(int inlen, char formatted)encodeLength2750,104620
int XMLParserBase64Tool::encodeLength(int inlen, char formatted)XMLParserBase64Tool::encodeLength2750,104620
XMLSTR XMLParserBase64Tool::encode(unsigned char *inbuf, unsigned int inlen, char formatted)encode2757,104776
XMLSTR XMLParserBase64Tool::encode(unsigned char *inbuf, unsigned int inlen, char formatted)XMLParserBase64Tool::encode2757,104776
unsigned int XMLParserBase64Tool::decodeSize(XMLCSTR data,XMLError *xe)decodeSize2792,106030
unsigned int XMLParserBase64Tool::decodeSize(XMLCSTR data,XMLError *xe)XMLParserBase64Tool::decodeSize2792,106030
unsigned char XMLParserBase64Tool::decode(XMLCSTR data, unsigned char *buf, int len, XMLError *xe)decode2814,106764
unsigned char XMLParserBase64Tool::decode(XMLCSTR data, unsigned char *buf, int len, XMLError *xe)XMLParserBase64Tool::decode2814,106764
#define BASE64DECODE_READ_NEXT_CHAR(BASE64DECODE_READ_NEXT_CHAR2823,106975
#undef BASE64DECODE_READ_NEXT_CHARBASE64DECODE_READ_NEXT_CHAR2872,109104
void XMLParserBase64Tool::alloc(int newsize)alloc2874,109140
void XMLParserBase64Tool::alloc(int newsize)XMLParserBase64Tool::alloc2874,109140
unsigned char *XMLParserBase64Tool::decode(XMLCSTR data, int *outlen, XMLError *xe)decode2880,109336
unsigned char *XMLParserBase64Tool::decode(XMLCSTR data, int *outlen, XMLError *xe)XMLParserBase64Tool::decode2880,109336

gpuwattch/basic_components.cc,437
double longer_channel_device_reduction(longer_channel_device_reduction37,1944
statsComponents operator+(const statsComponents & x, const statsComponents & y)operator +86,3367
statsComponents operator*(const statsComponents & x, double const * const y)operator *97,3575
statsDef operator+(const statsDef & x, const statsDef & y)operator +108,3766
statsDef operator*(const statsDef & x, double const * const y)operator *118,3968

gpuwattch/noc.cc,979
NoC::NoC(ParseXML *XML_interface, int ithNoC_, InputParameter* interface_ip_, double M_traffic_pattern_, double link_len_)NoC53,2540
NoC::NoC(ParseXML *XML_interface, int ithNoC_, InputParameter* interface_ip_, double M_traffic_pattern_, double link_len_)NoC::NoC53,2540
void NoC::init_router()init_router105,3950
void NoC::init_router()NoC::init_router105,3950
void NoC ::init_link_bus(double link_len_)init_link_bus122,4934
void NoC ::init_link_bus(double link_len_)NoC::init_link_bus122,4934
void NoC::computeEnergy(bool is_tdp)computeEnergy150,5827
void NoC::computeEnergy(bool is_tdp)NoC::computeEnergy150,5827
void NoC::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy226,9073
void NoC::displayEnergy(uint32_t indent,int plevel,bool is_tdp)NoC::displayEnergy226,9073
void NoC::set_noc_param()set_noc_param319,15826
void NoC::set_noc_param()NoC::set_noc_param319,15826
NoC ::~NoC(){~NoC372,17792
NoC ::~NoC(){NoC::~NoC372,17792

gpuwattch/XML_Parse.h,54845
#define XML_PARSE_H_XML_PARSE_H_40,2369
enum perf_count_t {perf_count_t69,3489
   TOT_INST=0,TOT_INST70,3510
   FP_INT,FP_INT71,3526
   IC_H,IC_H72,3538
   IC_M,IC_M73,3548
   DC_RH,DC_RH74,3558
   DC_RM,DC_RM75,3569
   DC_WH,DC_WH76,3580
   DC_WM,DC_WM77,3591
   TC_H,TC_H78,3602
   TC_M,TC_M79,3612
   CC_H,CC_H80,3622
   CC_M,CC_M81,3632
   SHRD_ACC,SHRD_ACC82,3642
   REG_RD,REG_RD83,3656
   REG_WR,REG_WR84,3668
   NON_REG_OPs,NON_REG_OPs85,3680
   SP_ACC,SP_ACC86,3697
   SFU_ACC,SFU_ACC87,3709
   FPU_ACC,FPU_ACC88,3722
   MEM_RD,MEM_RD89,3735
   MEM_WR,MEM_WR90,3747
   MEM_PRE,MEM_PRE91,3759
   L2_RH,L2_RH92,3772
   L2_RM,L2_RM93,3783
   L2_WH,L2_WH94,3794
   L2_WM,L2_WM95,3805
   NOC_A,NOC_A96,3816
   PIPE_A,PIPE_A97,3827
   IDLE_CORE_N,IDLE_CORE_N98,3839
   CONST_DYNAMICN,CONST_DYNAMICN99,3856
   NUM_PERFORMANCE_COUNTERSNUM_PERFORMANCE_COUNTERS100,3876
	int prediction_width;prediction_width104,3928
	int prediction_width;__anon11::prediction_width104,3928
	char prediction_scheme[20];prediction_scheme105,3952
	char prediction_scheme[20];__anon11::prediction_scheme105,3952
	int predictor_size;predictor_size106,3982
	int predictor_size;__anon11::predictor_size106,3982
	int predictor_entries;predictor_entries107,4004
	int predictor_entries;__anon11::predictor_entries107,4004
	int local_predictor_size[20];local_predictor_size108,4029
	int local_predictor_size[20];__anon11::local_predictor_size108,4029
	int local_predictor_entries;local_predictor_entries109,4061
	int local_predictor_entries;__anon11::local_predictor_entries109,4061
	int global_predictor_entries;global_predictor_entries110,4092
	int global_predictor_entries;__anon11::global_predictor_entries110,4092
	int global_predictor_bits;global_predictor_bits111,4124
	int global_predictor_bits;__anon11::global_predictor_bits111,4124
	int chooser_predictor_entries;chooser_predictor_entries112,4153
	int chooser_predictor_entries;__anon11::chooser_predictor_entries112,4153
	int chooser_predictor_bits;chooser_predictor_bits113,4186
	int chooser_predictor_bits;__anon11::chooser_predictor_bits113,4186
	double predictor_accesses;predictor_accesses114,4216
	double predictor_accesses;__anon11::predictor_accesses114,4216
} predictor_systemcore;predictor_systemcore115,4245
	int number_entries;number_entries117,4287
	int number_entries;__anon12::number_entries117,4287
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy118,4309
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon12::cache_policy118,4309
	double total_hits;total_hits119,4414
	double total_hits;__anon12::total_hits119,4414
	double total_accesses;total_accesses120,4435
	double total_accesses;__anon12::total_accesses120,4435
	double total_misses;total_misses121,4460
	double total_misses;__anon12::total_misses121,4460
	double conflicts;conflicts122,4483
	double conflicts;__anon12::conflicts122,4483
} itlb_systemcore;itlb_systemcore123,4503
	double icache_config[20];icache_config126,4551
	double icache_config[20];__anon13::icache_config126,4551
	int buffer_sizes[20];buffer_sizes127,4579
	int buffer_sizes[20];__anon13::buffer_sizes127,4579
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy128,4603
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon13::cache_policy128,4603
	double total_accesses;total_accesses130,4718
	double total_accesses;__anon13::total_accesses130,4718
	double read_accesses;read_accesses131,4743
	double read_accesses;__anon13::read_accesses131,4743
	double read_misses;read_misses132,4767
	double read_misses;__anon13::read_misses132,4767
	double replacements;replacements133,4789
	double replacements;__anon13::replacements133,4789
	double read_hits;read_hits134,4812
	double read_hits;__anon13::read_hits134,4812
	double total_hits;total_hits135,4832
	double total_hits;__anon13::total_hits135,4832
	double total_misses;total_misses136,4853
	double total_misses;__anon13::total_misses136,4853
	double miss_buffer_access;miss_buffer_access137,4876
	double miss_buffer_access;__anon13::miss_buffer_access137,4876
	double fill_buffer_accesses;fill_buffer_accesses138,4905
	double fill_buffer_accesses;__anon13::fill_buffer_accesses138,4905
	double prefetch_buffer_accesses;prefetch_buffer_accesses139,4936
	double prefetch_buffer_accesses;__anon13::prefetch_buffer_accesses139,4936
	double prefetch_buffer_writes;prefetch_buffer_writes140,4971
	double prefetch_buffer_writes;__anon13::prefetch_buffer_writes140,4971
	double prefetch_buffer_reads;prefetch_buffer_reads141,5004
	double prefetch_buffer_reads;__anon13::prefetch_buffer_reads141,5004
	double prefetch_buffer_hits;prefetch_buffer_hits142,5036
	double prefetch_buffer_hits;__anon13::prefetch_buffer_hits142,5036
	double conflicts;conflicts143,5067
	double conflicts;__anon13::conflicts143,5067
} icache_systemcore;icache_systemcore144,5087
	int number_entries;number_entries147,5137
	int number_entries;__anon14::number_entries147,5137
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy148,5159
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon14::cache_policy148,5159
	double total_accesses;total_accesses150,5274
	double total_accesses;__anon14::total_accesses150,5274
	double read_accesses;read_accesses151,5299
	double read_accesses;__anon14::read_accesses151,5299
	double write_accesses;write_accesses152,5323
	double write_accesses;__anon14::write_accesses152,5323
	double write_hits;write_hits153,5348
	double write_hits;__anon14::write_hits153,5348
	double read_hits;read_hits154,5369
	double read_hits;__anon14::read_hits154,5369
	double read_misses;read_misses155,5389
	double read_misses;__anon14::read_misses155,5389
	double write_misses;write_misses156,5411
	double write_misses;__anon14::write_misses156,5411
	double total_hits;total_hits157,5434
	double total_hits;__anon14::total_hits157,5434
	double total_misses;total_misses158,5455
	double total_misses;__anon14::total_misses158,5455
	double conflicts;conflicts159,5478
	double conflicts;__anon14::conflicts159,5478
} dtlb_systemcore;dtlb_systemcore160,5498
	double dcache_config[20];dcache_config163,5546
	double dcache_config[20];__anon15::dcache_config163,5546
	int buffer_sizes[20];buffer_sizes164,5574
	int buffer_sizes[20];__anon15::buffer_sizes164,5574
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy165,5598
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon15::cache_policy165,5598
	double total_accesses;total_accesses167,5713
	double total_accesses;__anon15::total_accesses167,5713
	double read_accesses;read_accesses168,5738
	double read_accesses;__anon15::read_accesses168,5738
	double write_accesses;write_accesses169,5762
	double write_accesses;__anon15::write_accesses169,5762
	double total_hits;total_hits170,5787
	double total_hits;__anon15::total_hits170,5787
	double total_misses;total_misses171,5808
	double total_misses;__anon15::total_misses171,5808
	double read_hits;read_hits172,5831
	double read_hits;__anon15::read_hits172,5831
	double write_hits;write_hits173,5851
	double write_hits;__anon15::write_hits173,5851
	double read_misses;read_misses174,5872
	double read_misses;__anon15::read_misses174,5872
	double write_misses;write_misses175,5894
	double write_misses;__anon15::write_misses175,5894
	double replacements;replacements176,5917
	double replacements;__anon15::replacements176,5917
	double write_backs;write_backs177,5940
	double write_backs;__anon15::write_backs177,5940
	double miss_buffer_access;miss_buffer_access178,5962
	double miss_buffer_access;__anon15::miss_buffer_access178,5962
	double fill_buffer_accesses;fill_buffer_accesses179,5991
	double fill_buffer_accesses;__anon15::fill_buffer_accesses179,5991
	double prefetch_buffer_accesses;prefetch_buffer_accesses180,6022
	double prefetch_buffer_accesses;__anon15::prefetch_buffer_accesses180,6022
	double prefetch_buffer_writes;prefetch_buffer_writes181,6057
	double prefetch_buffer_writes;__anon15::prefetch_buffer_writes181,6057
	double prefetch_buffer_reads;prefetch_buffer_reads182,6090
	double prefetch_buffer_reads;__anon15::prefetch_buffer_reads182,6090
	double prefetch_buffer_hits;prefetch_buffer_hits183,6122
	double prefetch_buffer_hits;__anon15::prefetch_buffer_hits183,6122
	double wbb_writes;wbb_writes184,6153
	double wbb_writes;__anon15::wbb_writes184,6153
	double wbb_reads;wbb_reads185,6174
	double wbb_reads;__anon15::wbb_reads185,6174
	double conflicts;conflicts186,6194
	double conflicts;__anon15::conflicts186,6194
} dcache_systemcore;dcache_systemcore187,6214
	int BTB_config[20];BTB_config190,6264
	int BTB_config[20];__anon16::BTB_config190,6264
	double total_accesses;total_accesses192,6296
	double total_accesses;__anon16::total_accesses192,6296
	double read_accesses;read_accesses193,6321
	double read_accesses;__anon16::read_accesses193,6321
	double write_accesses;write_accesses194,6345
	double write_accesses;__anon16::write_accesses194,6345
	double total_hits;total_hits195,6370
	double total_hits;__anon16::total_hits195,6370
	double total_misses;total_misses196,6391
	double total_misses;__anon16::total_misses196,6391
	double read_hits;read_hits197,6414
	double read_hits;__anon16::read_hits197,6414
	double write_hits;write_hits198,6434
	double write_hits;__anon16::write_hits198,6434
	double read_misses;read_misses199,6455
	double read_misses;__anon16::read_misses199,6455
	double write_misses;write_misses200,6477
	double write_misses;__anon16::write_misses200,6477
	double replacements;replacements201,6500
	double replacements;__anon16::replacements201,6500
} BTB_systemcore;BTB_systemcore202,6523
	int clock_rate;clock_rate205,6607
	int clock_rate;__anon17::clock_rate205,6607
	bool opt_local;opt_local206,6625
	bool opt_local;__anon17::opt_local206,6625
	bool x86;x86207,6643
	bool x86;__anon17::x86207,6643
	int machine_bits;machine_bits208,6655
	int machine_bits;__anon17::machine_bits208,6655
	int virtual_address_width;virtual_address_width209,6675
	int virtual_address_width;__anon17::virtual_address_width209,6675
	int physical_address_width;physical_address_width210,6704
	int physical_address_width;__anon17::physical_address_width210,6704
	int opcode_width;opcode_width211,6734
	int opcode_width;__anon17::opcode_width211,6734
	int micro_opcode_width;micro_opcode_width212,6754
	int micro_opcode_width;__anon17::micro_opcode_width212,6754
	int instruction_length;instruction_length213,6780
	int instruction_length;__anon17::instruction_length213,6780
	int machine_type;machine_type214,6806
	int machine_type;__anon17::machine_type214,6806
	int internal_datapath_width;internal_datapath_width215,6826
	int internal_datapath_width;__anon17::internal_datapath_width215,6826
	int number_hardware_threads;number_hardware_threads216,6857
	int number_hardware_threads;__anon17::number_hardware_threads216,6857
	int fetch_width;fetch_width217,6888
	int fetch_width;__anon17::fetch_width217,6888
	int number_instruction_fetch_ports;number_instruction_fetch_ports218,6907
	int number_instruction_fetch_ports;__anon17::number_instruction_fetch_ports218,6907
	int decode_width;decode_width219,6945
	int decode_width;__anon17::decode_width219,6945
	int issue_width;issue_width220,6965
	int issue_width;__anon17::issue_width220,6965
	int peak_issue_width;peak_issue_width221,6984
	int peak_issue_width;__anon17::peak_issue_width221,6984
	int commit_width;commit_width222,7008
	int commit_width;__anon17::commit_width222,7008
	int pipelines_per_core[20];pipelines_per_core223,7028
	int pipelines_per_core[20];__anon17::pipelines_per_core223,7028
	int pipeline_depth[20];pipeline_depth224,7058
	int pipeline_depth[20];__anon17::pipeline_depth224,7058
	char FPU[20];FPU225,7084
	char FPU[20];__anon17::FPU225,7084
	char divider_multiplier[20];divider_multiplier226,7100
	char divider_multiplier[20];__anon17::divider_multiplier226,7100
	int ALU_per_core;ALU_per_core227,7131
	int ALU_per_core;__anon17::ALU_per_core227,7131
	double FPU_per_core;FPU_per_core228,7151
	double FPU_per_core;__anon17::FPU_per_core228,7151
	int MUL_per_core;MUL_per_core229,7174
	int MUL_per_core;__anon17::MUL_per_core229,7174
	int instruction_buffer_size;instruction_buffer_size230,7194
	int instruction_buffer_size;__anon17::instruction_buffer_size230,7194
	int decoded_stream_buffer_size;decoded_stream_buffer_size231,7225
	int decoded_stream_buffer_size;__anon17::decoded_stream_buffer_size231,7225
	int instruction_window_scheme;instruction_window_scheme232,7259
	int instruction_window_scheme;__anon17::instruction_window_scheme232,7259
	int instruction_window_size;instruction_window_size233,7292
	int instruction_window_size;__anon17::instruction_window_size233,7292
	int fp_instruction_window_size;fp_instruction_window_size234,7323
	int fp_instruction_window_size;__anon17::fp_instruction_window_size234,7323
	int ROB_size;ROB_size235,7357
	int ROB_size;__anon17::ROB_size235,7357
	int archi_Regs_IRF_size;archi_Regs_IRF_size236,7373
	int archi_Regs_IRF_size;__anon17::archi_Regs_IRF_size236,7373
	int archi_Regs_FRF_size;archi_Regs_FRF_size237,7400
	int archi_Regs_FRF_size;__anon17::archi_Regs_FRF_size237,7400
	int phy_Regs_IRF_size;phy_Regs_IRF_size238,7427
	int phy_Regs_IRF_size;__anon17::phy_Regs_IRF_size238,7427
	int phy_Regs_FRF_size;phy_Regs_FRF_size239,7452
	int phy_Regs_FRF_size;__anon17::phy_Regs_FRF_size239,7452
	int rename_scheme;rename_scheme240,7477
	int rename_scheme;__anon17::rename_scheme240,7477
	int register_windows_size;register_windows_size241,7498
	int register_windows_size;__anon17::register_windows_size241,7498
	char LSU_order[20];LSU_order242,7527
	char LSU_order[20];__anon17::LSU_order242,7527
	int store_buffer_size;store_buffer_size243,7549
	int store_buffer_size;__anon17::store_buffer_size243,7549
	int load_buffer_size;load_buffer_size244,7574
	int load_buffer_size;__anon17::load_buffer_size244,7574
	int memory_ports;memory_ports245,7598
	int memory_ports;__anon17::memory_ports245,7598
	char Dcache_dual_pump[20];Dcache_dual_pump246,7618
	char Dcache_dual_pump[20];__anon17::Dcache_dual_pump246,7618
	int RAS_size;RAS_size247,7647
	int RAS_size;__anon17::RAS_size247,7647
	int fp_issue_width;fp_issue_width248,7663
	int fp_issue_width;__anon17::fp_issue_width248,7663
	int prediction_width;prediction_width249,7685
	int prediction_width;__anon17::prediction_width249,7685
	int number_of_BTB;number_of_BTB250,7709
	int number_of_BTB;__anon17::number_of_BTB250,7709
	int number_of_BPT;number_of_BPT251,7730
	int number_of_BPT;__anon17::number_of_BPT251,7730
	bool gpgpu_clock_gated_lanes;gpgpu_clock_gated_lanes252,7751
	bool gpgpu_clock_gated_lanes;__anon17::gpgpu_clock_gated_lanes252,7751
	double total_instructions;total_instructions255,7832
	double total_instructions;__anon17::total_instructions255,7832
	double int_instructions;int_instructions256,7861
	double int_instructions;__anon17::int_instructions256,7861
	double fp_instructions;fp_instructions257,7888
	double fp_instructions;__anon17::fp_instructions257,7888
	double branch_instructions;branch_instructions258,7914
	double branch_instructions;__anon17::branch_instructions258,7914
	double branch_mispredictions;branch_mispredictions259,7944
	double branch_mispredictions;__anon17::branch_mispredictions259,7944
	double committed_instructions;committed_instructions260,7976
	double committed_instructions;__anon17::committed_instructions260,7976
	double committed_int_instructions;committed_int_instructions261,8009
	double committed_int_instructions;__anon17::committed_int_instructions261,8009
	double committed_fp_instructions;committed_fp_instructions262,8046
	double committed_fp_instructions;__anon17::committed_fp_instructions262,8046
	double load_instructions;load_instructions263,8082
	double load_instructions;__anon17::load_instructions263,8082
	double store_instructions;store_instructions264,8110
	double store_instructions;__anon17::store_instructions264,8110
	double total_cycles;total_cycles265,8139
	double total_cycles;__anon17::total_cycles265,8139
	double idle_cycles;idle_cycles266,8162
	double idle_cycles;__anon17::idle_cycles266,8162
	double busy_cycles;busy_cycles267,8184
	double busy_cycles;__anon17::busy_cycles267,8184
	double instruction_buffer_reads;instruction_buffer_reads268,8206
	double instruction_buffer_reads;__anon17::instruction_buffer_reads268,8206
	double instruction_buffer_write;instruction_buffer_write269,8241
	double instruction_buffer_write;__anon17::instruction_buffer_write269,8241
	double ROB_reads;ROB_reads270,8276
	double ROB_reads;__anon17::ROB_reads270,8276
	double ROB_writes;ROB_writes271,8296
	double ROB_writes;__anon17::ROB_writes271,8296
	double rename_accesses;rename_accesses272,8317
	double rename_accesses;__anon17::rename_accesses272,8317
	double fp_rename_accesses;fp_rename_accesses273,8343
	double fp_rename_accesses;__anon17::fp_rename_accesses273,8343
	double rename_reads;rename_reads274,8372
	double rename_reads;__anon17::rename_reads274,8372
	double rename_writes;rename_writes275,8395
	double rename_writes;__anon17::rename_writes275,8395
	double fp_rename_reads;fp_rename_reads276,8419
	double fp_rename_reads;__anon17::fp_rename_reads276,8419
	double fp_rename_writes;fp_rename_writes277,8445
	double fp_rename_writes;__anon17::fp_rename_writes277,8445
	double inst_window_reads;inst_window_reads278,8472
	double inst_window_reads;__anon17::inst_window_reads278,8472
	double inst_window_writes;inst_window_writes279,8500
	double inst_window_writes;__anon17::inst_window_writes279,8500
	double inst_window_wakeup_accesses;inst_window_wakeup_accesses280,8529
	double inst_window_wakeup_accesses;__anon17::inst_window_wakeup_accesses280,8529
	double inst_window_selections;inst_window_selections281,8567
	double inst_window_selections;__anon17::inst_window_selections281,8567
	double fp_inst_window_reads;fp_inst_window_reads282,8600
	double fp_inst_window_reads;__anon17::fp_inst_window_reads282,8600
	double fp_inst_window_writes;fp_inst_window_writes283,8631
	double fp_inst_window_writes;__anon17::fp_inst_window_writes283,8631
	double fp_inst_window_wakeup_accesses;fp_inst_window_wakeup_accesses284,8663
	double fp_inst_window_wakeup_accesses;__anon17::fp_inst_window_wakeup_accesses284,8663
	double fp_inst_window_selections;fp_inst_window_selections285,8704
	double fp_inst_window_selections;__anon17::fp_inst_window_selections285,8704
	double archi_int_regfile_reads;archi_int_regfile_reads286,8740
	double archi_int_regfile_reads;__anon17::archi_int_regfile_reads286,8740
	double archi_float_regfile_reads;archi_float_regfile_reads287,8774
	double archi_float_regfile_reads;__anon17::archi_float_regfile_reads287,8774
	double phy_int_regfile_reads;phy_int_regfile_reads288,8810
	double phy_int_regfile_reads;__anon17::phy_int_regfile_reads288,8810
	double phy_float_regfile_reads;phy_float_regfile_reads289,8842
	double phy_float_regfile_reads;__anon17::phy_float_regfile_reads289,8842
	double phy_int_regfile_writes;phy_int_regfile_writes290,8876
	double phy_int_regfile_writes;__anon17::phy_int_regfile_writes290,8876
	double phy_float_regfile_writes;phy_float_regfile_writes291,8909
	double phy_float_regfile_writes;__anon17::phy_float_regfile_writes291,8909
	double archi_int_regfile_writes;archi_int_regfile_writes292,8944
	double archi_int_regfile_writes;__anon17::archi_int_regfile_writes292,8944
	double archi_float_regfile_writes;archi_float_regfile_writes293,8979
	double archi_float_regfile_writes;__anon17::archi_float_regfile_writes293,8979
	double int_regfile_reads;int_regfile_reads294,9016
	double int_regfile_reads;__anon17::int_regfile_reads294,9016
	double float_regfile_reads;float_regfile_reads295,9044
	double float_regfile_reads;__anon17::float_regfile_reads295,9044
	double int_regfile_writes;int_regfile_writes296,9074
	double int_regfile_writes;__anon17::int_regfile_writes296,9074
	double float_regfile_writes;float_regfile_writes297,9103
	double float_regfile_writes;__anon17::float_regfile_writes297,9103
	double non_rf_operands;non_rf_operands298,9134
	double non_rf_operands;__anon17::non_rf_operands298,9134
	double windowed_reg_accesses;windowed_reg_accesses299,9160
	double windowed_reg_accesses;__anon17::windowed_reg_accesses299,9160
	double windowed_reg_transports;windowed_reg_transports300,9192
	double windowed_reg_transports;__anon17::windowed_reg_transports300,9192
	double function_calls;function_calls301,9226
	double function_calls;__anon17::function_calls301,9226
	double context_switches;context_switches302,9251
	double context_switches;__anon17::context_switches302,9251
	double ialu_accesses;ialu_accesses303,9278
	double ialu_accesses;__anon17::ialu_accesses303,9278
	double fpu_accesses;fpu_accesses304,9302
	double fpu_accesses;__anon17::fpu_accesses304,9302
	double mul_accesses;mul_accesses305,9325
	double mul_accesses;__anon17::mul_accesses305,9325
	double sp_average_active_lanes;sp_average_active_lanes306,9348
	double sp_average_active_lanes;__anon17::sp_average_active_lanes306,9348
	double sfu_average_active_lanes;sfu_average_active_lanes307,9382
	double sfu_average_active_lanes;__anon17::sfu_average_active_lanes307,9382
	double cdb_alu_accesses;cdb_alu_accesses308,9417
	double cdb_alu_accesses;__anon17::cdb_alu_accesses308,9417
	double cdb_mul_accesses;cdb_mul_accesses309,9444
	double cdb_mul_accesses;__anon17::cdb_mul_accesses309,9444
	double cdb_fpu_accesses;cdb_fpu_accesses310,9471
	double cdb_fpu_accesses;__anon17::cdb_fpu_accesses310,9471
	double load_buffer_reads;load_buffer_reads311,9498
	double load_buffer_reads;__anon17::load_buffer_reads311,9498
	double load_buffer_writes;load_buffer_writes312,9526
	double load_buffer_writes;__anon17::load_buffer_writes312,9526
	double load_buffer_cams;load_buffer_cams313,9555
	double load_buffer_cams;__anon17::load_buffer_cams313,9555
	double store_buffer_reads;store_buffer_reads314,9582
	double store_buffer_reads;__anon17::store_buffer_reads314,9582
	double store_buffer_writes;store_buffer_writes315,9611
	double store_buffer_writes;__anon17::store_buffer_writes315,9611
	double store_buffer_cams;store_buffer_cams316,9641
	double store_buffer_cams;__anon17::store_buffer_cams316,9641
	double store_buffer_forwards;store_buffer_forwards317,9669
	double store_buffer_forwards;__anon17::store_buffer_forwards317,9669
	double main_memory_access;main_memory_access318,9701
	double main_memory_access;__anon17::main_memory_access318,9701
	double main_memory_read;main_memory_read319,9730
	double main_memory_read;__anon17::main_memory_read319,9730
	double main_memory_write;main_memory_write320,9757
	double main_memory_write;__anon17::main_memory_write320,9757
	double pipeline_duty_cycle;pipeline_duty_cycle321,9785
	double pipeline_duty_cycle;__anon17::pipeline_duty_cycle321,9785
	double IFU_duty_cycle ;IFU_duty_cycle323,9817
	double IFU_duty_cycle ;__anon17::IFU_duty_cycle323,9817
	double BR_duty_cycle ;BR_duty_cycle324,9843
	double BR_duty_cycle ;__anon17::BR_duty_cycle324,9843
	double LSU_duty_cycle ;LSU_duty_cycle325,9868
	double LSU_duty_cycle ;__anon17::LSU_duty_cycle325,9868
	double MemManU_I_duty_cycle;MemManU_I_duty_cycle326,9894
	double MemManU_I_duty_cycle;__anon17::MemManU_I_duty_cycle326,9894
	double MemManU_D_duty_cycle ;MemManU_D_duty_cycle327,9925
	double MemManU_D_duty_cycle ;__anon17::MemManU_D_duty_cycle327,9925
	double ALU_duty_cycle ;ALU_duty_cycle328,9957
	double ALU_duty_cycle ;__anon17::ALU_duty_cycle328,9957
	double MUL_duty_cycle ;MUL_duty_cycle329,9983
	double MUL_duty_cycle ;__anon17::MUL_duty_cycle329,9983
	double FPU_duty_cycle ;FPU_duty_cycle330,10009
	double FPU_duty_cycle ;__anon17::FPU_duty_cycle330,10009
	double ALU_cdb_duty_cycle ;ALU_cdb_duty_cycle331,10035
	double ALU_cdb_duty_cycle ;__anon17::ALU_cdb_duty_cycle331,10035
	double MUL_cdb_duty_cycle ;MUL_cdb_duty_cycle332,10065
	double MUL_cdb_duty_cycle ;__anon17::MUL_cdb_duty_cycle332,10065
	double FPU_cdb_duty_cycle ;FPU_cdb_duty_cycle333,10095
	double FPU_cdb_duty_cycle ;__anon17::FPU_cdb_duty_cycle333,10095
	double num_idle_cores;num_idle_cores335,10127
	double num_idle_cores;__anon17::num_idle_cores335,10127
	int rf_banks;// (4)rf_banks338,10156
	int rf_banks;// (4)__anon17::rf_banks338,10156
   int simd_width;// (8)simd_width339,10178
   int simd_width;// (8)__anon17::simd_width339,10178
   int collector_units;// (4)collector_units340,10204
   int collector_units;// (4)__anon17::collector_units340,10204
   double core_clock_ratio;// (2.0)core_clock_ratio341,10235
   double core_clock_ratio;// (2.0)__anon17::core_clock_ratio341,10235
   int warp_size;// (32) warp_size342,10272
   int warp_size;// (32) __anon17::warp_size342,10272
	predictor_systemcore predictor;predictor345,10352
	predictor_systemcore predictor;__anon17::predictor345,10352
	itlb_systemcore itlb;itlb346,10386
	itlb_systemcore itlb;__anon17::itlb346,10386
	icache_systemcore icache;icache347,10410
	icache_systemcore icache;__anon17::icache347,10410
	dtlb_systemcore dtlb;dtlb348,10438
	dtlb_systemcore dtlb;__anon17::dtlb348,10438
	dcache_systemcore dcache;dcache349,10462
	dcache_systemcore dcache;__anon17::dcache349,10462
	dcache_systemcore ccache;ccache350,10490
	dcache_systemcore ccache;__anon17::ccache350,10490
	dcache_systemcore tcache;tcache351,10518
	dcache_systemcore tcache;__anon17::tcache351,10518
	dcache_systemcore sharedmemory; // added by Jingwensharedmemory352,10546
	dcache_systemcore sharedmemory; // added by Jingwen__anon17::sharedmemory352,10546
	BTB_systemcore BTB;BTB353,10600
	BTB_systemcore BTB;__anon17::BTB353,10600
} system_core;system_core355,10624
	int Directory_type;Directory_type358,10668
	int Directory_type;__anon18::Directory_type358,10668
	double Dir_config[20];Dir_config359,10690
	double Dir_config[20];__anon18::Dir_config359,10690
	int buffer_sizes[20];buffer_sizes360,10715
	int buffer_sizes[20];__anon18::buffer_sizes360,10715
	int clockrate;clockrate361,10739
	int clockrate;__anon18::clockrate361,10739
	int ports[20];ports362,10756
	int ports[20];__anon18::ports362,10756
	int device_type;device_type363,10773
	int device_type;__anon18::device_type363,10773
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy364,10792
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon18::cache_policy364,10792
	char threeD_stack[20];threeD_stack365,10897
	char threeD_stack[20];__anon18::threeD_stack365,10897
	double total_accesses;total_accesses367,10932
	double total_accesses;__anon18::total_accesses367,10932
	double read_accesses;read_accesses368,10957
	double read_accesses;__anon18::read_accesses368,10957
	double write_accesses;write_accesses369,10981
	double write_accesses;__anon18::write_accesses369,10981
	double read_misses;read_misses370,11006
	double read_misses;__anon18::read_misses370,11006
	double write_misses;write_misses371,11028
	double write_misses;__anon18::write_misses371,11028
	double conflicts;conflicts372,11051
	double conflicts;__anon18::conflicts372,11051
	double duty_cycle;duty_cycle373,11071
	double duty_cycle;__anon18::duty_cycle373,11071
} system_L1Directory;system_L1Directory374,11092
	int Directory_type;Directory_type377,11143
	int Directory_type;__anon19::Directory_type377,11143
	double Dir_config[20];Dir_config378,11165
	double Dir_config[20];__anon19::Dir_config378,11165
	int buffer_sizes[20];buffer_sizes379,11190
	int buffer_sizes[20];__anon19::buffer_sizes379,11190
	int clockrate;clockrate380,11214
	int clockrate;__anon19::clockrate380,11214
	int ports[20];ports381,11231
	int ports[20];__anon19::ports381,11231
	int device_type;device_type382,11248
	int device_type;__anon19::device_type382,11248
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy383,11267
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon19::cache_policy383,11267
	char threeD_stack[20];threeD_stack384,11372
	char threeD_stack[20];__anon19::threeD_stack384,11372
	double total_accesses;total_accesses386,11407
	double total_accesses;__anon19::total_accesses386,11407
	double read_accesses;read_accesses387,11432
	double read_accesses;__anon19::read_accesses387,11432
	double write_accesses;write_accesses388,11456
	double write_accesses;__anon19::write_accesses388,11456
	double read_misses;read_misses389,11481
	double read_misses;__anon19::read_misses389,11481
	double write_misses;write_misses390,11503
	double write_misses;__anon19::write_misses390,11503
	double conflicts;conflicts391,11526
	double conflicts;__anon19::conflicts391,11526
	double duty_cycle;duty_cycle392,11546
	double duty_cycle;__anon19::duty_cycle392,11546
} system_L2Directory;system_L2Directory393,11567
	double L2_config[20];L2_config396,11618
	double L2_config[20];__anon20::L2_config396,11618
	int clockrate;clockrate397,11642
	int clockrate;__anon20::clockrate397,11642
	int ports[20];ports398,11659
	int ports[20];__anon20::ports398,11659
	int device_type;device_type399,11676
	int device_type;__anon20::device_type399,11676
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy400,11695
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon20::cache_policy400,11695
	char threeD_stack[20];threeD_stack401,11800
	char threeD_stack[20];__anon20::threeD_stack401,11800
	int buffer_sizes[20];buffer_sizes402,11825
	int buffer_sizes[20];__anon20::buffer_sizes402,11825
	double total_accesses;total_accesses404,11859
	double total_accesses;__anon20::total_accesses404,11859
	double read_accesses;read_accesses405,11884
	double read_accesses;__anon20::read_accesses405,11884
	double write_accesses;write_accesses406,11908
	double write_accesses;__anon20::write_accesses406,11908
	double total_hits;total_hits407,11933
	double total_hits;__anon20::total_hits407,11933
	double total_misses;total_misses408,11954
	double total_misses;__anon20::total_misses408,11954
	double read_hits;read_hits409,11977
	double read_hits;__anon20::read_hits409,11977
	double write_hits;write_hits410,11997
	double write_hits;__anon20::write_hits410,11997
	double read_misses;read_misses411,12018
	double read_misses;__anon20::read_misses411,12018
	double write_misses;write_misses412,12040
	double write_misses;__anon20::write_misses412,12040
	double replacements;replacements413,12063
	double replacements;__anon20::replacements413,12063
	double write_backs;write_backs414,12086
	double write_backs;__anon20::write_backs414,12086
	double miss_buffer_accesses;miss_buffer_accesses415,12108
	double miss_buffer_accesses;__anon20::miss_buffer_accesses415,12108
	double fill_buffer_accesses;fill_buffer_accesses416,12139
	double fill_buffer_accesses;__anon20::fill_buffer_accesses416,12139
	double prefetch_buffer_accesses;prefetch_buffer_accesses417,12170
	double prefetch_buffer_accesses;__anon20::prefetch_buffer_accesses417,12170
	double prefetch_buffer_writes;prefetch_buffer_writes418,12205
	double prefetch_buffer_writes;__anon20::prefetch_buffer_writes418,12205
	double prefetch_buffer_reads;prefetch_buffer_reads419,12238
	double prefetch_buffer_reads;__anon20::prefetch_buffer_reads419,12238
	double prefetch_buffer_hits;prefetch_buffer_hits420,12270
	double prefetch_buffer_hits;__anon20::prefetch_buffer_hits420,12270
	double wbb_writes;wbb_writes421,12301
	double wbb_writes;__anon20::wbb_writes421,12301
	double wbb_reads;wbb_reads422,12322
	double wbb_reads;__anon20::wbb_reads422,12322
	double conflicts;conflicts423,12342
	double conflicts;__anon20::conflicts423,12342
	double duty_cycle;duty_cycle424,12362
	double duty_cycle;__anon20::duty_cycle424,12362
	bool   merged_dir;merged_dir426,12385
	bool   merged_dir;__anon20::merged_dir426,12385
	double homenode_read_accesses;homenode_read_accesses427,12406
	double homenode_read_accesses;__anon20::homenode_read_accesses427,12406
	double homenode_write_accesses;homenode_write_accesses428,12439
	double homenode_write_accesses;__anon20::homenode_write_accesses428,12439
	double homenode_read_hits;homenode_read_hits429,12473
	double homenode_read_hits;__anon20::homenode_read_hits429,12473
	double homenode_write_hits;homenode_write_hits430,12502
	double homenode_write_hits;__anon20::homenode_write_hits430,12502
	double homenode_read_misses;homenode_read_misses431,12532
	double homenode_read_misses;__anon20::homenode_read_misses431,12532
	double homenode_write_misses;homenode_write_misses432,12563
	double homenode_write_misses;__anon20::homenode_write_misses432,12563
	double dir_duty_cycle;dir_duty_cycle433,12595
	double dir_duty_cycle;__anon20::dir_duty_cycle433,12595
} system_L2;system_L2434,12620
	double L3_config[20];L3_config437,12662
	double L3_config[20];__anon21::L3_config437,12662
	int clockrate;clockrate438,12686
	int clockrate;__anon21::clockrate438,12686
	int ports[20];ports439,12703
	int ports[20];__anon21::ports439,12703
	int device_type;device_type440,12720
	int device_type;__anon21::device_type440,12720
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocatecache_policy441,12739
	int cache_policy;//0 no write or write-though with non-write allocate;1 write-back with write-allocate__anon21::cache_policy441,12739
	char threeD_stack[20];threeD_stack442,12844
	char threeD_stack[20];__anon21::threeD_stack442,12844
	int buffer_sizes[20];buffer_sizes443,12869
	int buffer_sizes[20];__anon21::buffer_sizes443,12869
	double total_accesses;total_accesses445,12903
	double total_accesses;__anon21::total_accesses445,12903
	double read_accesses;read_accesses446,12928
	double read_accesses;__anon21::read_accesses446,12928
	double write_accesses;write_accesses447,12952
	double write_accesses;__anon21::write_accesses447,12952
	double total_hits;total_hits448,12977
	double total_hits;__anon21::total_hits448,12977
	double total_misses;total_misses449,12998
	double total_misses;__anon21::total_misses449,12998
	double read_hits;read_hits450,13021
	double read_hits;__anon21::read_hits450,13021
	double write_hits;write_hits451,13041
	double write_hits;__anon21::write_hits451,13041
	double read_misses;read_misses452,13062
	double read_misses;__anon21::read_misses452,13062
	double write_misses;write_misses453,13084
	double write_misses;__anon21::write_misses453,13084
	double replacements;replacements454,13107
	double replacements;__anon21::replacements454,13107
	double write_backs;write_backs455,13130
	double write_backs;__anon21::write_backs455,13130
	double miss_buffer_accesses;miss_buffer_accesses456,13152
	double miss_buffer_accesses;__anon21::miss_buffer_accesses456,13152
	double fill_buffer_accesses;fill_buffer_accesses457,13183
	double fill_buffer_accesses;__anon21::fill_buffer_accesses457,13183
	double prefetch_buffer_accesses;prefetch_buffer_accesses458,13214
	double prefetch_buffer_accesses;__anon21::prefetch_buffer_accesses458,13214
	double prefetch_buffer_writes;prefetch_buffer_writes459,13249
	double prefetch_buffer_writes;__anon21::prefetch_buffer_writes459,13249
	double prefetch_buffer_reads;prefetch_buffer_reads460,13282
	double prefetch_buffer_reads;__anon21::prefetch_buffer_reads460,13282
	double prefetch_buffer_hits;prefetch_buffer_hits461,13314
	double prefetch_buffer_hits;__anon21::prefetch_buffer_hits461,13314
	double wbb_writes;wbb_writes462,13345
	double wbb_writes;__anon21::wbb_writes462,13345
	double wbb_reads;wbb_reads463,13366
	double wbb_reads;__anon21::wbb_reads463,13366
	double conflicts;conflicts464,13386
	double conflicts;__anon21::conflicts464,13386
	double duty_cycle;duty_cycle465,13406
	double duty_cycle;__anon21::duty_cycle465,13406
	bool   merged_dir;merged_dir467,13429
	bool   merged_dir;__anon21::merged_dir467,13429
	double homenode_read_accesses;homenode_read_accesses468,13450
	double homenode_read_accesses;__anon21::homenode_read_accesses468,13450
	double homenode_write_accesses;homenode_write_accesses469,13483
	double homenode_write_accesses;__anon21::homenode_write_accesses469,13483
	double homenode_read_hits;homenode_read_hits470,13517
	double homenode_read_hits;__anon21::homenode_read_hits470,13517
	double homenode_write_hits;homenode_write_hits471,13546
	double homenode_write_hits;__anon21::homenode_write_hits471,13546
	double homenode_read_misses;homenode_read_misses472,13576
	double homenode_read_misses;__anon21::homenode_read_misses472,13576
	double homenode_write_misses;homenode_write_misses473,13607
	double homenode_write_misses;__anon21::homenode_write_misses473,13607
	double dir_duty_cycle;dir_duty_cycle474,13639
	double dir_duty_cycle;__anon21::dir_duty_cycle474,13639
} system_L3;system_L3475,13664
	int number_of_inputs_of_crossbars;number_of_inputs_of_crossbars478,13706
	int number_of_inputs_of_crossbars;__anon22::number_of_inputs_of_crossbars478,13706
	int number_of_outputs_of_crossbars;number_of_outputs_of_crossbars479,13743
	int number_of_outputs_of_crossbars;__anon22::number_of_outputs_of_crossbars479,13743
	int flit_bits;flit_bits480,13781
	int flit_bits;__anon22::flit_bits480,13781
	int input_buffer_entries_per_port;input_buffer_entries_per_port481,13798
	int input_buffer_entries_per_port;__anon22::input_buffer_entries_per_port481,13798
	int ports_of_input_buffer[20];ports_of_input_buffer482,13835
	int ports_of_input_buffer[20];__anon22::ports_of_input_buffer482,13835
	double crossbar_accesses;crossbar_accesses484,13878
	double crossbar_accesses;__anon22::crossbar_accesses484,13878
} xbar0_systemNoC;xbar0_systemNoC485,13906
	int clockrate;clockrate488,13954
	int clockrate;__anon23::clockrate488,13954
	bool type;type489,13971
	bool type;__anon23::type489,13971
	bool has_global_link;has_global_link490,13984
	bool has_global_link;__anon23::has_global_link490,13984
	char topology[20];topology491,14008
	char topology[20];__anon23::topology491,14008
	int horizontal_nodes;horizontal_nodes492,14029
	int horizontal_nodes;__anon23::horizontal_nodes492,14029
	int vertical_nodes;vertical_nodes493,14053
	int vertical_nodes;__anon23::vertical_nodes493,14053
	int link_throughput;link_throughput494,14075
	int link_throughput;__anon23::link_throughput494,14075
	int link_latency;link_latency495,14098
	int link_latency;__anon23::link_latency495,14098
	int input_ports;input_ports496,14118
	int input_ports;__anon23::input_ports496,14118
	int output_ports;output_ports497,14137
	int output_ports;__anon23::output_ports497,14137
	int virtual_channel_per_port;virtual_channel_per_port498,14157
	int virtual_channel_per_port;__anon23::virtual_channel_per_port498,14157
	int flit_bits;flit_bits499,14189
	int flit_bits;__anon23::flit_bits499,14189
	int input_buffer_entries_per_vc;input_buffer_entries_per_vc500,14206
	int input_buffer_entries_per_vc;__anon23::input_buffer_entries_per_vc500,14206
	int ports_of_input_buffer[20];ports_of_input_buffer501,14241
	int ports_of_input_buffer[20];__anon23::ports_of_input_buffer501,14241
	int dual_pump;dual_pump502,14274
	int dual_pump;__anon23::dual_pump502,14274
	int number_of_crossbars;number_of_crossbars503,14291
	int number_of_crossbars;__anon23::number_of_crossbars503,14291
	char crossbar_type[20];crossbar_type504,14318
	char crossbar_type[20];__anon23::crossbar_type504,14318
	char crosspoint_type[20];crosspoint_type505,14344
	char crosspoint_type[20];__anon23::crosspoint_type505,14344
	xbar0_systemNoC xbar0;xbar0506,14372
	xbar0_systemNoC xbar0;__anon23::xbar0506,14372
	int arbiter_type;arbiter_type507,14397
	int arbiter_type;__anon23::arbiter_type507,14397
	double chip_coverage;chip_coverage508,14417
	double chip_coverage;__anon23::chip_coverage508,14417
	double total_accesses;total_accesses510,14451
	double total_accesses;__anon23::total_accesses510,14451
	double duty_cycle;duty_cycle511,14476
	double duty_cycle;__anon23::duty_cycle511,14476
	double route_over_perc;route_over_perc512,14497
	double route_over_perc;__anon23::route_over_perc512,14497
} system_NoC;system_NoC513,14523
	int mem_tech_node;mem_tech_node516,14566
	int mem_tech_node;__anon24::mem_tech_node516,14566
	int device_clock;device_clock517,14587
	int device_clock;__anon24::device_clock517,14587
	int peak_transfer_rate;peak_transfer_rate518,14607
	int peak_transfer_rate;__anon24::peak_transfer_rate518,14607
	int internal_prefetch_of_DRAM_chip;internal_prefetch_of_DRAM_chip519,14633
	int internal_prefetch_of_DRAM_chip;__anon24::internal_prefetch_of_DRAM_chip519,14633
	int capacity_per_channel;capacity_per_channel520,14671
	int capacity_per_channel;__anon24::capacity_per_channel520,14671
	int number_ranks;number_ranks521,14699
	int number_ranks;__anon24::number_ranks521,14699
	int num_banks_of_DRAM_chip;num_banks_of_DRAM_chip522,14719
	int num_banks_of_DRAM_chip;__anon24::num_banks_of_DRAM_chip522,14719
	int Block_width_of_DRAM_chip;Block_width_of_DRAM_chip523,14749
	int Block_width_of_DRAM_chip;__anon24::Block_width_of_DRAM_chip523,14749
	int output_width_of_DRAM_chip;output_width_of_DRAM_chip524,14781
	int output_width_of_DRAM_chip;__anon24::output_width_of_DRAM_chip524,14781
	int page_size_of_DRAM_chip;page_size_of_DRAM_chip525,14814
	int page_size_of_DRAM_chip;__anon24::page_size_of_DRAM_chip525,14814
	int burstlength_of_DRAM_chip;burstlength_of_DRAM_chip526,14844
	int burstlength_of_DRAM_chip;__anon24::burstlength_of_DRAM_chip526,14844
	double memory_accesses;memory_accesses529,14887
	double memory_accesses;__anon24::memory_accesses529,14887
	double memory_reads;memory_reads530,14913
	double memory_reads;__anon24::memory_reads530,14913
	double memory_writes;memory_writes531,14936
	double memory_writes;__anon24::memory_writes531,14936
	double dram_pre;dram_pre532,14960
	double dram_pre;__anon24::dram_pre532,14960
} system_mem;system_mem533,14979
	double peak_transfer_rate;peak_transfer_rate537,15056
	double peak_transfer_rate;__anon25::peak_transfer_rate537,15056
	int number_mcs;number_mcs538,15085
	int number_mcs;__anon25::number_mcs538,15085
	bool withPHY;withPHY539,15103
	bool withPHY;__anon25::withPHY539,15103
	int type;type540,15119
	int type;__anon25::type540,15119
	double duty_cycle;duty_cycle544,15155
	double duty_cycle;__anon25::duty_cycle544,15155
	double total_load_perc;total_load_perc545,15176
	double total_load_perc;__anon25::total_load_perc545,15176
	int mc_clock;mc_clock548,15216
	int mc_clock;__anon25::mc_clock548,15216
    int llc_line_length;llc_line_length549,15232
    int llc_line_length;__anon25::llc_line_length549,15232
	int memory_channels_per_mc;memory_channels_per_mc550,15258
	int memory_channels_per_mc;__anon25::memory_channels_per_mc550,15258
	int number_ranks;number_ranks551,15288
	int number_ranks;__anon25::number_ranks551,15288
	int req_window_size_per_channel;req_window_size_per_channel552,15308
	int req_window_size_per_channel;__anon25::req_window_size_per_channel552,15308
	int IO_buffer_size_per_channel;IO_buffer_size_per_channel553,15343
	int IO_buffer_size_per_channel;__anon25::IO_buffer_size_per_channel553,15343
	int databus_width;databus_width554,15377
	int databus_width;__anon25::databus_width554,15377
	int addressbus_width;addressbus_width555,15398
	int addressbus_width;__anon25::addressbus_width555,15398
	int PRT_entries;PRT_entries556,15422
	int PRT_entries;__anon25::PRT_entries556,15422
	bool LVDS;LVDS557,15441
	bool LVDS;__anon25::LVDS557,15441
	double dram_cmd_coeff;dram_cmd_coeff560,15479
	double dram_cmd_coeff;__anon25::dram_cmd_coeff560,15479
	double dram_act_coeff;dram_act_coeff561,15503
	double dram_act_coeff;__anon25::dram_act_coeff561,15503
	double dram_nop_coeff;dram_nop_coeff562,15527
	double dram_nop_coeff;__anon25::dram_nop_coeff562,15527
	double dram_activity_coeff;dram_activity_coeff563,15551
	double dram_activity_coeff;__anon25::dram_activity_coeff563,15551
	double dram_pre_coeff;dram_pre_coeff564,15580
	double dram_pre_coeff;__anon25::dram_pre_coeff564,15580
	double dram_rd_coeff;dram_rd_coeff565,15604
	double dram_rd_coeff;__anon25::dram_rd_coeff565,15604
	double dram_wr_coeff;dram_wr_coeff566,15627
	double dram_wr_coeff;__anon25::dram_wr_coeff566,15627
	double dram_req_coeff;dram_req_coeff567,15650
	double dram_req_coeff;__anon25::dram_req_coeff567,15650
	double dram_const_coeff;dram_const_coeff568,15674
	double dram_const_coeff;__anon25::dram_const_coeff568,15674
	double memory_accesses;memory_accesses571,15712
	double memory_accesses;__anon25::memory_accesses571,15712
	double memory_reads;memory_reads572,15738
	double memory_reads;__anon25::memory_reads572,15738
	double memory_writes;memory_writes573,15761
	double memory_writes;__anon25::memory_writes573,15761
	double dram_cmd;dram_cmd576,15802
	double dram_cmd;__anon25::dram_cmd576,15802
	double dram_activity;dram_activity577,15821
	double dram_activity;__anon25::dram_activity577,15821
	double dram_nop;dram_nop578,15845
	double dram_nop;__anon25::dram_nop578,15845
	double dram_act;dram_act579,15864
	double dram_act;__anon25::dram_act579,15864
	double dram_pre;dram_pre580,15883
	double dram_pre;__anon25::dram_pre580,15883
	double dram_rd;dram_rd581,15902
	double dram_rd;__anon25::dram_rd581,15902
	double dram_wr;dram_wr582,15920
	double dram_wr;__anon25::dram_wr582,15920
	double dram_req;dram_req583,15938
	double dram_req;__anon25::dram_req583,15938
} system_mc;system_mc586,15961
    int clockrate;clockrate590,16005
    int clockrate;__anon26::clockrate590,16005
	int number_units;number_units591,16025
	int number_units;__anon26::number_units591,16025
	int type;type592,16045
	int type;__anon26::type592,16045
	double duty_cycle;duty_cycle594,16067
	double duty_cycle;__anon26::duty_cycle594,16067
	double total_load_perc;total_load_perc595,16088
	double total_load_perc;__anon26::total_load_perc595,16088
} system_niu;system_niu596,16114
    int clockrate;clockrate600,16159
    int clockrate;__anon27::clockrate600,16159
	int number_units;number_units601,16179
	int number_units;__anon27::number_units601,16179
	int num_channels;num_channels602,16199
	int num_channels;__anon27::num_channels602,16199
	int type;type603,16219
	int type;__anon27::type603,16219
	bool withPHY;withPHY604,16231
	bool withPHY;__anon27::withPHY604,16231
	double duty_cycle;duty_cycle606,16257
	double duty_cycle;__anon27::duty_cycle606,16257
	double total_load_perc;total_load_perc607,16278
	double total_load_perc;__anon27::total_load_perc607,16278
} system_pcie;system_pcie608,16304
	int GPU_Architecture;GPU_Architecture612,16400
	int GPU_Architecture;__anon28::GPU_Architecture612,16400
	int number_of_cores;number_of_cores613,16424
	int number_of_cores;__anon28::number_of_cores613,16424
	int architecture;architecture614,16447
	int architecture;__anon28::architecture614,16447
	int number_of_L1Directories;number_of_L1Directories615,16467
	int number_of_L1Directories;__anon28::number_of_L1Directories615,16467
	int number_of_L2Directories;number_of_L2Directories616,16498
	int number_of_L2Directories;__anon28::number_of_L2Directories616,16498
	int number_of_L2s;number_of_L2s617,16529
	int number_of_L2s;__anon28::number_of_L2s617,16529
	bool Private_L2;Private_L2618,16550
	bool Private_L2;__anon28::Private_L2618,16550
	int number_of_L3s;number_of_L3s619,16569
	int number_of_L3s;__anon28::number_of_L3s619,16569
	int number_of_NoCs;number_of_NoCs620,16590
	int number_of_NoCs;__anon28::number_of_NoCs620,16590
	int number_of_dir_levels;number_of_dir_levels621,16612
	int number_of_dir_levels;__anon28::number_of_dir_levels621,16612
    int domain_size;domain_size622,16640
    int domain_size;__anon28::domain_size622,16640
    int first_level_dir;first_level_dir623,16662
    int first_level_dir;__anon28::first_level_dir623,16662
	int homogeneous_cores;homogeneous_cores625,16729
	int homogeneous_cores;__anon28::homogeneous_cores625,16729
	int homogeneous_L1Directories;homogeneous_L1Directories626,16754
	int homogeneous_L1Directories;__anon28::homogeneous_L1Directories626,16754
	int homogeneous_L2Directories;homogeneous_L2Directories627,16787
	int homogeneous_L2Directories;__anon28::homogeneous_L2Directories627,16787
	double core_tech_node;core_tech_node628,16820
	double core_tech_node;__anon28::core_tech_node628,16820
	int target_core_clockrate;target_core_clockrate629,16845
	int target_core_clockrate;__anon28::target_core_clockrate629,16845
	int target_chip_area;target_chip_area630,16874
	int target_chip_area;__anon28::target_chip_area630,16874
	int temperature;temperature631,16898
	int temperature;__anon28::temperature631,16898
	int number_cache_levels;number_cache_levels632,16917
	int number_cache_levels;__anon28::number_cache_levels632,16917
	int L1_property;L1_property633,16944
	int L1_property;__anon28::L1_property633,16944
	int L2_property;L2_property634,16963
	int L2_property;__anon28::L2_property634,16963
	int homogeneous_L2s;homogeneous_L2s635,16982
	int homogeneous_L2s;__anon28::homogeneous_L2s635,16982
	int L3_property;L3_property636,17005
	int L3_property;__anon28::L3_property636,17005
	int homogeneous_L3s;homogeneous_L3s637,17024
	int homogeneous_L3s;__anon28::homogeneous_L3s637,17024
	int homogeneous_NoCs;homogeneous_NoCs638,17047
	int homogeneous_NoCs;__anon28::homogeneous_NoCs638,17047
	int homogeneous_ccs;homogeneous_ccs639,17071
	int homogeneous_ccs;__anon28::homogeneous_ccs639,17071
	int Max_area_deviation;Max_area_deviation640,17094
	int Max_area_deviation;__anon28::Max_area_deviation640,17094
	int Max_power_deviation;Max_power_deviation641,17120
	int Max_power_deviation;__anon28::Max_power_deviation641,17120
	int device_type;device_type642,17147
	int device_type;__anon28::device_type642,17147
	bool longer_channel_device;longer_channel_device643,17166
	bool longer_channel_device;__anon28::longer_channel_device643,17166
	bool Embedded;Embedded644,17196
	bool Embedded;__anon28::Embedded644,17196
	bool opt_dynamic_power;opt_dynamic_power645,17213
	bool opt_dynamic_power;__anon28::opt_dynamic_power645,17213
	bool opt_lakage_power;opt_lakage_power646,17239
	bool opt_lakage_power;__anon28::opt_lakage_power646,17239
	bool opt_clockrate;opt_clockrate647,17264
	bool opt_clockrate;__anon28::opt_clockrate647,17264
	bool opt_area;opt_area648,17286
	bool opt_area;__anon28::opt_area648,17286
	int interconnect_projection_type;interconnect_projection_type649,17303
	int interconnect_projection_type;__anon28::interconnect_projection_type649,17303
	int machine_bits;machine_bits650,17339
	int machine_bits;__anon28::machine_bits650,17339
	int virtual_address_width;virtual_address_width651,17359
	int virtual_address_width;__anon28::virtual_address_width651,17359
	int physical_address_width;physical_address_width652,17388
	int physical_address_width;__anon28::physical_address_width652,17388
	int virtual_memory_page_size;virtual_memory_page_size653,17418
	int virtual_memory_page_size;__anon28::virtual_memory_page_size653,17418
	double idle_core_power;idle_core_power654,17450
	double idle_core_power;__anon28::idle_core_power654,17450
	double num_idle_cores;num_idle_cores655,17476
	double num_idle_cores;__anon28::num_idle_cores655,17476
	int arch;arch656,17501
	int arch;__anon28::arch656,17501
    double total_cycles;total_cycles657,17513
    double total_cycles;__anon28::total_cycles657,17513
    double scaling_coefficients[64];scaling_coefficients659,17570
    double scaling_coefficients[64];__anon28::scaling_coefficients659,17570
	system_core core[64];core660,17608
	system_core core[64];__anon28::core660,17608
	system_L1Directory L1Directory[64];L1Directory661,17632
	system_L1Directory L1Directory[64];__anon28::L1Directory661,17632
	system_L2Directory L2Directory[64];L2Directory662,17670
	system_L2Directory L2Directory[64];__anon28::L2Directory662,17670
	system_L2 L2[64];L2663,17708
	system_L2 L2[64];__anon28::L2663,17708
    system_L2 l2;l2664,17728
    system_L2 l2;__anon28::l2664,17728
	system_L3 L3[64];L3665,17747
	system_L3 L3[64];__anon28::L3665,17747
    system_NoC NoC[64];NoC666,17767
    system_NoC NoC[64];__anon28::NoC666,17767
    system_mem mem;mem667,17792
    system_mem mem;__anon28::mem667,17792
	system_mc mc;mc668,17813
	system_mc mc;__anon28::mc668,17813
	system_mc flashc;flashc669,17829
	system_mc flashc;__anon28::flashc669,17829
	system_niu niu;niu670,17849
	system_niu niu;__anon28::niu670,17849
	system_pcie pcie;pcie671,17867
	system_pcie pcie;__anon28::pcie671,17867
} root_system;root_system672,17887
class ParseXMLParseXML674,17905
	void parse(char* filepath);parse677,17933
	void parse(char* filepath);ParseXML::parse677,17933
    void initialize();initialize678,17963
    void initialize();ParseXML::initialize678,17963
	root_system sys;sys680,17996
	root_system sys;ParseXML::sys680,17996

gpuwattch/logic.cc,4061
#define SP_BASE_POWER SP_BASE_POWER39,2328
#define SFU_BASE_POWER SFU_BASE_POWER40,2353
selection_logic::selection_logic(selection_logic45,2432
selection_logic::selection_logic(selection_logic::selection_logic45,2432
void selection_logic::selection_power()selection_power75,3424
void selection_logic::selection_power()selection_logic::selection_power75,3424
dep_resource_conflict_check::dep_resource_conflict_check(dep_resource_conflict_check130,6475
dep_resource_conflict_check::dep_resource_conflict_check(dep_resource_conflict_check::dep_resource_conflict_check130,6475
void dep_resource_conflict_check::conflict_check_power()conflict_check_power162,7739
void dep_resource_conflict_check::conflict_check_power()dep_resource_conflict_check::conflict_check_power162,7739
double dep_resource_conflict_check::compare_cap()compare_cap183,8819
double dep_resource_conflict_check::compare_cap()dep_resource_conflict_check::compare_cap183,8819
void dep_resource_conflict_check::leakage_feedback(double temperature)leakage_feedback200,9569
void dep_resource_conflict_check::leakage_feedback(double temperature)dep_resource_conflict_check::leakage_feedback200,9569
DFFCell::DFFCell(DFFCell216,10443
DFFCell::DFFCell(DFFCell::DFFCell216,10443
double DFFCell::fpfp_node_cap(unsigned int fan_in, unsigned int fan_out)fpfp_node_cap236,10963
double DFFCell::fpfp_node_cap(unsigned int fan_in, unsigned int fan_out)DFFCell::fpfp_node_cap236,10963
void DFFCell::compute_DFF_cell()compute_DFF_cell251,11407
void DFFCell::compute_DFF_cell()DFFCell::compute_DFF_cell251,11407
Pipeline::Pipeline(Pipeline277,12846
Pipeline::Pipeline(Pipeline::Pipeline277,12846
void Pipeline::compute()compute303,13629
void Pipeline::compute()Pipeline::compute303,13629
void Pipeline::compute_stage_vector()compute_stage_vector333,15172
void Pipeline::compute_stage_vector()Pipeline::compute_stage_vector333,15172
FunctionalUnit::FunctionalUnit(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, enum FU_type fu_type_, double exClockRate)FunctionalUnit427,20065
FunctionalUnit::FunctionalUnit(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, enum FU_type fu_type_, double exClockRate)FunctionalUnit::FunctionalUnit427,20065
void FunctionalUnit::computeEnergy(bool is_tdp)computeEnergy610,31817
void FunctionalUnit::computeEnergy(bool is_tdp)FunctionalUnit::computeEnergy610,31817
void FunctionalUnit::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy707,34836
void FunctionalUnit::displayEnergy(uint32_t indent,int plevel,bool is_tdp)FunctionalUnit::displayEnergy707,34836
void FunctionalUnit::leakage_feedback(double temperature)leakage_feedback764,37684
void FunctionalUnit::leakage_feedback(double temperature)FunctionalUnit::leakage_feedback764,37684
UndiffCore::UndiffCore(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_,  bool embedded_)UndiffCore806,39926
UndiffCore::UndiffCore(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_,  bool embedded_)UndiffCore::UndiffCore806,39926
void UndiffCore::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy909,44080
void UndiffCore::displayEnergy(uint32_t indent,int plevel,bool is_tdp)UndiffCore::displayEnergy909,44080
inst_decoder::inst_decoder(inst_decoder940,45548
inst_decoder::inst_decoder(inst_decoder::inst_decoder940,45548
void inst_decoder::inst_decoder_delay_power()inst_decoder_delay_power1054,49810
void inst_decoder::inst_decoder_delay_power()inst_decoder::inst_decoder_delay_power1054,49810
void inst_decoder::leakage_feedback(double temperature)leakage_feedback1066,50346
void inst_decoder::leakage_feedback(double temperature)inst_decoder::leakage_feedback1066,50346
inst_decoder::~inst_decoder()~inst_decoder1093,51433
inst_decoder::~inst_decoder()inst_decoder::~inst_decoder1093,51433

gpuwattch/technology_xeon_core.cc,300
double wire_resistance(double resistivity, double wire_width, double wire_thickness,wire_resistance37,1909
double wire_capacitance(double wire_width, double wire_thickness, double wire_spacing,wire_capacitance45,2261
void init_tech_params(double technology, bool is_tag)init_tech_params57,2839

gpuwattch/makefile,20
TAR = mcpatTAR1,0

gpuwattch/processor.h,8695
#define PROCESSOR_H_PROCESSOR_H_39,2330
class Processor : public ComponentProcessor57,2724
	ParseXML *XML;XML60,2771
	ParseXML *XML;Processor::XML60,2771
	vector<Core *> cores;cores61,2787
	vector<Core *> cores;Processor::cores61,2787
    vector<SharedCache *> l2array;l2array62,2810
    vector<SharedCache *> l2array;Processor::l2array62,2810
    vector<SharedCache *> l3array;l3array63,2845
    vector<SharedCache *> l3array;Processor::l3array63,2845
    vector<SharedCache *> l1dirarray;l1dirarray64,2880
    vector<SharedCache *> l1dirarray;Processor::l1dirarray64,2880
    vector<SharedCache *> l2dirarray;l2dirarray65,2918
    vector<SharedCache *> l2dirarray;Processor::l2dirarray65,2918
    vector<NoC *>  nocs;nocs66,2956
    vector<NoC *>  nocs;Processor::nocs66,2956
    MemoryController * mc;mc67,2981
    MemoryController * mc;Processor::mc67,2981
    NIUController    * niu;niu68,3008
    NIUController    * niu;Processor::niu68,3008
    PCIeController   * pcie;pcie69,3036
    PCIeController   * pcie;Processor::pcie69,3036
    FlashController  * flashcontroller;flashcontroller70,3065
    FlashController  * flashcontroller;Processor::flashcontroller70,3065
    InputParameter interface_ip;interface_ip71,3105
    InputParameter interface_ip;Processor::interface_ip71,3105
    double exClockRate;exClockRate72,3138
    double exClockRate;Processor::exClockRate72,3138
    ProcParam procdynp;procdynp73,3162
    ProcParam procdynp;Processor::procdynp73,3162
		double dyn_power_before_scaling;dyn_power_before_scaling75,3221
		double dyn_power_before_scaling;Processor::dyn_power_before_scaling75,3221
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;core79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::core79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l279,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::l279,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l379,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::l379,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l1dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::l1dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;l2dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::l2dir79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;noc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::noc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;mcs79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::mcs79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;cc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::cc79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;nius79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::nius79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;pcies79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::pcies79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;flashcontrollers79,3325
    Component core, l2, l3, l1dir, l2dir, noc, mcs, cc, nius, pcies,flashcontrollers;Processor::flashcontrollers79,3325
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numCore80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numCore80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL280,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numL280,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL380,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numL380,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numNOC80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numNOC80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL1Dir80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numL1Dir80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;numL2Dir80,3411
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir;Processor::numL2Dir80,3411
    Processor(ParseXML *XML_interface);Processor81,3471
    Processor(ParseXML *XML_interface);Processor::Processor81,3471
    void compute();compute82,3511
    void compute();Processor::compute82,3511
    void set_proc_param();set_proc_param83,3531
    void set_proc_param();Processor::set_proc_param83,3531
    void visualizer_print( gzFile visualizer_file );visualizer_print84,3558
    void visualizer_print( gzFile visualizer_file );Processor::visualizer_print84,3558
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp_parm=true);displayEnergy85,3611
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp_parm=true);Processor::displayEnergy85,3611
    void displayDeviceType(int device_type_, uint32_t indent = 0);displayDeviceType86,3696
    void displayDeviceType(int device_type_, uint32_t indent = 0);Processor::displayDeviceType86,3696
    void displayInterconnectType(int interconnect_type_, uint32_t indent = 0);displayInterconnectType87,3763
    void displayInterconnectType(int interconnect_type_, uint32_t indent = 0);Processor::displayInterconnectType87,3763
    double l2_power;l2_power88,3842
    double l2_power;Processor::l2_power88,3842
	double idle_core_power;idle_core_power89,3863
	double idle_core_power;Processor::idle_core_power89,3863
    double get_const_dynamic_power()get_const_dynamic_power91,3889
    double get_const_dynamic_power()Processor::get_const_dynamic_power91,3889
#define COALESCE_SCALE COALESCE_SCALE103,4724
    double get_coefficient_readcoalescing()get_coefficient_readcoalescing104,4750
    double get_coefficient_readcoalescing()Processor::get_coefficient_readcoalescing104,4750
    double get_coefficient_writecoalescing()get_coefficient_writecoalescing115,5197
    double get_coefficient_writecoalescing()Processor::get_coefficient_writecoalescing115,5197
	 double get_coefficient_noc_accesses() {get_coefficient_noc_accesses127,5650
	 double get_coefficient_noc_accesses() {Processor::get_coefficient_noc_accesses127,5650
	 double get_coefficient_l2_read_hits(){get_coefficient_l2_read_hits137,6058
	 double get_coefficient_l2_read_hits(){Processor::get_coefficient_l2_read_hits137,6058
	 double get_coefficient_l2_read_misses(){get_coefficient_l2_read_misses144,6270
	 double get_coefficient_l2_read_misses(){Processor::get_coefficient_l2_read_misses144,6270
	 double get_coefficient_l2_write_hits(){get_coefficient_l2_write_hits152,6496
	 double get_coefficient_l2_write_hits(){Processor::get_coefficient_l2_write_hits152,6496
	 double get_coefficient_l2_write_misses(){get_coefficient_l2_write_misses159,6708
	 double get_coefficient_l2_write_misses(){Processor::get_coefficient_l2_write_misses159,6708
	 double get_coefficient_mem_reads()get_coefficient_mem_reads179,7730
	 double get_coefficient_mem_reads()Processor::get_coefficient_mem_reads179,7730
	 double get_coefficient_mem_writes()get_coefficient_mem_writes223,9993
	 double get_coefficient_mem_writes()Processor::get_coefficient_mem_writes223,9993
	 double get_coefficient_mem_pre()get_coefficient_mem_pre273,11882
	 double get_coefficient_mem_pre()Processor::get_coefficient_mem_pre273,11882
	 void nonlinear_scale(int, double, int);nonlinear_scale283,12041
	 void nonlinear_scale(int, double, int);Processor::nonlinear_scale283,12041
	 void coefficient_scale();coefficient_scale284,12083
	 void coefficient_scale();Processor::coefficient_scale284,12083
	 void iterative_lse(double *, double* );iterative_lse285,12111
	 void iterative_lse(double *, double* );Processor::iterative_lse285,12111
	 ~Processor();~Processor287,12154
	 ~Processor();Processor::~Processor287,12154

gpuwattch/array.cc,700
#define  GLOBALVARGLOBALVAR32,1856
ArrayST::ArrayST(const InputParameter *configure_interface,ArrayST44,2066
ArrayST::ArrayST(const InputParameter *configure_interface,ArrayST::ArrayST44,2066
void ArrayST::compute_base_power()compute_base_power65,2614
void ArrayST::compute_base_power()ArrayST::compute_base_power65,2614
void ArrayST::optimize_array()optimize_array72,2749
void ArrayST::optimize_array()ArrayST::optimize_array72,2749
void ArrayST::leakage_feedback(double temperature)leakage_feedback255,9876
void ArrayST::leakage_feedback(double temperature)ArrayST::leakage_feedback255,9876
ArrayST:: ~ArrayST()~ArrayST298,12113
ArrayST:: ~ArrayST()ArrayST::~ArrayST298,12113

gpuwattch/interconnect.h,4491
#define __INTERCONNECT_H____INTERCONNECT_H__34,1884
class interconnect : public Componentinterconnect48,2284
    interconnect(interconnect51,2334
    interconnect(interconnect::interconnect51,2334
    ~interconnect() {};~interconnect65,2873
    ~interconnect() {};interconnect::~interconnect65,2873
    void compute();compute67,2898
    void compute();interconnect::compute67,2898
	string   name;name68,2918
	string   name;interconnect::name68,2918
	enum Device_ty device_ty;device_ty69,2934
	enum Device_ty device_ty;interconnect::device_ty69,2934
    double in_rise_time, out_rise_time;in_rise_time70,2961
    double in_rise_time, out_rise_time;interconnect::in_rise_time70,2961
    double in_rise_time, out_rise_time;out_rise_time70,2961
    double in_rise_time, out_rise_time;interconnect::out_rise_time70,2961
	InputParameter l_ip;l_ip71,3001
	InputParameter l_ip;interconnect::l_ip71,3001
	uca_org_t local_result;local_result72,3023
	uca_org_t local_result;interconnect::local_result72,3023
    Area no_device_under_wire_area;no_device_under_wire_area73,3048
    Area no_device_under_wire_area;interconnect::no_device_under_wire_area73,3048
    void set_in_rise_time(double rt)set_in_rise_time74,3084
    void set_in_rise_time(double rt)interconnect::set_in_rise_time74,3084
    void leakage_feedback(double temperature);leakage_feedback79,3163
    void leakage_feedback(double temperature);interconnect::leakage_feedback79,3163
    double max_unpipelined_link_delay;max_unpipelined_link_delay80,3210
    double max_unpipelined_link_delay;interconnect::max_unpipelined_link_delay80,3210
    powerDef power_bit;power_bit81,3249
    powerDef power_bit;interconnect::power_bit81,3249
    double wire_bw;wire_bw83,3274
    double wire_bw;interconnect::wire_bw83,3274
    double init_wire_bw;  // bus width at rootinit_wire_bw84,3294
    double init_wire_bw;  // bus width at rootinterconnect::init_wire_bw84,3294
    double base_width;base_width85,3341
    double base_width;interconnect::base_width85,3341
    double base_height;base_height86,3364
    double base_height;interconnect::base_height86,3364
    int data_width;data_width87,3388
    int data_width;interconnect::data_width87,3388
    enum Wire_type wt;wt88,3408
    enum Wire_type wt;interconnect::wt88,3408
    double width_scaling, space_scaling;width_scaling89,3431
    double width_scaling, space_scaling;interconnect::width_scaling89,3431
    double width_scaling, space_scaling;space_scaling89,3431
    double width_scaling, space_scaling;interconnect::space_scaling89,3431
    int start_wiring_level;start_wiring_level90,3472
    int start_wiring_level;interconnect::start_wiring_level90,3472
    double length;length91,3500
    double length;interconnect::length91,3500
    double min_w_nmos;min_w_nmos92,3519
    double min_w_nmos;interconnect::min_w_nmos92,3519
    double min_w_pmos;min_w_pmos93,3542
    double min_w_pmos;interconnect::min_w_pmos93,3542
    double latency, throughput;latency94,3565
    double latency, throughput;interconnect::latency94,3565
    double latency, throughput;throughput94,3565
    double latency, throughput;interconnect::throughput94,3565
    bool  latency_overflow;latency_overflow95,3597
    bool  latency_overflow;interconnect::latency_overflow95,3597
    bool  throughput_overflow;throughput_overflow96,3625
    bool  throughput_overflow;interconnect::throughput_overflow96,3625
    double  interconnect_latency;interconnect_latency97,3656
    double  interconnect_latency;interconnect::interconnect_latency97,3656
    double  interconnect_throughput;interconnect_throughput98,3690
    double  interconnect_throughput;interconnect::interconnect_throughput98,3690
    bool opt_local;opt_local99,3727
    bool opt_local;interconnect::opt_local99,3727
    enum Core_type core_ty;core_ty100,3747
    enum Core_type core_ty;interconnect::core_ty100,3747
    bool pipelinable;pipelinable101,3775
    bool pipelinable;interconnect::pipelinable101,3775
    double route_over_perc;route_over_perc102,3797
    double route_over_perc;interconnect::route_over_perc102,3797
    int  num_pipe_stages;num_pipe_stages103,3825
    int  num_pipe_stages;interconnect::num_pipe_stages103,3825
    TechnologyParameter::DeviceType *deviceType;deviceType106,3863
    TechnologyParameter::DeviceType *deviceType;interconnect::deviceType106,3863

gpuwattch/basic_components.h,35618
#define BASIC_COMPONENTS_H_BASIC_COMPONENTS_H_33,1884
const double cdb_overhead = 1.1;cdb_overhead39,1984
enum FU_type {FU_type41,2018
    FPU,FPU42,2033
    ALU,ALU43,2042
    MULMUL44,2051
enum Core_type {Core_type47,2063
	OOO,OOO48,2080
	InorderInorder49,2086
enum Renaming_type {Renaming_type52,2099
    RAMbased,RAMbased53,2120
	CAMbasedCAMbased54,2134
enum Scheduler_type {Scheduler_type57,2148
    PhysicalRegFile,PhysicalRegFile58,2170
	ReservationStationReservationStation59,2191
enum cache_level {cache_level62,2215
    L2,L263,2234
    L3,L364,2242
    L1Directory,L1Directory65,2250
    L2DirectoryL2Directory66,2267
enum MemoryCtrl_type {MemoryCtrl_type69,2287
	MC,    //memory controllerMC70,2310
	FLASHC //flash controllerFLASHC71,2338
enum Dram_type {Dram_type74,2369
	GDDR5,GDDR575,2386
	GDDR3GDDR376,2394
enum Dir_type {Dir_type80,2406
	ST,//shadowed tagST81,2422
	DC,//directory cacheDC82,2441
	SBT,//static bank tagSBT83,2463
	NonDirNonDir84,2486
enum Cache_policy {Cache_policy88,2499
	Write_through,Write_through89,2519
	Write_backWrite_back90,2535
enum Device_ty {Device_ty93,2551
	Core_device,Core_device94,2568
	Uncore_device,Uncore_device95,2582
	LLC_deviceLLC_device96,2598
class statsComponentsstatsComponents99,2614
    double access;access102,2648
    double access;statsComponents::access102,2648
    double hit;hit103,2667
    double hit;statsComponents::hit103,2667
    double miss;miss104,2683
    double miss;statsComponents::miss104,2683
    statsComponents() : access(0), hit(0), miss(0)  {}statsComponents106,2701
    statsComponents() : access(0), hit(0), miss(0)  {}statsComponents::statsComponents106,2701
    statsComponents(const statsComponents & obj) { *this = obj; }statsComponents107,2756
    statsComponents(const statsComponents & obj) { *this = obj; }statsComponents::statsComponents107,2756
    statsComponents & operator=(const statsComponents & rhs)operator =108,2822
    statsComponents & operator=(const statsComponents & rhs)statsComponents::operator =108,2822
    void reset() { access = 0; hit = 0; miss = 0;}reset115,2987
    void reset() { access = 0; hit = 0; miss = 0;}statsComponents::reset115,2987
    friend statsComponents operator+(const statsComponents & x, const statsComponents & y);operator +117,3039
    friend statsComponents operator+(const statsComponents & x, const statsComponents & y);statsComponents::operator +117,3039
    friend statsComponents operator*(const statsComponents & x, double const * const y);operator *118,3131
    friend statsComponents operator*(const statsComponents & x, double const * const y);statsComponents::operator *118,3131
class statsDefstatsDef121,3224
    statsComponents readAc;readAc124,3251
    statsComponents readAc;statsDef::readAc124,3251
    statsComponents writeAc;writeAc125,3279
    statsComponents writeAc;statsDef::writeAc125,3279
    statsComponents searchAc;searchAc126,3308
    statsComponents searchAc;statsDef::searchAc126,3308
    statsDef() : readAc(), writeAc(),searchAc() { }statsDef128,3339
    statsDef() : readAc(), writeAc(),searchAc() { }statsDef::statsDef128,3339
    void reset() { readAc.reset(); writeAc.reset();searchAc.reset();}reset129,3391
    void reset() { readAc.reset(); writeAc.reset();searchAc.reset();}statsDef::reset129,3391
    friend statsDef operator+(const statsDef & x, const statsDef & y);operator +131,3462
    friend statsDef operator+(const statsDef & x, const statsDef & y);statsDef::operator +131,3462
    friend statsDef operator*(const statsDef & x, double const * const y);operator *132,3533
    friend statsDef operator*(const statsDef & x, double const * const y);statsDef::operator *132,3533
double longer_channel_device_reduction(longer_channel_device_reduction135,3612
class CoreDynParam {CoreDynParam139,3728
	CoreDynParam(){};CoreDynParam141,3757
	CoreDynParam(){};CoreDynParam::CoreDynParam141,3757
	CoreDynParam(ParseXML *XML_interface, int ithCore_);CoreDynParam142,3776
	CoreDynParam(ParseXML *XML_interface, int ithCore_);CoreDynParam::CoreDynParam142,3776
	bool opt_local;opt_local157,4225
	bool opt_local;CoreDynParam::opt_local157,4225
	bool x86;x86158,4242
	bool x86;CoreDynParam::x86158,4242
	bool Embedded;Embedded159,4253
	bool Embedded;CoreDynParam::Embedded159,4253
    enum Core_type  core_ty;core_ty160,4269
    enum Core_type  core_ty;CoreDynParam::core_ty160,4269
	enum Renaming_type rm_ty;rm_ty161,4298
	enum Renaming_type rm_ty;CoreDynParam::rm_ty161,4298
    enum Scheduler_type scheu_ty;scheu_ty162,4325
    enum Scheduler_type scheu_ty;CoreDynParam::scheu_ty162,4325
    double clockRate,executionTime;clockRate163,4359
    double clockRate,executionTime;CoreDynParam::clockRate163,4359
    double clockRate,executionTime;executionTime163,4359
    double clockRate,executionTime;CoreDynParam::executionTime163,4359
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;arch_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;CoreDynParam::arch_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;arch_freg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;CoreDynParam::arch_freg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;phy_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;CoreDynParam::phy_ireg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;phy_freg_width164,4395
    int  arch_ireg_width, arch_freg_width, phy_ireg_width, phy_freg_width;CoreDynParam::phy_freg_width164,4395
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_IRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;CoreDynParam::num_IRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_FRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;CoreDynParam::num_FRF_entry165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_ifreelist_entries165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;CoreDynParam::num_ifreelist_entries165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;num_ffreelist_entries165,4470
    int  num_IRF_entry, num_FRF_entry, num_ifreelist_entries, num_ffreelist_entries;CoreDynParam::num_ffreelist_entries165,4470
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fetchW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::fetchW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;decodeW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::decodeW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;peak_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::peak_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;peak_commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::peak_commitW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;predictionW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::predictionW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fp_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::fp_issueW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;fp_decodeW166,4555
    int  fetchW, decodeW,issueW,peak_issueW, commitW,peak_commitW, predictionW, fp_issueW, fp_decodeW;CoreDynParam::fp_decodeW166,4555
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;perThreadState167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::perThreadState167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;globalCheckpoint167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::globalCheckpoint167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;instruction_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::instruction_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;pc_width167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::pc_width167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;opcode_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::opcode_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;micro_opcode_length167,4658
    int  perThreadState, globalCheckpoint, instruction_length, pc_width, opcode_length, micro_opcode_length;CoreDynParam::micro_opcode_length167,4658
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_hthreads168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;CoreDynParam::num_hthreads168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;CoreDynParam::pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;fp_pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;CoreDynParam::fp_pipeline_stages168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_pipelines168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;CoreDynParam::num_pipelines168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;num_fp_pipelines168,4767
    int  num_hthreads, pipeline_stages, fp_pipeline_stages, num_pipelines, num_fp_pipelines;CoreDynParam::num_fp_pipelines168,4767
    int  num_alus, num_muls;num_alus169,4860
    int  num_alus, num_muls;CoreDynParam::num_alus169,4860
    int  num_alus, num_muls;num_muls169,4860
    int  num_alus, num_muls;CoreDynParam::num_muls169,4860
    double num_fpus;num_fpus170,4889
    double num_fpus;CoreDynParam::num_fpus170,4889
    int  int_data_width, fp_data_width,v_address_width, p_address_width;int_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;CoreDynParam::int_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;fp_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;CoreDynParam::fp_data_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;v_address_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;CoreDynParam::v_address_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;p_address_width171,4910
    int  int_data_width, fp_data_width,v_address_width, p_address_width;CoreDynParam::p_address_width171,4910
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;pipeline_duty_cycle172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;CoreDynParam::pipeline_duty_cycle172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;total_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;CoreDynParam::total_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;busy_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;CoreDynParam::busy_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;idle_cycles172,4983
    double pipeline_duty_cycle, total_cycles, busy_cycles, idle_cycles;CoreDynParam::idle_cycles172,4983
    bool regWindowing,multithreaded;regWindowing173,5055
    bool regWindowing,multithreaded;CoreDynParam::regWindowing173,5055
    bool regWindowing,multithreaded;multithreaded173,5055
    bool regWindowing,multithreaded;CoreDynParam::multithreaded173,5055
    double pppm_lkg_multhread[4];pppm_lkg_multhread174,5092
    double pppm_lkg_multhread[4];CoreDynParam::pppm_lkg_multhread174,5092
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,IFU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,CoreDynParam::IFU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,BR_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,CoreDynParam::BR_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,LSU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,CoreDynParam::LSU_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,MemManU_I_duty_cycle175,5126
	double IFU_duty_cycle,BR_duty_cycle,LSU_duty_cycle,MemManU_I_duty_cycle,CoreDynParam::MemManU_I_duty_cycle175,5126
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,MemManU_D_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,CoreDynParam::MemManU_D_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,ALU_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,CoreDynParam::ALU_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,MUL_duty_cycle176,5200
	       MemManU_D_duty_cycle, ALU_duty_cycle,MUL_duty_cycle,CoreDynParam::MUL_duty_cycle176,5200
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,FPU_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,CoreDynParam::FPU_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,ALU_cdb_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,CoreDynParam::ALU_cdb_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,MUL_cdb_duty_cycle177,5261
	       FPU_duty_cycle, ALU_cdb_duty_cycle,MUL_cdb_duty_cycle,CoreDynParam::MUL_cdb_duty_cycle177,5261
	       FPU_cdb_duty_cycle;FPU_cdb_duty_cycle178,5324
	       FPU_cdb_duty_cycle;CoreDynParam::FPU_cdb_duty_cycle178,5324
    ~CoreDynParam(){};~CoreDynParam179,5352
    ~CoreDynParam(){};CoreDynParam::~CoreDynParam179,5352
class CacheDynParam {CacheDynParam182,5379
	CacheDynParam(){};CacheDynParam184,5409
	CacheDynParam(){};CacheDynParam::CacheDynParam184,5409
	CacheDynParam(ParseXML *XML_interface, int ithCache_);CacheDynParam185,5429
	CacheDynParam(ParseXML *XML_interface, int ithCache_);CacheDynParam::CacheDynParam185,5429
    string name;name186,5485
    string name;CacheDynParam::name186,5485
	enum Dir_type    dir_ty;dir_ty187,5502
	enum Dir_type    dir_ty;CacheDynParam::dir_ty187,5502
	double clockRate,executionTime;clockRate188,5528
	double clockRate,executionTime;CacheDynParam::clockRate188,5528
	double clockRate,executionTime;executionTime188,5528
	double clockRate,executionTime;CacheDynParam::executionTime188,5528
    double    capacity, blockW, assoc, nbanks;capacity189,5561
    double    capacity, blockW, assoc, nbanks;CacheDynParam::capacity189,5561
    double    capacity, blockW, assoc, nbanks;blockW189,5561
    double    capacity, blockW, assoc, nbanks;CacheDynParam::blockW189,5561
    double    capacity, blockW, assoc, nbanks;assoc189,5561
    double    capacity, blockW, assoc, nbanks;CacheDynParam::assoc189,5561
    double    capacity, blockW, assoc, nbanks;nbanks189,5561
    double    capacity, blockW, assoc, nbanks;CacheDynParam::nbanks189,5561
    double throughput, latency;throughput190,5608
    double throughput, latency;CacheDynParam::throughput190,5608
    double throughput, latency;latency190,5608
    double throughput, latency;CacheDynParam::latency190,5608
    double duty_cycle, dir_duty_cycle;duty_cycle191,5640
    double duty_cycle, dir_duty_cycle;CacheDynParam::duty_cycle191,5640
    double duty_cycle, dir_duty_cycle;dir_duty_cycle191,5640
    double duty_cycle, dir_duty_cycle;CacheDynParam::dir_duty_cycle191,5640
    int missb_size, fu_size, prefetchb_size, wbb_size;missb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;CacheDynParam::missb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;fu_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;CacheDynParam::fu_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;prefetchb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;CacheDynParam::prefetchb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;wbb_size193,5704
    int missb_size, fu_size, prefetchb_size, wbb_size;CacheDynParam::wbb_size193,5704
    ~CacheDynParam(){};~CacheDynParam194,5759
    ~CacheDynParam(){};CacheDynParam::~CacheDynParam194,5759
class DRAMParam {DRAMParam197,5787
	DRAMParam(){};DRAMParam199,5813
	DRAMParam(){};DRAMParam::DRAMParam199,5813
	DRAMParam(ParseXML *XML_interface, int ithCache_);DRAMParam200,5829
	DRAMParam(ParseXML *XML_interface, int ithCache_);DRAMParam::DRAMParam200,5829
    string name;name201,5881
    string name;DRAMParam::name201,5881
    double  clockRate;clockRate202,5898
    double  clockRate;DRAMParam::clockRate202,5898
    double executionTime;executionTime203,5921
    double executionTime;DRAMParam::executionTime203,5921
    double cmd_coeff;cmd_coeff204,5947
    double cmd_coeff;DRAMParam::cmd_coeff204,5947
    double activity_coeff;activity_coeff205,5969
    double activity_coeff;DRAMParam::activity_coeff205,5969
    double nop_coeff;nop_coeff206,5996
    double nop_coeff;DRAMParam::nop_coeff206,5996
    double act_coeff;act_coeff207,6018
    double act_coeff;DRAMParam::act_coeff207,6018
    double pre_coeff;pre_coeff208,6040
    double pre_coeff;DRAMParam::pre_coeff208,6040
    double rd_coeff;rd_coeff209,6062
    double rd_coeff;DRAMParam::rd_coeff209,6062
    double wr_coeff;wr_coeff210,6083
    double wr_coeff;DRAMParam::wr_coeff210,6083
    double req_coeff;req_coeff211,6104
    double req_coeff;DRAMParam::req_coeff211,6104
    double const_coeff;const_coeff212,6126
    double const_coeff;DRAMParam::const_coeff212,6126
	int detailed_dram_model; // 1 - to use newly added DRAM model (GDDR5 only), 0 - use empirical modeldetailed_dram_model214,6151
	int detailed_dram_model; // 1 - to use newly added DRAM model (GDDR5 only), 0 - use empirical modelDRAMParam::detailed_dram_model214,6151
	int idd0;idd0217,6323
	int idd0;DRAMParam::idd0217,6323
	int idd1;idd1218,6334
	int idd1;DRAMParam::idd1218,6334
	int idd2p;idd2p219,6345
	int idd2p;DRAMParam::idd2p219,6345
	int idd2n;idd2n220,6357
	int idd2n;DRAMParam::idd2n220,6357
	int idd3p;idd3p221,6369
	int idd3p;DRAMParam::idd3p221,6369
	int idd3n;idd3n222,6381
	int idd3n;DRAMParam::idd3n222,6381
	int idd4r;idd4r223,6393
	int idd4r;DRAMParam::idd4r223,6393
	int idd4w;idd4w224,6405
	int idd4w;DRAMParam::idd4w224,6405
	int idd5;idd5225,6417
	int idd5;DRAMParam::idd5225,6417
	int idd6;idd6226,6428
	int idd6;DRAMParam::idd6226,6428
	int idd7;idd7227,6439
	int idd7;DRAMParam::idd7227,6439
	double datasheet_vdd;datasheet_vdd230,6525
	double datasheet_vdd;DRAMParam::datasheet_vdd230,6525
	double actual_vdd;actual_vdd231,6548
	double actual_vdd;DRAMParam::actual_vdd231,6548
	int t_ccd;t_ccd235,6650
	int t_ccd;DRAMParam::t_ccd235,6650
	int t_rrd;t_rrd236,6662
	int t_rrd;DRAMParam::t_rrd236,6662
	int t_rcd;t_rcd237,6674
	int t_rcd;DRAMParam::t_rcd237,6674
	int t_ras;t_ras238,6686
	int t_ras;DRAMParam::t_ras238,6686
	int t_rp;t_rp239,6698
	int t_rp;DRAMParam::t_rp239,6698
	int t_rc;t_rc240,6709
	int t_rc;DRAMParam::t_rc240,6709
	int t_cl;t_cl241,6720
	int t_cl;DRAMParam::t_cl241,6720
	int t_cdlr;t_cdlr242,6731
	int t_cdlr;DRAMParam::t_cdlr242,6731
	int t_wr;t_wr243,6744
	int t_wr;DRAMParam::t_wr243,6744
	int datasheet_operating_clock; // this is specified by DATA SHEET. This is NOT the actual DRAM clockdatasheet_operating_clock247,6808
	int datasheet_operating_clock; // this is specified by DATA SHEET. This is NOT the actual DRAM clockDRAMParam::datasheet_operating_clock247,6808
	int actual_operating_clock;actual_operating_clock248,6910
	int actual_operating_clock;DRAMParam::actual_operating_clock248,6910
	int bank_width; // in bitsbank_width251,6987
	int bank_width; // in bitsDRAMParam::bank_width251,6987
	int dqs_signal_width; // in bitsdqs_signal_width252,7015
	int dqs_signal_width; // in bitsDRAMParam::dqs_signal_width252,7015
	int extra_dq_write_signal_width; //in bitsextra_dq_write_signal_width253,7049
	int extra_dq_write_signal_width; //in bitsDRAMParam::extra_dq_write_signal_width253,7049
	int per_dq_read_power; // in mWper_dq_read_power254,7093
	int per_dq_read_power; // in mWDRAMParam::per_dq_read_power254,7093
	int per_dq_write_power; // in mWper_dq_write_power255,7126
	int per_dq_write_power; // in mWDRAMParam::per_dq_write_power255,7126
    ~DRAMParam(){};~DRAMParam257,7161
    ~DRAMParam(){};DRAMParam::~DRAMParam257,7161
class MCParam {MCParam260,7185
	MCParam(){};MCParam262,7209
	MCParam(){};MCParam::MCParam262,7209
	MCParam(ParseXML *XML_interface, int ithCache_);MCParam263,7223
	MCParam(ParseXML *XML_interface, int ithCache_);MCParam::MCParam263,7223
    string name;name264,7273
    string name;MCParam::name264,7273
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;clockRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;MCParam::clockRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;num_mcs265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;MCParam::num_mcs265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;peakDataTransferRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;MCParam::peakDataTransferRate265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;num_channels265,7290
    double  clockRate,num_mcs, peakDataTransferRate, num_channels;MCParam::num_channels265,7290
    int	   llcBlockSize, dataBusWidth, addressBusWidth;llcBlockSize269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;MCParam::llcBlockSize269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;dataBusWidth269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;MCParam::dataBusWidth269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;addressBusWidth269,7437
    int	   llcBlockSize, dataBusWidth, addressBusWidth;MCParam::addressBusWidth269,7437
    int    opcodeW;opcodeW270,7493
    int    opcodeW;MCParam::opcodeW270,7493
    int    memAccesses;memAccesses271,7513
    int    memAccesses;MCParam::memAccesses271,7513
    int    memRank;memRank272,7537
    int    memRank;MCParam::memRank272,7537
    int    type;type273,7557
    int    type;MCParam::type273,7557
    double frontend_duty_cycle, duty_cycle, perc_load;frontend_duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;MCParam::frontend_duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;MCParam::duty_cycle274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;perc_load274,7574
    double frontend_duty_cycle, duty_cycle, perc_load;MCParam::perc_load274,7574
    double executionTime, reads, writes;executionTime275,7629
    double executionTime, reads, writes;MCParam::executionTime275,7629
    double executionTime, reads, writes;reads275,7629
    double executionTime, reads, writes;MCParam::reads275,7629
    double executionTime, reads, writes;writes275,7629
    double executionTime, reads, writes;MCParam::writes275,7629
    bool   LVDS, withPHY;LVDS276,7670
    bool   LVDS, withPHY;MCParam::LVDS276,7670
    bool   LVDS, withPHY;withPHY276,7670
    bool   LVDS, withPHY;MCParam::withPHY276,7670
    ~MCParam(){};~MCParam278,7697
    ~MCParam(){};MCParam::~MCParam278,7697
class NoCParam {NoCParam281,7719
	NoCParam(){};NoCParam283,7744
	NoCParam(){};NoCParam::NoCParam283,7744
	NoCParam(ParseXML *XML_interface, int ithCache_);NoCParam284,7759
	NoCParam(ParseXML *XML_interface, int ithCache_);NoCParam::NoCParam284,7759
    string name;name285,7810
    string name;NoCParam::name285,7810
    double  clockRate;clockRate286,7827
    double  clockRate;NoCParam::clockRate286,7827
    int	   flit_size;flit_size287,7850
    int	   flit_size;NoCParam::flit_size287,7850
    int    input_ports, output_ports, min_ports, global_linked_ports;input_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;NoCParam::input_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;output_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;NoCParam::output_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;min_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;NoCParam::min_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;global_linked_ports288,7872
    int    input_ports, output_ports, min_ports, global_linked_ports;NoCParam::global_linked_ports288,7872
    int    virtual_channel_per_port,input_buffer_entries_per_vc;virtual_channel_per_port289,7942
    int    virtual_channel_per_port,input_buffer_entries_per_vc;NoCParam::virtual_channel_per_port289,7942
    int    virtual_channel_per_port,input_buffer_entries_per_vc;input_buffer_entries_per_vc289,7942
    int    virtual_channel_per_port,input_buffer_entries_per_vc;NoCParam::input_buffer_entries_per_vc289,7942
    int    horizontal_nodes,vertical_nodes, total_nodes;horizontal_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;NoCParam::horizontal_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;vertical_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;NoCParam::vertical_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;total_nodes290,8007
    int    horizontal_nodes,vertical_nodes, total_nodes;NoCParam::total_nodes290,8007
    double executionTime, total_access, link_throughput,link_latency,executionTime291,8064
    double executionTime, total_access, link_throughput,link_latency,NoCParam::executionTime291,8064
    double executionTime, total_access, link_throughput,link_latency,total_access291,8064
    double executionTime, total_access, link_throughput,link_latency,NoCParam::total_access291,8064
    double executionTime, total_access, link_throughput,link_latency,link_throughput291,8064
    double executionTime, total_access, link_throughput,link_latency,NoCParam::link_throughput291,8064
    double executionTime, total_access, link_throughput,link_latency,link_latency291,8064
    double executionTime, total_access, link_throughput,link_latency,NoCParam::link_latency291,8064
		   duty_cycle, chip_coverage, route_over_perc;duty_cycle292,8134
		   duty_cycle, chip_coverage, route_over_perc;NoCParam::duty_cycle292,8134
		   duty_cycle, chip_coverage, route_over_perc;chip_coverage292,8134
		   duty_cycle, chip_coverage, route_over_perc;NoCParam::chip_coverage292,8134
		   duty_cycle, chip_coverage, route_over_perc;route_over_perc292,8134
		   duty_cycle, chip_coverage, route_over_perc;NoCParam::route_over_perc292,8134
    bool   has_global_link, type;has_global_link293,8183
    bool   has_global_link, type;NoCParam::has_global_link293,8183
    bool   has_global_link, type;type293,8183
    bool   has_global_link, type;NoCParam::type293,8183
    ~NoCParam(){};~NoCParam295,8218
    ~NoCParam(){};NoCParam::~NoCParam295,8218
class ProcParam {ProcParam298,8241
	ProcParam(){};ProcParam300,8267
	ProcParam(){};ProcParam::ProcParam300,8267
	ProcParam(ParseXML *XML_interface, int ithCache_);ProcParam301,8283
	ProcParam(ParseXML *XML_interface, int ithCache_);ProcParam::ProcParam301,8283
    string name;name302,8335
    string name;ProcParam::name302,8335
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numCore303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numCore303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL2303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numL2303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL3303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numL3303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numNOC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numNOC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL1Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numL1Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numL2Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numL2Dir303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numMC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numMC303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;numMCChannel303,8352
    int  numCore, numL2, numL3, numNOC, numL1Dir, numL2Dir,numMC, numMCChannel;ProcParam::numMCChannel303,8352
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoCore304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoCore304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL2304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoL2304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL3304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoL3304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoNOC304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoNOC304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL1Dir304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoL1Dir304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;homoL2Dir304,8432
    bool homoCore, homoL2, homoL3, homoNOC, homoL1Dir, homoL2Dir;ProcParam::homoL2Dir304,8432
    ~ProcParam(){};~ProcParam306,8499
    ~ProcParam(){};ProcParam::~ProcParam306,8499
class NIUParam {NIUParam309,8523
	NIUParam(){};NIUParam311,8548
	NIUParam(){};NIUParam::NIUParam311,8548
	NIUParam(ParseXML *XML_interface, int ithCache_);NIUParam312,8563
	NIUParam(ParseXML *XML_interface, int ithCache_);NIUParam::NIUParam312,8563
    string name;name313,8614
    string name;NIUParam::name313,8614
    double  clockRate;clockRate314,8631
    double  clockRate;NIUParam::clockRate314,8631
    int    num_units;num_units315,8654
    int    num_units;NIUParam::num_units315,8654
    int    type;type316,8676
    int    type;NIUParam::type316,8676
    double duty_cycle, perc_load;duty_cycle317,8693
    double duty_cycle, perc_load;NIUParam::duty_cycle317,8693
    double duty_cycle, perc_load;perc_load317,8693
    double duty_cycle, perc_load;NIUParam::perc_load317,8693
    ~NIUParam(){};~NIUParam318,8727
    ~NIUParam(){};NIUParam::~NIUParam318,8727
class PCIeParam {PCIeParam321,8750
	PCIeParam(){};PCIeParam323,8776
	PCIeParam(){};PCIeParam::PCIeParam323,8776
	PCIeParam(ParseXML *XML_interface, int ithCache_);PCIeParam324,8792
	PCIeParam(ParseXML *XML_interface, int ithCache_);PCIeParam::PCIeParam324,8792
    string name;name325,8844
    string name;PCIeParam::name325,8844
    double  clockRate;clockRate326,8861
    double  clockRate;PCIeParam::clockRate326,8861
    int    num_channels, num_units;num_channels327,8884
    int    num_channels, num_units;PCIeParam::num_channels327,8884
    int    num_channels, num_units;num_units327,8884
    int    num_channels, num_units;PCIeParam::num_units327,8884
    bool   withPHY;withPHY328,8920
    bool   withPHY;PCIeParam::withPHY328,8920
    int    type;type329,8940
    int    type;PCIeParam::type329,8940
    double duty_cycle, perc_load;duty_cycle330,8957
    double duty_cycle, perc_load;PCIeParam::duty_cycle330,8957
    double duty_cycle, perc_load;perc_load330,8957
    double duty_cycle, perc_load;PCIeParam::perc_load330,8957
    ~PCIeParam(){};~PCIeParam331,8991
    ~PCIeParam(){};PCIeParam::~PCIeParam331,8991

gpuwattch/logic.h,17150
#define LOGIC_H_LOGIC_H_39,2326
class selection_logic : public Component{selection_logic59,2721
	selection_logic(bool _is_default, int    win_entries_,selection_logic61,2771
	selection_logic(bool _is_default, int    win_entries_,selection_logic::selection_logic61,2771
	bool is_default;is_default65,3040
	bool is_default;selection_logic::is_default65,3040
	InputParameter l_ip;l_ip66,3058
	InputParameter l_ip;selection_logic::l_ip66,3058
	uca_org_t local_result;local_result67,3080
	uca_org_t local_result;selection_logic::local_result67,3080
	const ParseXML *XML_interface;XML_interface68,3105
	const ParseXML *XML_interface;selection_logic::XML_interface68,3105
	int win_entries;win_entries69,3137
	int win_entries;selection_logic::win_entries69,3137
	int issue_width;issue_width70,3155
	int issue_width;selection_logic::issue_width70,3155
	int num_threads;num_threads71,3173
	int num_threads;selection_logic::num_threads71,3173
	enum Device_ty device_ty;device_ty72,3191
	enum Device_ty device_ty;selection_logic::device_ty72,3191
	enum Core_type core_ty;core_ty73,3218
	enum Core_type core_ty;selection_logic::core_ty73,3218
	void selection_power();selection_power75,3244
	void selection_power();selection_logic::selection_power75,3244
	void leakage_feedback(double temperature); // TODO	leakage_feedback76,3269
	void leakage_feedback(double temperature); // TODO	selection_logic::leakage_feedback76,3269
class dep_resource_conflict_check : public Component{dep_resource_conflict_check79,3326
	dep_resource_conflict_check(const InputParameter *configure_interface, const CoreDynParam & dyn_p_, int compare_bits_, bool _is_default=true);dep_resource_conflict_check81,3388
	dep_resource_conflict_check(const InputParameter *configure_interface, const CoreDynParam & dyn_p_, int compare_bits_, bool _is_default=true);dep_resource_conflict_check::dep_resource_conflict_check81,3388
	InputParameter l_ip;l_ip82,3532
	InputParameter l_ip;dep_resource_conflict_check::l_ip82,3532
	uca_org_t local_result;local_result83,3554
	uca_org_t local_result;dep_resource_conflict_check::local_result83,3554
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;WNORn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::WNORn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;WNORp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::WNORp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wevalinvp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::Wevalinvp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wevalinvn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::Wevalinvn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcompn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::Wcompn84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcompp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::Wcompp84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;Wcomppreequ84,3579
	double WNORn, WNORp, Wevalinvp, Wevalinvn, Wcompn, Wcompp, Wcomppreequ;dep_resource_conflict_check::Wcomppreequ84,3579
	CoreDynParam  coredynp;coredynp85,3652
	CoreDynParam  coredynp;dep_resource_conflict_check::coredynp85,3652
	int compare_bits;compare_bits86,3677
	int compare_bits;dep_resource_conflict_check::compare_bits86,3677
	bool is_default;is_default87,3696
	bool is_default;dep_resource_conflict_check::is_default87,3696
	statsDef       tdp_stats;tdp_stats88,3714
	statsDef       tdp_stats;dep_resource_conflict_check::tdp_stats88,3714
	statsDef       rtp_stats;rtp_stats89,3741
	statsDef       rtp_stats;dep_resource_conflict_check::rtp_stats89,3741
	statsDef       stats_t;stats_t90,3768
	statsDef       stats_t;dep_resource_conflict_check::stats_t90,3768
	powerDef       power_t;power_t91,3793
	powerDef       power_t;dep_resource_conflict_check::power_t91,3793
	void conflict_check_power();conflict_check_power93,3819
	void conflict_check_power();dep_resource_conflict_check::conflict_check_power93,3819
	double compare_cap();compare_cap94,3849
	double compare_cap();dep_resource_conflict_check::compare_cap94,3849
	~dep_resource_conflict_check(){~dep_resource_conflict_check95,3872
	~dep_resource_conflict_check(){dep_resource_conflict_check::~dep_resource_conflict_check95,3872
	void leakage_feedback(double temperature);leakage_feedback99,3935
	void leakage_feedback(double temperature);dep_resource_conflict_check::leakage_feedback99,3935
class inst_decoder: public Component{inst_decoder102,3983
	inst_decoder(bool _is_default, const InputParameter *configure_interface,inst_decoder104,4029
	inst_decoder(bool _is_default, const InputParameter *configure_interface,inst_decoder::inst_decoder104,4029
	inst_decoder();inst_decoder110,4242
	inst_decoder();inst_decoder::inst_decoder110,4242
	bool is_default;is_default111,4259
	bool is_default;inst_decoder::is_default111,4259
	int  opcode_length;opcode_length112,4277
	int  opcode_length;inst_decoder::opcode_length112,4277
	int  num_decoders;num_decoders113,4298
	int  num_decoders;inst_decoder::num_decoders113,4298
	bool x86;x86114,4318
	bool x86;inst_decoder::x86114,4318
	int  num_decoder_segments;num_decoder_segments115,4329
	int  num_decoder_segments;inst_decoder::num_decoder_segments115,4329
	int  num_decoded_signals;num_decoded_signals116,4357
	int  num_decoded_signals;inst_decoder::num_decoded_signals116,4357
	InputParameter l_ip;l_ip117,4384
	InputParameter l_ip;inst_decoder::l_ip117,4384
	uca_org_t local_result;local_result118,4406
	uca_org_t local_result;inst_decoder::local_result118,4406
	enum Device_ty device_ty;device_ty119,4431
	enum Device_ty device_ty;inst_decoder::device_ty119,4431
	enum Core_type core_ty;core_ty120,4458
	enum Core_type core_ty;inst_decoder::core_ty120,4458
	Decoder * final_dec;final_dec122,4484
	Decoder * final_dec;inst_decoder::final_dec122,4484
	Predec *  pre_dec;pre_dec123,4506
	Predec *  pre_dec;inst_decoder::pre_dec123,4506
	statsDef       tdp_stats;tdp_stats125,4527
	statsDef       tdp_stats;inst_decoder::tdp_stats125,4527
	statsDef       rtp_stats;rtp_stats126,4554
	statsDef       rtp_stats;inst_decoder::rtp_stats126,4554
	statsDef       stats_t;stats_t127,4581
	statsDef       stats_t;inst_decoder::stats_t127,4581
	powerDef       power_t;power_t128,4606
	powerDef       power_t;inst_decoder::power_t128,4606
	void inst_decoder_delay_power();inst_decoder_delay_power129,4631
	void inst_decoder_delay_power();inst_decoder::inst_decoder_delay_power129,4631
	~inst_decoder();~inst_decoder130,4665
	~inst_decoder();inst_decoder::~inst_decoder130,4665
	void leakage_feedback(double temperature);leakage_feedback131,4683
	void leakage_feedback(double temperature);inst_decoder::leakage_feedback131,4683
class DFFCell : public Component {DFFCell134,4731
	DFFCell(bool _is_dram, double _WdecNANDn, double _WdecNANDp,double _cell_load,DFFCell136,4774
	DFFCell(bool _is_dram, double _WdecNANDn, double _WdecNANDp,double _cell_load,DFFCell::DFFCell136,4774
	InputParameter l_ip;l_ip138,4903
	InputParameter l_ip;DFFCell::l_ip138,4903
	bool is_dram;is_dram139,4925
	bool is_dram;DFFCell::is_dram139,4925
	double cell_load;cell_load140,4940
	double cell_load;DFFCell::cell_load140,4940
	double WdecNANDn;WdecNANDn141,4959
	double WdecNANDn;DFFCell::WdecNANDn141,4959
	double WdecNANDp;WdecNANDp142,4978
	double WdecNANDp;DFFCell::WdecNANDp142,4978
	double clock_cap;clock_cap143,4997
	double clock_cap;DFFCell::clock_cap143,4997
	int    model;model144,5016
	int    model;DFFCell::model144,5016
	int    n_switch;n_switch145,5031
	int    n_switch;DFFCell::n_switch145,5031
	int    n_keep_1;n_keep_1146,5049
	int    n_keep_1;DFFCell::n_keep_1146,5049
	int    n_keep_0;n_keep_0147,5067
	int    n_keep_0;DFFCell::n_keep_0147,5067
	int    n_clock;n_clock148,5085
	int    n_clock;DFFCell::n_clock148,5085
	powerDef e_switch;e_switch149,5102
	powerDef e_switch;DFFCell::e_switch149,5102
	powerDef e_keep_1;e_keep_1150,5122
	powerDef e_keep_1;DFFCell::e_keep_1150,5122
	powerDef e_keep_0;e_keep_0151,5142
	powerDef e_keep_0;DFFCell::e_keep_0151,5142
	powerDef e_clock;e_clock152,5162
	powerDef e_clock;DFFCell::e_clock152,5162
	double fpfp_node_cap(unsigned int fan_in, unsigned int fan_out);fpfp_node_cap154,5182
	double fpfp_node_cap(unsigned int fan_in, unsigned int fan_out);DFFCell::fpfp_node_cap154,5182
	void compute_DFF_cell(void);compute_DFF_cell155,5248
	void compute_DFF_cell(void);DFFCell::compute_DFF_cell155,5248
class Pipeline : public Component{Pipeline158,5283
	Pipeline(const InputParameter *configure_interface, const CoreDynParam & dyn_p_, enum Device_ty device_ty_=Core_device, bool _is_core_pipeline=true, bool _is_default=true);Pipeline160,5326
	Pipeline(const InputParameter *configure_interface, const CoreDynParam & dyn_p_, enum Device_ty device_ty_=Core_device, bool _is_core_pipeline=true, bool _is_default=true);Pipeline::Pipeline160,5326
	InputParameter l_ip;l_ip161,5500
	InputParameter l_ip;Pipeline::l_ip161,5500
	uca_org_t local_result;local_result162,5522
	uca_org_t local_result;Pipeline::local_result162,5522
	CoreDynParam  coredynp;coredynp163,5547
	CoreDynParam  coredynp;Pipeline::coredynp163,5547
	enum Device_ty device_ty;device_ty164,5572
	enum Device_ty device_ty;Pipeline::device_ty164,5572
	bool is_core_pipeline, is_default;is_core_pipeline165,5599
	bool is_core_pipeline, is_default;Pipeline::is_core_pipeline165,5599
	bool is_core_pipeline, is_default;is_default165,5599
	bool is_core_pipeline, is_default;Pipeline::is_default165,5599
	double num_piperegs;num_piperegs166,5635
	double num_piperegs;Pipeline::num_piperegs166,5635
	bool process_ind;process_ind169,5724
	bool process_ind;Pipeline::process_ind169,5724
	double WNANDn ;WNANDn170,5743
	double WNANDn ;Pipeline::WNANDn170,5743
	double WNANDp;WNANDp171,5760
	double WNANDp;Pipeline::WNANDp171,5760
	double load_per_pipeline_stage;load_per_pipeline_stage172,5776
	double load_per_pipeline_stage;Pipeline::load_per_pipeline_stage172,5776
	void compute_stage_vector();compute_stage_vector177,6068
	void compute_stage_vector();Pipeline::compute_stage_vector177,6068
	void compute();compute178,6098
	void compute();Pipeline::compute178,6098
	~Pipeline(){~Pipeline179,6115
	~Pipeline(){Pipeline::~Pipeline179,6115
class FunctionalUnit :public Component{FunctionalUnit196,6601
	ParseXML *XML;XML198,6649
	ParseXML *XML;FunctionalUnit::XML198,6649
	int  ithCore;ithCore199,6665
	int  ithCore;FunctionalUnit::ithCore199,6665
	InputParameter interface_ip;interface_ip200,6680
	InputParameter interface_ip;FunctionalUnit::interface_ip200,6680
	CoreDynParam  coredynp;coredynp201,6710
	CoreDynParam  coredynp;FunctionalUnit::coredynp201,6710
	double FU_height;FU_height202,6735
	double FU_height;FunctionalUnit::FU_height202,6735
	double clockRate,executionTime;clockRate203,6754
	double clockRate,executionTime;FunctionalUnit::clockRate203,6754
	double clockRate,executionTime;executionTime203,6754
	double clockRate,executionTime;FunctionalUnit::executionTime203,6754
	double num_fu;num_fu204,6787
	double num_fu;FunctionalUnit::num_fu204,6787
	double energy, base_energy,per_access_energy, leakage, gate_leakage;energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;FunctionalUnit::energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;base_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;FunctionalUnit::base_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;per_access_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;FunctionalUnit::per_access_energy205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;leakage205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;FunctionalUnit::leakage205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;gate_leakage205,6803
	double energy, base_energy,per_access_energy, leakage, gate_leakage;FunctionalUnit::gate_leakage205,6803
	bool  is_default;is_default206,6873
	bool  is_default;FunctionalUnit::is_default206,6873
	enum FU_type fu_type;fu_type207,6892
	enum FU_type fu_type;FunctionalUnit::fu_type207,6892
	statsDef       tdp_stats;tdp_stats208,6915
	statsDef       tdp_stats;FunctionalUnit::tdp_stats208,6915
	statsDef       rtp_stats;rtp_stats209,6942
	statsDef       rtp_stats;FunctionalUnit::rtp_stats209,6942
	statsDef       stats_t;stats_t210,6969
	statsDef       stats_t;FunctionalUnit::stats_t210,6969
	powerDef       power_t;power_t211,6994
	powerDef       power_t;FunctionalUnit::power_t211,6994
	FunctionalUnit(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, enum FU_type fu_type, double exClockRate);FunctionalUnit213,7020
	FunctionalUnit(ParseXML *XML_interface, int ithCore_, InputParameter* interface_ip_,const CoreDynParam & dyn_p_, enum FU_type fu_type, double exClockRate);FunctionalUnit::FunctionalUnit213,7020
    void computeEnergy(bool is_tdp=true);computeEnergy214,7177
    void computeEnergy(bool is_tdp=true);FunctionalUnit::computeEnergy214,7177
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy215,7219
	void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);FunctionalUnit::displayEnergy215,7219
    void leakage_feedback(double temperature);leakage_feedback216,7296
    void leakage_feedback(double temperature);FunctionalUnit::leakage_feedback216,7296
class UndiffCore :public Component{UndiffCore220,7348
	UndiffCore(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_=true, bool embedded_=false);UndiffCore222,7392
	UndiffCore(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_=true, bool embedded_=false);UndiffCore::UndiffCore222,7392
	ParseXML *XML;XML223,7544
	ParseXML *XML;UndiffCore::XML223,7544
	int  ithCore;ithCore224,7560
	int  ithCore;UndiffCore::ithCore224,7560
	InputParameter interface_ip;interface_ip225,7575
	InputParameter interface_ip;UndiffCore::interface_ip225,7575
	CoreDynParam  coredynp;coredynp226,7605
	CoreDynParam  coredynp;UndiffCore::coredynp226,7605
	double clockRate,executionTime;clockRate227,7630
	double clockRate,executionTime;UndiffCore::clockRate227,7630
	double clockRate,executionTime;executionTime227,7630
	double clockRate,executionTime;UndiffCore::executionTime227,7630
	double scktRatio, chip_PR_overhead, macro_PR_overhead;scktRatio228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;UndiffCore::scktRatio228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;chip_PR_overhead228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;UndiffCore::chip_PR_overhead228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;macro_PR_overhead228,7663
	double scktRatio, chip_PR_overhead, macro_PR_overhead;UndiffCore::macro_PR_overhead228,7663
	enum  Core_type core_ty;core_ty229,7719
	enum  Core_type core_ty;UndiffCore::core_ty229,7719
	bool   opt_performance, embedded;opt_performance230,7745
	bool   opt_performance, embedded;UndiffCore::opt_performance230,7745
	bool   opt_performance, embedded;embedded230,7745
	bool   opt_performance, embedded;UndiffCore::embedded230,7745
	double pipeline_stage,num_hthreads,issue_width;pipeline_stage231,7780
	double pipeline_stage,num_hthreads,issue_width;UndiffCore::pipeline_stage231,7780
	double pipeline_stage,num_hthreads,issue_width;num_hthreads231,7780
	double pipeline_stage,num_hthreads,issue_width;UndiffCore::num_hthreads231,7780
	double pipeline_stage,num_hthreads,issue_width;issue_width231,7780
	double pipeline_stage,num_hthreads,issue_width;UndiffCore::issue_width231,7780
	bool   is_default;is_default232,7829
	bool   is_default;UndiffCore::is_default232,7829
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy234,7850
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);UndiffCore::displayEnergy234,7850
	~UndiffCore(){};~UndiffCore235,7930
	~UndiffCore(){};UndiffCore::~UndiffCore235,7930
	bool exist;exist236,7948
	bool exist;UndiffCore::exist236,7948

gpuwattch/core.cc,7122
InstFetchU::InstFetchU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)InstFetchU76,4491
InstFetchU::InstFetchU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)InstFetchU::InstFetchU76,4491
BranchPredictor::BranchPredictor(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)BranchPredictor330,19049
BranchPredictor::BranchPredictor(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)BranchPredictor::BranchPredictor330,19049
SchedulerU::SchedulerU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)SchedulerU485,25987
SchedulerU::SchedulerU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_, bool exist_)SchedulerU::SchedulerU485,25987
LoadStoreU::LoadStoreU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)LoadStoreU712,37693
LoadStoreU::LoadStoreU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)LoadStoreU::LoadStoreU712,37693
MemManU::MemManU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)MemManU1381,76018
MemManU::MemManU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)MemManU::MemManU1381,76018
RegFU::RegFU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,double exClockRate,bool exist_)RegFU1457,80182
RegFU::RegFU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,double exClockRate,bool exist_)RegFU::RegFU1457,80182
EXECU::EXECU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, double lsq_height_, const CoreDynParam & dyn_p_,  double exClockRate, bool exist_)EXECU1661,89346
EXECU::EXECU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, double lsq_height_, const CoreDynParam & dyn_p_,  double exClockRate, bool exist_)EXECU::EXECU1661,89346
RENAMINGU::RENAMINGU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)RENAMINGU1844,99123
RENAMINGU::RENAMINGU(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_, const CoreDynParam & dyn_p_,bool exist_)RENAMINGU::RENAMINGU1844,99123
Core::Core(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_)Core2316,123511
Core::Core(ParseXML* XML_interface, int ithCore_, InputParameter* interface_ip_)Core::Core2316,123511
void BranchPredictor::computeEnergy(bool is_tdp)computeEnergy2436,126821
void BranchPredictor::computeEnergy(bool is_tdp)BranchPredictor::computeEnergy2436,126821
void BranchPredictor::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy2532,131308
void BranchPredictor::displayEnergy(uint32_t indent,int plevel,bool is_tdp)BranchPredictor::displayEnergy2532,131308
void InstFetchU::computeEnergy(bool is_tdp)computeEnergy2601,136420
void InstFetchU::computeEnergy(bool is_tdp)InstFetchU::computeEnergy2601,136420
void InstFetchU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy2792,146272
void InstFetchU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)InstFetchU::displayEnergy2792,146272
void RENAMINGU::computeEnergy(bool is_tdp)computeEnergy2885,151962
void RENAMINGU::computeEnergy(bool is_tdp)RENAMINGU::computeEnergy2885,151962
void RENAMINGU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy3224,166599
void RENAMINGU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)RENAMINGU::displayEnergy3224,166599
void SchedulerU::computeEnergy(bool is_tdp)computeEnergy3346,175013
void SchedulerU::computeEnergy(bool is_tdp)SchedulerU::computeEnergy3346,175013
void SchedulerU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy3527,183959
void SchedulerU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)SchedulerU::displayEnergy3527,183959
void LoadStoreU::computeEnergy(bool is_tdp)computeEnergy3606,188843
void LoadStoreU::computeEnergy(bool is_tdp)LoadStoreU::computeEnergy3606,188843
void LoadStoreU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4126,218649
void LoadStoreU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)LoadStoreU::displayEnergy4126,218649
void MemManU::computeEnergy(bool is_tdp)computeEnergy4251,226344
void MemManU::computeEnergy(bool is_tdp)MemManU::computeEnergy4251,226344
void MemManU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4304,228611
void MemManU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)MemManU::displayEnergy4304,228611
void RegFU::computeEnergy(bool is_tdp)computeEnergy4345,230793
void RegFU::computeEnergy(bool is_tdp)RegFU::computeEnergy4345,230793
void RegFU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4499,237260
void RegFU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)RegFU::displayEnergy4499,237260
void EXECU::computeEnergy(bool is_tdp)computeEnergy4576,241982
void EXECU::computeEnergy(bool is_tdp)EXECU::computeEnergy4576,241982
void EXECU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4659,245063
void EXECU::displayEnergy(uint32_t indent,int plevel,bool is_tdp)EXECU::displayEnergy4659,245063
void Core::compute()compute4732,248904
void Core::compute()Core::compute4732,248904
void Core::computeEnergy(bool is_tdp)computeEnergy4818,251262
void Core::computeEnergy(bool is_tdp)Core::computeEnergy4818,251262
void Core::displayEnergy(uint32_t indent,int plevel,bool is_tdp)displayEnergy4975,257030
void Core::displayEnergy(uint32_t indent,int plevel,bool is_tdp)Core::displayEnergy4975,257030
InstFetchU ::~InstFetchU(){~InstFetchU5114,265104
InstFetchU ::~InstFetchU(){InstFetchU::~InstFetchU5114,265104
BranchPredictor ::~BranchPredictor(){~BranchPredictor5128,265516
BranchPredictor ::~BranchPredictor(){BranchPredictor::~BranchPredictor5128,265516
RENAMINGU ::~RENAMINGU(){~RENAMINGU5139,265945
RENAMINGU ::~RENAMINGU(){RENAMINGU::~RENAMINGU5139,265945
LoadStoreU ::~LoadStoreU(){~LoadStoreU5153,266512
LoadStoreU ::~LoadStoreU(){LoadStoreU::~LoadStoreU5153,266512
MemManU ::~MemManU(){~MemManU5159,266614
MemManU ::~MemManU(){MemManU::~MemManU5159,266614
RegFU ::~RegFU(){~RegFU5166,266767
RegFU ::~RegFU(){RegFU::~RegFU5166,266767
SchedulerU ::~SchedulerU(){~SchedulerU5174,266967
SchedulerU ::~SchedulerU(){SchedulerU::~SchedulerU5174,266967
EXECU ::~EXECU(){~EXECU5183,267305
EXECU ::~EXECU(){EXECU::~EXECU5183,267305
Core ::~Core(){~Core5199,268039
Core ::~Core(){Core::~Core5199,268039
void Core::set_core_param()set_core_param5211,268490
void Core::set_core_param()Core::set_core_param5211,268490

gpuwattch/memoryctrl.h,8159
#define MEMORYCTRL_H_MEMORYCTRL_H_40,2332
class MCBackend : public Component {MCBackend50,2535
    InputParameter l_ip;l_ip52,2582
    InputParameter l_ip;MCBackend::l_ip52,2582
    uca_org_t local_result;local_result53,2607
    uca_org_t local_result;MCBackend::local_result53,2607
	enum MemoryCtrl_type mc_type;mc_type54,2635
	enum MemoryCtrl_type mc_type;MCBackend::mc_type54,2635
    MCParam  mcp;mcp55,2666
    MCParam  mcp;MCBackend::mcp55,2666
    statsDef tdp_stats;tdp_stats56,2684
    statsDef tdp_stats;MCBackend::tdp_stats56,2684
    statsDef rtp_stats;rtp_stats57,2708
    statsDef rtp_stats;MCBackend::rtp_stats57,2708
    statsDef stats_t;stats_t58,2732
    statsDef stats_t;MCBackend::stats_t58,2732
    powerDef power_t;power_t59,2754
    powerDef power_t;MCBackend::power_t59,2754
    MCBackend(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCBackend60,2776
    MCBackend(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCBackend::MCBackend60,2776
    void compute();compute61,2875
    void compute();MCBackend::compute61,2875
	void computeEnergy(bool is_tdp=true);computeEnergy62,2895
	void computeEnergy(bool is_tdp=true);MCBackend::computeEnergy62,2895
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy63,2934
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);MCBackend::displayEnergy63,2934
    ~MCBackend(){};~MCBackend64,3014
    ~MCBackend(){};MCBackend::~MCBackend64,3014
class MCPHY : public Component {MCPHY67,3038
    InputParameter l_ip;l_ip69,3081
    InputParameter l_ip;MCPHY::l_ip69,3081
    uca_org_t local_result;local_result70,3106
    uca_org_t local_result;MCPHY::local_result70,3106
	enum MemoryCtrl_type mc_type;mc_type71,3134
	enum MemoryCtrl_type mc_type;MCPHY::mc_type71,3134
    MCParam  mcp;mcp72,3165
    MCParam  mcp;MCPHY::mcp72,3165
    statsDef       tdp_stats;tdp_stats73,3183
    statsDef       tdp_stats;MCPHY::tdp_stats73,3183
    statsDef       rtp_stats;rtp_stats74,3213
    statsDef       rtp_stats;MCPHY::rtp_stats74,3213
    statsDef       stats_t;stats_t75,3243
    statsDef       stats_t;MCPHY::stats_t75,3243
    powerDef       power_t;power_t76,3271
    powerDef       power_t;MCPHY::power_t76,3271
    MCPHY(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCPHY77,3299
    MCPHY(InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCPHY::MCPHY77,3299
    void compute();compute78,3394
    void compute();MCPHY::compute78,3394
	void computeEnergy(bool is_tdp=true);computeEnergy79,3414
	void computeEnergy(bool is_tdp=true);MCPHY::computeEnergy79,3414
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy80,3453
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);MCPHY::displayEnergy80,3453
    ~MCPHY(){};~MCPHY81,3533
    ~MCPHY(){};MCPHY::~MCPHY81,3533
class MCFrontEnd : public Component {MCFrontEnd84,3553
	ParseXML *XML;XML86,3601
	ParseXML *XML;MCFrontEnd::XML86,3601
	InputParameter interface_ip;interface_ip87,3617
	InputParameter interface_ip;MCFrontEnd::interface_ip87,3617
	enum MemoryCtrl_type mc_type;mc_type88,3647
	enum MemoryCtrl_type mc_type;MCFrontEnd::mc_type88,3647
	MCParam  mcp;mcp89,3678
	MCParam  mcp;MCFrontEnd::mcp89,3678
	selection_logic * MC_arb;MC_arb90,3693
	selection_logic * MC_arb;MCFrontEnd::MC_arb90,3693
	ArrayST  * frontendBuffer;frontendBuffer91,3720
	ArrayST  * frontendBuffer;MCFrontEnd::frontendBuffer91,3720
	ArrayST  * readBuffer;readBuffer92,3748
	ArrayST  * readBuffer;MCFrontEnd::readBuffer92,3748
	ArrayST  * writeBuffer;writeBuffer93,3772
	ArrayST  * writeBuffer;MCFrontEnd::writeBuffer93,3772
	ArrayST * PRT;PRT95,3798
	ArrayST * PRT;MCFrontEnd::PRT95,3798
	ArrayST * threadMasks;threadMasks96,3814
	ArrayST * threadMasks;MCFrontEnd::threadMasks96,3814
	ArrayST * PRC;PRC97,3838
	ArrayST * PRC;MCFrontEnd::PRC97,3838
	double coalesce_scale;coalesce_scale98,3854
	double coalesce_scale;MCFrontEnd::coalesce_scale98,3854
    MCFrontEnd(ParseXML *XML_interface,InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCFrontEnd100,3879
    MCFrontEnd(ParseXML *XML_interface,InputParameter* interface_ip_, const MCParam & mcp_, enum MemoryCtrl_type mc_type_);MCFrontEnd::MCFrontEnd100,3879
    void computeEnergy(bool is_tdp=true);computeEnergy101,4003
    void computeEnergy(bool is_tdp=true);MCFrontEnd::computeEnergy101,4003
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy102,4045
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);MCFrontEnd::displayEnergy102,4045
    ~MCFrontEnd();~MCFrontEnd103,4125
    ~MCFrontEnd();MCFrontEnd::~MCFrontEnd103,4125
class DRAM : public Component {DRAM106,4148
	ParseXML *XML;XML108,4190
	ParseXML *XML;DRAM::XML108,4190
	InputParameter interface_ip;interface_ip109,4206
	InputParameter interface_ip;DRAM::interface_ip109,4206
	enum Dram_type dram_type;dram_type110,4236
	enum Dram_type dram_type;DRAM::dram_type110,4236
    DRAMParam  dramp;dramp111,4263
    DRAMParam  dramp;DRAM::dramp111,4263
    powerDef       power_t;power_t112,4285
    powerDef       power_t;DRAM::power_t112,4285
    DRAM(ParseXML *XML_interface,InputParameter* interface_ip_, enum Dram_type dram_type_);DRAM113,4313
    DRAM(ParseXML *XML_interface,InputParameter* interface_ip_, enum Dram_type dram_type_);DRAM::DRAM113,4313
    void set_dram_param();set_dram_param114,4405
    void set_dram_param();DRAM::set_dram_param114,4405
    void computeEnergy(bool is_tdp=true);computeEnergy115,4432
    void computeEnergy(bool is_tdp=true);DRAM::computeEnergy115,4432
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy116,4474
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);DRAM::displayEnergy116,4474
    ~DRAM();~DRAM117,4554
    ~DRAM();DRAM::~DRAM117,4554
class MemoryController : public Component {MemoryController120,4571
	ParseXML *XML;XML122,4625
	ParseXML *XML;MemoryController::XML122,4625
	InputParameter interface_ip;interface_ip123,4641
	InputParameter interface_ip;MemoryController::interface_ip123,4641
	enum MemoryCtrl_type mc_type;mc_type124,4671
	enum MemoryCtrl_type mc_type;MemoryController::mc_type124,4671
    MCParam  mcp;mcp125,4702
    MCParam  mcp;MemoryController::mcp125,4702
    DRAM * dram;dram126,4720
    DRAM * dram;MemoryController::dram126,4720
	MCFrontEnd * frontend;frontend127,4737
	MCFrontEnd * frontend;MemoryController::frontend127,4737
    MCBackend * transecEngine;transecEngine128,4761
    MCBackend * transecEngine;MemoryController::transecEngine128,4761
    MCPHY	 * PHY;PHY129,4792
    MCPHY	 * PHY;MemoryController::PHY129,4792
    Pipeline * pipeLogic;pipeLogic130,4810
    Pipeline * pipeLogic;MemoryController::pipeLogic130,4810
    MemoryController(ParseXML *XML_interface,InputParameter* interface_ip_, enum MemoryCtrl_type mc_type_,enum Dram_type dram_type_);MemoryController136,4958
    MemoryController(ParseXML *XML_interface,InputParameter* interface_ip_, enum MemoryCtrl_type mc_type_,enum Dram_type dram_type_);MemoryController::MemoryController136,4958
    void set_mc_param();set_mc_param137,5092
    void set_mc_param();MemoryController::set_mc_param137,5092
    void computeEnergy(bool is_tdp=true);computeEnergy138,5117
    void computeEnergy(bool is_tdp=true);MemoryController::computeEnergy138,5117
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);displayEnergy139,5159
    void displayEnergy(uint32_t indent = 0,int plevel = 100, bool is_tdp=true);MemoryController::displayEnergy139,5159
    ~MemoryController();~MemoryController140,5239
    ~MemoryController();MemoryController::~MemoryController140,5239

gpuwattch/main.cc,148
void print_usage(char * argv0);print_usage42,2028
int main(int argc,char *argv[])main44,2061
void print_usage(char * argv0)print_usage95,3000

gpuwattch/processor.cc,1133
Processor::Processor(ParseXML *XML_interface)Processor55,2628
Processor::Processor(ParseXML *XML_interface)Processor::Processor55,2628
void Processor::compute () compute443,18902
void Processor::compute () Processor::compute443,18902
void Processor::displayDeviceType(int device_type_, uint32_t indent)displayDeviceType632,25224
void Processor::displayDeviceType(int device_type_, uint32_t indent)Processor::displayDeviceType632,25224
void Processor::displayInterconnectType(int interconnect_type_, uint32_t indent)displayInterconnectType661,25968
void Processor::displayInterconnectType(int interconnect_type_, uint32_t indent)Processor::displayInterconnectType661,25968
void Processor::displayEnergy(uint32_t indent, int plevel, bool is_tdp_parm)displayEnergy681,26510
void Processor::displayEnergy(uint32_t indent, int plevel, bool is_tdp_parm)Processor::displayEnergy681,26510
void Processor::set_proc_param()set_proc_param914,39319
void Processor::set_proc_param()Processor::set_proc_param914,39319
Processor::~Processor(){~Processor1023,43909
Processor::~Processor(){Processor::~Processor1023,43909

gpuwattch/gpgpu_sim_wrapper.cc,7613
#define SP_BASE_POWER SP_BASE_POWER30,1695
#define SFU_BASE_POWER SFU_BASE_POWER31,1719
static const char * pwr_cmp_label[] = {"IBP,", "ICP,", "DCP,", "TCP,", "CCP,", "SHRDP,", "RFP,", "SPP,",pwr_cmp_label34,1747
enum pwr_cmp_t {pwr_cmp_t38,1978
   IBP=0,IBP39,1995
   ICP,ICP40,2005
   DCP,DCP41,2013
   TCP,TCP42,2021
   CCP,CCP43,2029
   SHRDP,SHRDP44,2037
   RFP,RFP45,2047
   SPP,SPP46,2055
   SFUP,SFUP47,2063
   FPUP,FPUP48,2072
   SCHEDP,SCHEDP49,2081
   L2CP,L2CP50,2092
   MCP,MCP51,2101
   NOCP,NOCP52,2109
   DRAMP,DRAMP53,2118
   PIPEP,PIPEP54,2128
   IDLE_COREP,IDLE_COREP55,2138
   CONST_DYNAMICP,CONST_DYNAMICP56,2153
   NUM_COMPONENTS_MODELLEDNUM_COMPONENTS_MODELLED57,2172
gpgpu_sim_wrapper::gpgpu_sim_wrapper( bool power_simulation_enabled, char* xmlfile) {gpgpu_sim_wrapper61,2204
gpgpu_sim_wrapper::gpgpu_sim_wrapper( bool power_simulation_enabled, char* xmlfile) {gpgpu_sim_wrapper::gpgpu_sim_wrapper61,2204
gpgpu_sim_wrapper::~gpgpu_sim_wrapper() { }~gpgpu_sim_wrapper114,3792
gpgpu_sim_wrapper::~gpgpu_sim_wrapper() { }gpgpu_sim_wrapper::~gpgpu_sim_wrapper114,3792
bool gpgpu_sim_wrapper::sanity_check(double a, double b)sanity_check116,3837
bool gpgpu_sim_wrapper::sanity_check(double a, double b)gpgpu_sim_wrapper::sanity_check116,3837
void gpgpu_sim_wrapper::init_mcpat(char* xmlfile, char* powerfilename, char* power_trace_filename,char* metric_trace_filename,init_mcpat125,3998
void gpgpu_sim_wrapper::init_mcpat(char* xmlfile, char* powerfilename, char* power_trace_filename,char* metric_trace_filename,gpgpu_sim_wrapper::init_mcpat125,3998
void gpgpu_sim_wrapper::reset_counters(){reset_counters219,7351
void gpgpu_sim_wrapper::reset_counters(){gpgpu_sim_wrapper::reset_counters219,7351
void gpgpu_sim_wrapper::set_inst_power(bool clk_gated_lanes, double tot_cycles, double busy_cycles, double tot_inst, double int_inst, double fp_inst, double load_inst, double store_inst, double committed_inst)set_inst_power239,7760
void gpgpu_sim_wrapper::set_inst_power(bool clk_gated_lanes, double tot_cycles, double busy_cycles, double tot_inst, double int_inst, double fp_inst, double load_inst, double store_inst, double committed_inst)gpgpu_sim_wrapper::set_inst_power239,7760
void gpgpu_sim_wrapper::set_regfile_power(double reads, double writes,double ops)set_regfile_power254,8624
void gpgpu_sim_wrapper::set_regfile_power(double reads, double writes,double ops)gpgpu_sim_wrapper::set_regfile_power254,8624
void gpgpu_sim_wrapper::set_icache_power(double hits, double misses)set_icache_power267,9075
void gpgpu_sim_wrapper::set_icache_power(double hits, double misses)gpgpu_sim_wrapper::set_icache_power267,9075
void gpgpu_sim_wrapper::set_ccache_power(double hits, double misses)set_ccache_power277,9426
void gpgpu_sim_wrapper::set_ccache_power(double hits, double misses)gpgpu_sim_wrapper::set_ccache_power277,9426
void gpgpu_sim_wrapper::set_tcache_power(double hits, double misses)set_tcache_power287,9890
void gpgpu_sim_wrapper::set_tcache_power(double hits, double misses)gpgpu_sim_wrapper::set_tcache_power287,9890
void gpgpu_sim_wrapper::set_shrd_mem_power(double accesses)set_shrd_mem_power296,10352
void gpgpu_sim_wrapper::set_shrd_mem_power(double accesses)gpgpu_sim_wrapper::set_shrd_mem_power296,10352
void gpgpu_sim_wrapper::set_l1cache_power(double read_hits, double read_misses, double write_hits, double write_misses)set_l1cache_power304,10556
void gpgpu_sim_wrapper::set_l1cache_power(double read_hits, double read_misses, double write_hits, double write_misses)gpgpu_sim_wrapper::set_l1cache_power304,10556
void gpgpu_sim_wrapper::set_l2cache_power(double read_hits, double read_misses, double write_hits, double write_misses)set_l2cache_power320,11417
void gpgpu_sim_wrapper::set_l2cache_power(double read_hits, double read_misses, double write_hits, double write_misses)gpgpu_sim_wrapper::set_l2cache_power320,11417
void gpgpu_sim_wrapper::set_idle_core_power(double num_idle_core)set_idle_core_power335,12477
void gpgpu_sim_wrapper::set_idle_core_power(double num_idle_core)gpgpu_sim_wrapper::set_idle_core_power335,12477
void gpgpu_sim_wrapper::set_duty_cycle_power(double duty_cycle)set_duty_cycle_power341,12638
void gpgpu_sim_wrapper::set_duty_cycle_power(double duty_cycle)gpgpu_sim_wrapper::set_duty_cycle_power341,12638
void gpgpu_sim_wrapper::set_mem_ctrl_power(double reads, double writes, double dram_precharge)set_mem_ctrl_power348,12839
void gpgpu_sim_wrapper::set_mem_ctrl_power(double reads, double writes, double dram_precharge)gpgpu_sim_wrapper::set_mem_ctrl_power348,12839
void gpgpu_sim_wrapper::set_exec_unit_power(double fpu_accesses, double ialu_accesses, double sfu_accesses)set_exec_unit_power360,13399
void gpgpu_sim_wrapper::set_exec_unit_power(double fpu_accesses, double ialu_accesses, double sfu_accesses)gpgpu_sim_wrapper::set_exec_unit_power360,13399
void gpgpu_sim_wrapper::set_active_lanes_power(double sp_avg_active_lane, double sfu_avg_active_lane)set_active_lanes_power375,13954
void gpgpu_sim_wrapper::set_active_lanes_power(double sp_avg_active_lane, double sfu_avg_active_lane)gpgpu_sim_wrapper::set_active_lanes_power375,13954
void gpgpu_sim_wrapper::set_NoC_power(double noc_tot_reads, double noc_tot_writes )set_NoC_power381,14187
void gpgpu_sim_wrapper::set_NoC_power(double noc_tot_reads, double noc_tot_writes )gpgpu_sim_wrapper::set_NoC_power381,14187
void gpgpu_sim_wrapper::power_metrics_calculations()power_metrics_calculations388,14474
void gpgpu_sim_wrapper::power_metrics_calculations()gpgpu_sim_wrapper::power_metrics_calculations388,14474
void gpgpu_sim_wrapper::print_trace_files()print_trace_files438,16098
void gpgpu_sim_wrapper::print_trace_files()gpgpu_sim_wrapper::print_trace_files438,16098
void gpgpu_sim_wrapper::update_coefficients()update_coefficients457,16505
void gpgpu_sim_wrapper::update_coefficients()gpgpu_sim_wrapper::update_coefficients457,16505
void gpgpu_sim_wrapper::update_components_power()update_components_power541,21988
void gpgpu_sim_wrapper::update_components_power()gpgpu_sim_wrapper::update_components_power541,21988
void gpgpu_sim_wrapper::compute()compute609,25232
void gpgpu_sim_wrapper::compute()gpgpu_sim_wrapper::compute609,25232
void gpgpu_sim_wrapper::print_power_kernel_stats(double gpu_sim_cycle, double gpu_tot_sim_cycle, double init_value, const std::string & kernel_info_string, bool print_trace)print_power_kernel_stats613,25288
void gpgpu_sim_wrapper::print_power_kernel_stats(double gpu_sim_cycle, double gpu_tot_sim_cycle, double init_value, const std::string & kernel_info_string, bool print_trace)gpgpu_sim_wrapper::print_power_kernel_stats613,25288
void gpgpu_sim_wrapper::dump()dump662,27456
void gpgpu_sim_wrapper::dump()gpgpu_sim_wrapper::dump662,27456
void gpgpu_sim_wrapper::print_steady_state(int position, double init_val){print_steady_state668,27548
void gpgpu_sim_wrapper::print_steady_state(int position, double init_val){gpgpu_sim_wrapper::print_steady_state668,27548
void gpgpu_sim_wrapper::detect_print_steady_state(int position, double init_val)detect_print_steady_state693,28504
void gpgpu_sim_wrapper::detect_print_steady_state(int position, double init_val)gpgpu_sim_wrapper::detect_print_steady_state693,28504
void gpgpu_sim_wrapper::open_files()open_files743,30167
void gpgpu_sim_wrapper::open_files()gpgpu_sim_wrapper::open_files743,30167
void gpgpu_sim_wrapper::close_files()close_files752,30436
void gpgpu_sim_wrapper::close_files()gpgpu_sim_wrapper::close_files752,30436

gpuwattch/sharedcache.h,4195
#define SHAREDCACHE_H_SHAREDCACHE_H_33,1879
class SharedCache :public Component{SharedCache42,2065
    ParseXML * XML;XML44,2112
    ParseXML * XML;SharedCache::XML44,2112
    int ithCache;ithCache45,2132
    int ithCache;SharedCache::ithCache45,2132
	InputParameter interface_ip;interface_ip46,2150
	InputParameter interface_ip;SharedCache::interface_ip46,2150
	enum cache_level cacheL;cacheL47,2180
	enum cache_level cacheL;SharedCache::cacheL47,2180
    DataCache unicache;//Shared cacheunicache48,2206
    DataCache unicache;//Shared cacheSharedCache::unicache48,2206
    CacheDynParam cachep;cachep49,2244
    CacheDynParam cachep;SharedCache::cachep49,2244
    statsDef   homenode_tdp_stats;homenode_tdp_stats50,2270
    statsDef   homenode_tdp_stats;SharedCache::homenode_tdp_stats50,2270
    statsDef   homenode_rtp_stats;homenode_rtp_stats51,2305
    statsDef   homenode_rtp_stats;SharedCache::homenode_rtp_stats51,2305
    statsDef   homenode_stats_t;homenode_stats_t52,2340
    statsDef   homenode_stats_t;SharedCache::homenode_stats_t52,2340
    double	   dir_overhead;dir_overhead53,2373
    double	   dir_overhead;SharedCache::dir_overhead53,2373
    double scktRatio, executionTime;scktRatio58,2553
    double scktRatio, executionTime;SharedCache::scktRatio58,2553
    double scktRatio, executionTime;executionTime58,2553
    double scktRatio, executionTime;SharedCache::executionTime58,2553
    SharedCache(ParseXML *XML_interface, int ithCache_, InputParameter* interface_ip_,enum cache_level cacheL_ =L2);SharedCache61,2633
    SharedCache(ParseXML *XML_interface, int ithCache_, InputParameter* interface_ip_,enum cache_level cacheL_ =L2);SharedCache::SharedCache61,2633
    void set_cache_param();set_cache_param62,2750
    void set_cache_param();SharedCache::set_cache_param62,2750
	void computeEnergy(bool is_tdp=true);computeEnergy63,2778
	void computeEnergy(bool is_tdp=true);SharedCache::computeEnergy63,2778
    void displayEnergy(uint32_t indent = 0,bool is_tdp=true);displayEnergy64,2817
    void displayEnergy(uint32_t indent = 0,bool is_tdp=true);SharedCache::displayEnergy64,2817
    ~SharedCache(){};~SharedCache65,2879
    ~SharedCache(){};SharedCache::~SharedCache65,2879
class CCdir :public Component{CCdir68,2905
    ParseXML * XML;XML70,2946
    ParseXML * XML;CCdir::XML70,2946
    int ithCache;ithCache71,2966
    int ithCache;CCdir::ithCache71,2966
	InputParameter interface_ip;interface_ip72,2984
	InputParameter interface_ip;CCdir::interface_ip72,2984
    DataCache dc;//Shared cachedc73,3014
    DataCache dc;//Shared cacheCCdir::dc73,3014
    ArrayST * shadow_dir;shadow_dir74,3046
    ArrayST * shadow_dir;CCdir::shadow_dir74,3046
    double scktRatio, clockRate, executionTime;scktRatio79,3220
    double scktRatio, clockRate, executionTime;CCdir::scktRatio79,3220
    double scktRatio, clockRate, executionTime;clockRate79,3220
    double scktRatio, clockRate, executionTime;CCdir::clockRate79,3220
    double scktRatio, clockRate, executionTime;executionTime79,3220
    double scktRatio, clockRate, executionTime;CCdir::executionTime79,3220
    Component L2Tot, cc, cc1, ccTot;L2Tot80,3268
    Component L2Tot, cc, cc1, ccTot;CCdir::L2Tot80,3268
    Component L2Tot, cc, cc1, ccTot;cc80,3268
    Component L2Tot, cc, cc1, ccTot;CCdir::cc80,3268
    Component L2Tot, cc, cc1, ccTot;cc180,3268
    Component L2Tot, cc, cc1, ccTot;CCdir::cc180,3268
    Component L2Tot, cc, cc1, ccTot;ccTot80,3268
    Component L2Tot, cc, cc1, ccTot;CCdir::ccTot80,3268
    CCdir(ParseXML *XML_interface, int ithCache_, InputParameter* interface_ip_);CCdir82,3306
    CCdir(ParseXML *XML_interface, int ithCache_, InputParameter* interface_ip_);CCdir::CCdir82,3306
    void computeEnergy(bool is_tdp=true);computeEnergy83,3388
    void computeEnergy(bool is_tdp=true);CCdir::computeEnergy83,3388
    void displayEnergy(uint32_t indent = 0,bool is_tdp=true);displayEnergy84,3430
    void displayEnergy(uint32_t indent = 0,bool is_tdp=true);CCdir::displayEnergy84,3430
    ~CCdir();~CCdir85,3492
    ~CCdir();CCdir::~CCdir85,3492

gpuwattch/array.h,3170
#define ARRAY_H_ARRAY_H_33,1873
class ArrayST :public Component{ArrayST45,2100
  ArrayST(){};ArrayST47,2142
  ArrayST(){};ArrayST::ArrayST47,2142
  ArrayST(const InputParameter *configure_interface, string _name, enum Device_ty device_ty_, bool opt_local_=true, enum Core_type core_ty_=Inorder,  bool _is_default=true);ArrayST48,2157
  ArrayST(const InputParameter *configure_interface, string _name, enum Device_ty device_ty_, bool opt_local_=true, enum Core_type core_ty_=Inorder,  bool _is_default=true);ArrayST::ArrayST48,2157
  InputParameter l_ip;l_ip50,2332
  InputParameter l_ip;ArrayST::l_ip50,2332
  string         name;name51,2355
  string         name;ArrayST::name51,2355
  enum Device_ty device_ty;device_ty52,2378
  enum Device_ty device_ty;ArrayST::device_ty52,2378
  bool opt_local;opt_local53,2406
  bool opt_local;ArrayST::opt_local53,2406
  enum Core_type core_ty;core_ty54,2424
  enum Core_type core_ty;ArrayST::core_ty54,2424
  bool           is_default;is_default55,2450
  bool           is_default;ArrayST::is_default55,2450
  uca_org_t      local_result;local_result56,2479
  uca_org_t      local_result;ArrayST::local_result56,2479
  statsDef       tdp_stats;tdp_stats58,2511
  statsDef       tdp_stats;ArrayST::tdp_stats58,2511
  statsDef       rtp_stats;rtp_stats59,2539
  statsDef       rtp_stats;ArrayST::rtp_stats59,2539
  statsDef       stats_t;stats_t60,2567
  statsDef       stats_t;ArrayST::stats_t60,2567
  powerDef       power_t;power_t61,2593
  powerDef       power_t;ArrayST::power_t61,2593
  virtual void optimize_array();optimize_array63,2620
  virtual void optimize_array();ArrayST::optimize_array63,2620
  virtual void compute_base_power();compute_base_power64,2653
  virtual void compute_base_power();ArrayST::compute_base_power64,2653
  virtual ~ArrayST();~ArrayST65,2690
  virtual ~ArrayST();ArrayST::~ArrayST65,2690
  void leakage_feedback(double temperature);leakage_feedback67,2715
  void leakage_feedback(double temperature);ArrayST::leakage_feedback67,2715
class InstCache :public Component{InstCache70,2764
  ArrayST* caches;caches72,2807
  ArrayST* caches;InstCache::caches72,2807
  ArrayST* missb;missb73,2826
  ArrayST* missb;InstCache::missb73,2826
  ArrayST* ifb;ifb74,2844
  ArrayST* ifb;InstCache::ifb74,2844
  ArrayST* prefetchb;prefetchb75,2860
  ArrayST* prefetchb;InstCache::prefetchb75,2860
  powerDef power_t;//temp value holder for both (max) power and runtime powerpower_t76,2882
  powerDef power_t;//temp value holder for both (max) power and runtime powerInstCache::power_t76,2882
  InstCache(){caches=0;missb=0;ifb=0;prefetchb=0;};InstCache77,2960
  InstCache(){caches=0;missb=0;ifb=0;prefetchb=0;};InstCache::InstCache77,2960
  ~InstCache(){~InstCache78,3012
  ~InstCache(){InstCache::~InstCache78,3012
class DataCache :public InstCache{DataCache90,3379
  ArrayST* wbb;wbb92,3422
  ArrayST* wbb;DataCache::wbb92,3422
  DataCache(){wbb=0;};DataCache93,3438
  DataCache(){wbb=0;};DataCache::DataCache93,3438
  ~DataCache(){~DataCache94,3461
  ~DataCache(){DataCache::~DataCache94,3461

gpuwattch/XML_Parse.cc,400
const char * perf_count_label[] = {"TOT_INST,", "FP_INT,", "IC_H,", "IC_M,", "DC_RH,", "DC_RM,", "DC_WH,", "DC_WM,",perf_count_label46,2461
void ParseXML::parse(char* filepath)parse51,2931
void ParseXML::parse(char* filepath)ParseXML::parse51,2931
void ParseXML::initialize() //Initialize allinitialize1715,135863
void ParseXML::initialize() //Initialize allParseXML::initialize1715,135863

tr1_hash_map.h,346
          #define tr1_hash_map tr1_hash_map37,2011
          #define tr1_hash_map_ismap tr1_hash_map_ismap38,2061
          #define tr1_hash_map tr1_hash_map41,2138
          #define tr1_hash_map_ismap tr1_hash_map_ismap42,2178
      #define tr1_hash_map tr1_hash_map46,2261
      #define tr1_hash_map_ismap tr1_hash_map_ismap47,2297

option_parser.cc,7610
class OptionRegistryInterface OptionRegistryInterface46,1948
   OptionRegistryInterface(const string optionName, const string optionDesc) OptionRegistryInterface49,1989
   OptionRegistryInterface(const string optionName, const string optionDesc) OptionRegistryInterface::OptionRegistryInterface49,1989
   virtual ~OptionRegistryInterface() {}~OptionRegistryInterface53,2153
   virtual ~OptionRegistryInterface() {}OptionRegistryInterface::~OptionRegistryInterface53,2153
   const string& GetName() { return m_optionName; }GetName55,2195
   const string& GetName() { return m_optionName; }OptionRegistryInterface::GetName55,2195
   const string& GetDesc() { return m_optionDesc; }GetDesc56,2247
   const string& GetDesc() { return m_optionDesc; }OptionRegistryInterface::GetDesc56,2247
   const bool isParsed() { return m_isParsed; }isParsed57,2299
   const bool isParsed() { return m_isParsed; }OptionRegistryInterface::isParsed57,2299
   virtual string toString() = 0;toString58,2347
   virtual string toString() = 0;OptionRegistryInterface::toString58,2347
   virtual bool fromString(const string str) = 0;fromString59,2381
   virtual bool fromString(const string str) = 0;OptionRegistryInterface::fromString59,2381
   virtual bool isFlag() = 0;isFlag60,2431
   virtual bool isFlag() = 0;OptionRegistryInterface::isFlag60,2431
   virtual bool assignDefault(const char *str) = 0;assignDefault61,2461
   virtual bool assignDefault(const char *str) = 0;OptionRegistryInterface::assignDefault61,2461
   string m_optionName;m_optionName64,2525
   string m_optionName;OptionRegistryInterface::m_optionName64,2525
   string m_optionDesc;m_optionDesc65,2549
   string m_optionDesc;OptionRegistryInterface::m_optionDesc65,2549
   bool m_isParsed; // true if the target variable has been updated by fromString()m_isParsed66,2573
   bool m_isParsed; // true if the target variable has been updated by fromString()OptionRegistryInterface::m_isParsed66,2573
class OptionRegistry : public OptionRegistryInterface OptionRegistry71,2756
   OptionRegistry(const string name, const string desc, T &variable)OptionRegistry74,2821
   OptionRegistry(const string name, const string desc, T &variable)OptionRegistry::OptionRegistry74,2821
   virtual ~OptionRegistry() {}~OptionRegistry78,2963
   virtual ~OptionRegistry() {}OptionRegistry::~OptionRegistry78,2963
   virtual string toString() toString80,2996
   virtual string toString() OptionRegistry::toString80,2996
   virtual bool fromString(const string str)fromString87,3107
   virtual bool fromString(const string str)OptionRegistry::fromString87,3107
   virtual bool isFlag() { return false; }isFlag110,3685
   virtual bool isFlag() { return false; }OptionRegistry::isFlag110,3685
   virtual bool assignDefault(const char *str) { return fromString(str); }assignDefault111,3728
   virtual bool assignDefault(const char *str) { return fromString(str); }OptionRegistry::assignDefault111,3728
   operator T()operator T113,3804
   operator T()OptionRegistry::operator T113,3804
   T &m_variable;m_variable119,3865
   T &m_variable;OptionRegistry::m_variable119,3865
bool OptionRegistry<string>::fromString(const string str)fromString124,3944
bool OptionRegistry<string>::fromString(const string str)OptionRegistry::fromString124,3944
bool OptionRegistry<char *>::fromString(const string str)fromString133,4126
bool OptionRegistry<char *>::fromString(const string str)OptionRegistry::fromString133,4126
bool OptionRegistry<char *>::assignDefault(const char *str) assignDefault143,4398
bool OptionRegistry<char *>::assignDefault(const char *str) OptionRegistry::assignDefault143,4398
string OptionRegistry<char *>::toString() toString152,4693
string OptionRegistry<char *>::toString() OptionRegistry::toString152,4693
bool OptionRegistry<bool>::fromString(const string str)fromString165,4934
bool OptionRegistry<bool>::fromString(const string str)OptionRegistry::fromString165,4934
bool OptionRegistry<bool>::isFlag() { return true; }isFlag184,5465
bool OptionRegistry<bool>::isFlag() { return true; }OptionRegistry::isFlag184,5465
class OptionParserOptionParser187,5604
   OptionParser() {}OptionParser190,5633
   OptionParser() {}OptionParser::OptionParser190,5633
   ~OptionParser() ~OptionParser191,5654
   ~OptionParser() OptionParser::~OptionParser191,5654
   void Register(const string optionName, const string optionDesc, T &optionVariable, const char *optionDefault)Register200,5875
   void Register(const string optionName, const string optionDesc, T &optionVariable, const char *optionDefault)OptionParser::Register200,5875
   void ParseCommandLine(int argc, const char * const argv[])ParseCommandLine208,6225
   void ParseCommandLine(int argc, const char * const argv[])OptionParser::ParseCommandLine208,6225
   void ParseFile(const char *filename) {ParseFile248,7587
   void ParseFile(const char *filename) {OptionParser::ParseFile248,7587
   void ParseString(string inputString, const string delimiters = string(" ;")) {ParseString274,8397
   void ParseString(string inputString, const string delimiters = string(" ;")) {OptionParser::ParseString274,8397
   void ParseStringStream(stringstream &args) {ParseStringStream289,8982
   void ParseStringStream(stringstream &args) {OptionParser::ParseStringStream289,8982
   void Print(FILE *fout)Print326,10131
   void Print(FILE *fout)OptionParser::Print326,10131
   typedef list<OptionRegistryInterface*> OptionCollection;OptionCollection344,10796
   typedef list<OptionRegistryInterface*> OptionCollection;OptionParser::OptionCollection344,10796
   OptionCollection m_optionReg;m_optionReg345,10856
   OptionCollection m_optionReg;OptionParser::m_optionReg345,10856
   typedef map<string, OptionRegistryInterface*> OptionMap;OptionMap346,10889
   typedef map<string, OptionRegistryInterface*> OptionMap;OptionParser::OptionMap346,10889
   OptionMap m_optionMap;m_optionMap347,10949
   OptionMap m_optionMap;OptionParser::m_optionMap347,10949
option_parser_t option_parser_create() option_parser_create352,11007
void option_parser_destroy(option_parser_t opp)option_parser_destroy358,11149
void option_parser_register(option_parser_t opp, option_parser_register364,11283
void option_parser_cmdline(option_parser_t opp,option_parser_cmdline389,12792
void option_parser_cfgfile(option_parser_t opp,option_parser_cfgfile398,13016
void option_parser_delimited_string(option_parser_t opp,option_parser_delimited_string405,13215
void option_parser_print(option_parser_t opp, option_parser_print413,13513
class testtypetesttype425,13732
   int idata;idata428,13757
   int idata;testtype::idata428,13757
   float fdata;fdata429,13771
   float fdata;testtype::fdata429,13771
   string sdata;sdata430,13787
   string sdata;testtype::sdata430,13787
   unsigned long long ulldata;ulldata431,13804
   unsigned long long ulldata;testtype::ulldata431,13804
   bool bdata;bdata432,13835
   bool bdata;testtype::bdata432,13835
   unsigned int boolint;boolint433,13850
   unsigned int boolint;testtype::boolint433,13850
   char * coption;coption434,13875
   char * coption;testtype::coption434,13875
   testtype() testtype436,13895
   testtype() testtype::testtype436,13895
int cppinterfacetest(int argc, const char *argv[])cppinterfacetest446,14023
int cinterfacetest(int argc, const char *argv[])cinterfacetest478,15145
int stringparsertest()stringparsertest513,16406
int main(int argc, const char *argv[]) main537,17174

Makefile,285
DEBUG?=0DEBUG32,1663
TRACE?=1TRACE33,1672
CXXFLAGS = -Wall -DDEBUGCXXFLAGS37,1715
CPP = g++ $(SNOW)CPP56,1984
OEXT = oOEXT57,2002
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)OUTPUT_DIR59,2012
SRCS = $(shell ls *.cc)SRCS60,2044
OBJS = $(SRCS:%.cc=$(OUTPUT_DIR)/%.$(OEXT))OBJS61,2068

debug.cc,1362
class watchpoint_event {watchpoint_event39,1829
   watchpoint_event()watchpoint_event41,1862
   watchpoint_event()watchpoint_event::watchpoint_event41,1862
   watchpoint_event(const ptx_thread_info *thd, const ptx_instruction *pI) watchpoint_event46,1934
   watchpoint_event(const ptx_thread_info *thd, const ptx_instruction *pI) watchpoint_event::watchpoint_event46,1934
   const ptx_thread_info *thread() const { return m_thread; }thread51,2059
   const ptx_thread_info *thread() const { return m_thread; }watchpoint_event::thread51,2059
   const ptx_instruction *inst() const { return m_inst; }inst52,2121
   const ptx_instruction *inst() const { return m_inst; }watchpoint_event::inst52,2121
   const ptx_thread_info *m_thread;m_thread54,2188
   const ptx_thread_info *m_thread;watchpoint_event::m_thread54,2188
   const ptx_instruction *m_inst;m_inst55,2224
   const ptx_instruction *m_inst;watchpoint_event::m_inst55,2224
std::map<unsigned,watchpoint_event> g_watchpoint_hits;g_watchpoint_hits58,2262
void hit_watchpoint( unsigned watchpoint_num, ptx_thread_info *thd, const ptx_instruction *pI )hit_watchpoint60,2318
void gpgpu_sim::gpgpu_debug()gpgpu_debug67,2509
void gpgpu_sim::gpgpu_debug()gpgpu_sim::gpgpu_debug67,2509
bool thread_at_brkpt( ptx_thread_info *thread, const struct brk_pt &b )thread_at_brkpt225,8394

cuda-sim/memory.h,4469
#define memory_h_INCLUDEDmemory_h_INCLUDED29,1647
#define mem_map mem_map34,1744
   #define MEM_MAP_RESIZE(MEM_MAP_RESIZE36,1801
   #define MEM_MAP_RESIZE(MEM_MAP_RESIZE38,1845
typedef address_type mem_addr_t;mem_addr_t48,2030
#define MEM_BLOCK_SIZE MEM_BLOCK_SIZE50,2064
template<unsigned BSIZE> class mem_storage {mem_storage52,2097
   mem_storage( const mem_storage &another )mem_storage54,2150
   mem_storage( const mem_storage &another )mem_storage::mem_storage54,2150
   mem_storage()mem_storage59,2296
   mem_storage()mem_storage::mem_storage59,2296
   ~mem_storage()~mem_storage63,2371
   ~mem_storage()mem_storage::~mem_storage63,2371
   void write( unsigned offset, size_t length, const unsigned char *data )write68,2420
   void write( unsigned offset, size_t length, const unsigned char *data )mem_storage::write68,2420
   void read( unsigned offset, size_t length, unsigned char *data ) constread74,2589
   void read( unsigned offset, size_t length, unsigned char *data ) constmem_storage::read74,2589
   void print( const char *format, FILE *fout ) constprint80,2757
   void print( const char *format, FILE *fout ) constmem_storage::print80,2757
   unsigned m_nbytes;m_nbytes95,3146
   unsigned m_nbytes;mem_storage::m_nbytes95,3146
   unsigned char *m_data;m_data96,3168
   unsigned char *m_data;mem_storage::m_data96,3168
class memory_spacememory_space102,3245
   virtual ~memory_space() {}~memory_space105,3274
   virtual ~memory_space() {}memory_space::~memory_space105,3274
   virtual void write( mem_addr_t addr, size_t length, const void *data, ptx_thread_info *thd, const ptx_instruction *pI ) = 0;write106,3304
   virtual void write( mem_addr_t addr, size_t length, const void *data, ptx_thread_info *thd, const ptx_instruction *pI ) = 0;memory_space::write106,3304
   virtual void read( mem_addr_t addr, size_t length, void *data ) const = 0;read107,3432
   virtual void read( mem_addr_t addr, size_t length, void *data ) const = 0;memory_space::read107,3432
   virtual void print( const char *format, FILE *fout ) const = 0;print108,3510
   virtual void print( const char *format, FILE *fout ) const = 0;memory_space::print108,3510
   virtual void set_watch( addr_t addr, unsigned watchpoint ) = 0;set_watch109,3577
   virtual void set_watch( addr_t addr, unsigned watchpoint ) = 0;memory_space::set_watch109,3577
template<unsigned BSIZE> class memory_space_impl : public memory_space {memory_space_impl112,3648
   memory_space_impl( std::string name, unsigned hash_size );memory_space_impl114,3729
   memory_space_impl( std::string name, unsigned hash_size );memory_space_impl::memory_space_impl114,3729
   virtual void write( mem_addr_t addr, size_t length, const void *data, ptx_thread_info *thd, const ptx_instruction *pI );write116,3792
   virtual void write( mem_addr_t addr, size_t length, const void *data, ptx_thread_info *thd, const ptx_instruction *pI );memory_space_impl::write116,3792
   virtual void read( mem_addr_t addr, size_t length, void *data ) const;read117,3916
   virtual void read( mem_addr_t addr, size_t length, void *data ) const;memory_space_impl::read117,3916
   virtual void print( const char *format, FILE *fout ) const;print118,3990
   virtual void print( const char *format, FILE *fout ) const;memory_space_impl::print118,3990
   virtual void set_watch( addr_t addr, unsigned watchpoint ); set_watch119,4053
   virtual void set_watch( addr_t addr, unsigned watchpoint ); memory_space_impl::set_watch119,4053
   void read_single_block( mem_addr_t blk_idx, mem_addr_t addr, size_t length, void *data) const; read_single_block122,4127
   void read_single_block( mem_addr_t blk_idx, mem_addr_t addr, size_t length, void *data) const; memory_space_impl::read_single_block122,4127
   std::string m_name;m_name123,4226
   std::string m_name;memory_space_impl::m_name123,4226
   unsigned m_log2_block_size;m_log2_block_size124,4249
   unsigned m_log2_block_size;memory_space_impl::m_log2_block_size124,4249
   typedef mem_map<mem_addr_t,mem_storage<BSIZE> > map_t;map_t125,4280
   typedef mem_map<mem_addr_t,mem_storage<BSIZE> > map_t;memory_space_impl::map_t125,4280
   map_t m_data;m_data126,4338
   map_t m_data;memory_space_impl::m_data126,4338
   std::map<unsigned,mem_addr_t> m_watchpoints;m_watchpoints127,4355
   std::map<unsigned,mem_addr_t> m_watchpoints;memory_space_impl::m_watchpoints127,4355

cuda-sim/opcodes.h,966
#define opcodes_h_includedopcodes_h_included29,1643
enum opcode_t {opcode_t31,1671
#define OP_DEF(OP_DEF32,1687
   NUM_OPCODESNUM_OPCODES34,1761
#undef OP_DEFOP_DEF35,1776
enum special_regs {special_regs38,1794
   CLOCK_REG,CLOCK_REG39,1814
   HALFCLOCK_ID,HALFCLOCK_ID40,1828
   CLOCK64_REG,CLOCK64_REG41,1845
   CTAID_REG,CTAID_REG42,1861
   ENVREG_REG,ENVREG_REG43,1875
   GRIDID_REG,GRIDID_REG44,1890
   LANEID_REG,LANEID_REG45,1905
   LANEMASK_EQ_REG,LANEMASK_EQ_REG46,1920
   LANEMASK_LE_REG,LANEMASK_LE_REG47,1940
   LANEMASK_LT_REG,LANEMASK_LT_REG48,1960
   LANEMASK_GE_REG,LANEMASK_GE_REG49,1980
   LANEMASK_GT_REG,LANEMASK_GT_REG50,2000
   NCTAID_REG,NCTAID_REG51,2020
   NTID_REG,NTID_REG52,2035
   NSMID_REG,NSMID_REG53,2048
   NWARPID_REG,NWARPID_REG54,2062
   PM_REG,PM_REG55,2078
   SMID_REG,SMID_REG56,2089
   TID_REG,TID_REG57,2102
   WARPID_REG,WARPID_REG58,2114
   WARPSZ_REGWARPSZ_REG59,2129

cuda-sim/ptx_parser.h,4192
#define ptx_parser_INCLUDEDptx_parser_INCLUDED29,1631
class symbol_table* init_parser(const char*);init_parser36,1781
const class ptx_instruction *ptx_instruction_lookup( const char *filename, unsigned linenumber );ptx_instruction_lookup37,1827
const char *decode_token( int type );decode_token40,1933
void read_parser_environment_variables();read_parser_environment_variables41,1971
void start_function( int entry_point );start_function42,2013
void add_function_name( const char *fname );add_function_name43,2053
void init_directive_state();init_directive_state44,2098
void add_directive(); add_directive45,2127
void end_function();end_function46,2150
void add_identifier( const char *s, int array_dim, unsigned array_ident );add_identifier47,2171
void add_function_arg();add_function_arg48,2246
void add_scalar_type_spec( int type_spec );add_scalar_type_spec49,2271
void add_scalar_operand( const char *identifier );add_scalar_operand50,2315
void add_neg_pred_operand( const char *identifier );add_neg_pred_operand51,2366
void add_variables();add_variables52,2419
void set_variable_type();set_variable_type53,2441
void add_opcode( int opcode );add_opcode54,2467
void add_pred( const char *identifier, int negate, int predModifier );add_pred55,2498
void add_1vector_operand( const char *d1 );add_1vector_operand56,2569
void add_2vector_operand( const char *d1, const char *d2 );add_2vector_operand57,2613
void add_3vector_operand( const char *d1, const char *d2, const char *d3 );add_3vector_operand58,2673
void add_4vector_operand( const char *d1, const char *d2, const char *d3, const char *d4 );add_4vector_operand59,2749
void add_option(int option );add_option60,2841
void add_builtin_operand( int builtin, int dim_modifier );add_builtin_operand61,2871
void add_memory_operand( );add_memory_operand62,2930
void add_literal_int( int value );add_literal_int63,2958
void add_literal_float( float value );add_literal_float64,2993
void add_literal_double( double value );add_literal_double65,3032
void add_address_operand( const char *identifier, int offset );add_address_operand66,3073
void add_address_operand2( int offset );add_address_operand267,3137
void add_label( const char *idenfiier );add_label68,3178
void add_vector_spec(int spec );add_vector_spec69,3219
void add_space_spec( enum _memory_space_t spec, int value );add_space_spec70,3252
void add_ptr_spec( enum _memory_space_t spec ); add_ptr_spec71,3313
void add_extern_spec();add_extern_spec72,3362
void add_instruction();add_instruction73,3386
void set_return();set_return74,3410
void add_alignment_spec( int spec );add_alignment_spec75,3429
void add_array_initializer();add_array_initializer76,3466
void add_file( unsigned num, const char *filename );add_file77,3496
void add_version_info( float ver, unsigned ext);add_version_info78,3549
void *reset_symtab();reset_symtab79,3598
void set_symtab(void*);set_symtab80,3620
void add_pragma( const char *str );add_pragma81,3644
void func_header(const char* a);func_header82,3680
void func_header_info(const char* a);func_header_info83,3713
void func_header_info_int(const char* a, int b);func_header_info_int84,3751
void add_constptr(const char* identifier1, const char* identifier2, int offset);add_constptr85,3800
void target_header(char* a);target_header86,3881
void target_header2(char* a, char* b);target_header287,3910
void target_header3(char* a, char* b, char* c);target_header388,3949
void add_double_operand( const char *d1, const char *d2 );add_double_operand89,3997
void change_memory_addr_space( const char *identifier );change_memory_addr_space90,4056
void change_operand_lohi( int lohi );change_operand_lohi91,4113
void change_double_operand_type( int addr_type );change_double_operand_type92,4151
void change_operand_neg( );change_operand_neg93,4201
void set_immediate_operand_type( );set_immediate_operand_type94,4229
void version_header(double a);version_header95,4265
#define NON_ARRAY_IDENTIFIER NON_ARRAY_IDENTIFIER97,4297
#define ARRAY_IDENTIFIER_NO_DIM ARRAY_IDENTIFIER_NO_DIM98,4328
#define ARRAY_IDENTIFIER ARRAY_IDENTIFIER99,4362

cuda-sim/cuda-math.h,3286
#define CUDA_MATHCUDA_MATH68,3616
#undef maxmax71,3664
#undef minmin72,3675
namespace cuda_math {cuda_math73,3686
#define __attribute__(__attribute__74,3708
#undef INT_MAXINT_MAX75,3779
   struct int4 {int479,3839
   struct int4 {cuda_math::int479,3839
      int x, y, z, w;x80,3856
      int x, y, z, w;cuda_math::int4::x80,3856
      int x, y, z, w;y80,3856
      int x, y, z, w;cuda_math::int4::y80,3856
      int x, y, z, w;z80,3856
      int x, y, z, w;cuda_math::int4::z80,3856
      int x, y, z, w;w80,3856
      int x, y, z, w;cuda_math::int4::w80,3856
   struct uint4 {uint482,3884
   struct uint4 {cuda_math::uint482,3884
      unsigned int x, y, z, w;x83,3902
      unsigned int x, y, z, w;cuda_math::uint4::x83,3902
      unsigned int x, y, z, w;y83,3902
      unsigned int x, y, z, w;cuda_math::uint4::y83,3902
      unsigned int x, y, z, w;z83,3902
      unsigned int x, y, z, w;cuda_math::uint4::z83,3902
      unsigned int x, y, z, w;w83,3902
      unsigned int x, y, z, w;cuda_math::uint4::w83,3902
   struct float4 {float485,3939
   struct float4 {cuda_math::float485,3939
      float x, y, z, w;x86,3958
      float x, y, z, w;cuda_math::float4::x86,3958
      float x, y, z, w;y86,3958
      float x, y, z, w;cuda_math::float4::y86,3958
      float x, y, z, w;z86,3958
      float x, y, z, w;cuda_math::float4::z86,3958
      float x, y, z, w;w86,3958
      float x, y, z, w;cuda_math::float4::w86,3958
   struct float2 {float288,3988
   struct float2 {cuda_math::float288,3988
      float x, y;x89,4007
      float x, y;cuda_math::float2::x89,4007
      float x, y;y89,4007
      float x, y;cuda_math::float2::y89,4007
   typedef struct int4 int4;int494,4055
   typedef struct int4 int4;cuda_math::int494,4055
   typedef struct uint4 uint4;uint495,4084
   typedef struct uint4 uint4;cuda_math::uint495,4084
   typedef struct float4 float4;float496,4115
   typedef struct float4 float4;cuda_math::float496,4115
   typedef struct float2 float2;float297,4148
   typedef struct float2 float2;cuda_math::float297,4148
extern float rsqrtf(float); // CUDA 2.3 betarsqrtf99,4182
extern float rsqrtf(float); // CUDA 2.3 betacuda_math::rsqrtf99,4182
#define CUDA_FLOAT_MATH_FUNCTIONSCUDA_FLOAT_MATH_FUNCTIONS101,4228
#define __CUDA_INTERNAL_COMPILATION____CUDA_INTERNAL_COMPILATION__103,4288
#undef __CUDA_INTERNAL_COMPILATION____CUDA_INTERNAL_COMPILATION__105,4354
#undef __attribute____attribute__106,4391
int float2int(float a, enum cudaRoundMode mode)float2int109,4445
int float2int(float a, enum cudaRoundMode mode)cuda_math::float2int109,4445
unsigned int float2uint(float a, enum cudaRoundMode mode)float2uint115,4582
unsigned int float2uint(float a, enum cudaRoundMode mode)cuda_math::float2uint115,4582
float __ll2float_rz(long long int a) {__ll2float_rz120,4688
float __ll2float_rz(long long int a) {cuda_math::__ll2float_rz120,4688
float __ll2float_ru(long long int a) {__ll2float_ru127,4857
float __ll2float_ru(long long int a) {cuda_math::__ll2float_ru127,4857
float __ll2float_rd(long long int a) {__ll2float_rd134,5022
float __ll2float_rd(long long int a) {cuda_math::__ll2float_rd134,5022
int isnanf(float a) isnanf358,10135

cuda-sim/ptxinfo.y,412
input:	/* empty */input75,2385
line: 	HEADER INFO COLON line_infoline79,2422
line_info: function_nameline_info84,2582
function_name: FUNC QUOTE IDENTIFIER QUOTE { ptxinfo_function($3); }function_name88,2651
function_info: infofunction_info91,2806
info: 	  USED INT_OPERAND REGS { ptxinfo_regs($2); }info95,2858
tuple: INT_OPERAND PLUS INT_OPERAND BYTES { g_declared=$1; g_system=$3; }tuple105,3317

cuda-sim/cuda_device_printf.cc,379
void decode_space( memory_space_t &space, ptx_thread_info *thread, const operand_info &op, memory_space *&mem, addr_t &addr);decode_space31,1656
void my_cuda_printf(const char *fmtstr,const char *arg_list)my_cuda_printf33,1783
void gpgpusim_cuda_vprintf(const ptx_instruction * pI, ptx_thread_info * thread, const function_info * target_func ) gpgpusim_cuda_vprintf71,2844

cuda-sim/ptx.l,0

cuda-sim/ptx-stats.cc,6317
bool enable_ptx_file_line_stats;enable_ptx_file_line_stats37,1790
char * ptx_line_stats_filename = NULL;ptx_line_stats_filename38,1823
void ptx_file_line_stats_options(option_parser_t opp)ptx_file_line_stats_options40,1863
class ptx_file_line ptx_file_line53,2442
    ptx_file_line(const char* s, int l) {ptx_file_line56,2473
    ptx_file_line(const char* s, int l) {ptx_file_line::ptx_file_line56,2473
    bool operator<(const ptx_file_line &other) const {operator <64,2629
    bool operator<(const ptx_file_line &other) const {ptx_file_line::operator <64,2629
    bool operator==(const ptx_file_line &other) const {operator ==75,2897
    bool operator==(const ptx_file_line &other) const {ptx_file_line::operator ==75,2897
    std::string st;st79,3013
    std::string st;ptx_file_line::st79,3013
    unsigned line;line80,3033
    unsigned line;ptx_file_line::line80,3033
class ptx_file_line_statsptx_file_line_stats84,3118
    ptx_file_line_stats() ptx_file_line_stats87,3154
    ptx_file_line_stats() ptx_file_line_stats::ptx_file_line_stats87,3154
    unsigned long exec_count;exec_count94,3417
    unsigned long exec_count;ptx_file_line_stats::exec_count94,3417
    unsigned long long latency;latency95,3447
    unsigned long long latency;ptx_file_line_stats::latency95,3447
    unsigned long long dram_traffic;dram_traffic96,3479
    unsigned long long dram_traffic;ptx_file_line_stats::dram_traffic96,3479
    unsigned long long smem_n_way_bank_conflict_total;  // total number of banks accessed by this instructionsmem_n_way_bank_conflict_total97,3516
    unsigned long long smem_n_way_bank_conflict_total;  // total number of banks accessed by this instructionptx_file_line_stats::smem_n_way_bank_conflict_total97,3516
    unsigned long smem_warp_count;                      // number of warps accessing shared memorysmem_warp_count98,3626
    unsigned long smem_warp_count;                      // number of warps accessing shared memoryptx_file_line_stats::smem_warp_count98,3626
    unsigned long long gmem_n_access_total; // number of uncoalesced access in total from this instructiongmem_n_access_total99,3725
    unsigned long long gmem_n_access_total; // number of uncoalesced access in total from this instructionptx_file_line_stats::gmem_n_access_total99,3725
    unsigned long gmem_warp_count;          // number of warps causing these uncoalesced accessgmem_warp_count100,3832
    unsigned long gmem_warp_count;          // number of warps causing these uncoalesced accessptx_file_line_stats::gmem_warp_count100,3832
    unsigned long long exposed_latency; // latency exposed as pipeline bubbles (attributed to this instruction)exposed_latency101,3928
    unsigned long long exposed_latency; // latency exposed as pipeline bubbles (attributed to this instruction)ptx_file_line_stats::exposed_latency101,3928
    unsigned long long warp_divergence; // number of warp divergence occured at this instructionwarp_divergence102,4040
    unsigned long long warp_divergence; // number of warp divergence occured at this instructionptx_file_line_stats::warp_divergence102,4040
typedef tr1_hash_map<ptx_file_line, ptx_file_line_stats> ptx_file_line_stats_map_t;ptx_file_line_stats_map_t106,4171
struct hash_ptx_file_linehash_ptx_file_line108,4261
    std::size_t operator()(const ptx_file_line & pfline) const {operator ()110,4289
    std::size_t operator()(const ptx_file_line & pfline) const {hash_ptx_file_line::operator ()110,4289
typedef tr1_hash_map<ptx_file_line, ptx_file_line_stats, hash_ptx_file_line> ptx_file_line_stats_map_t;ptx_file_line_stats_map_t115,4441
static ptx_file_line_stats_map_t ptx_file_line_stats_tracker;ptx_file_line_stats_tracker118,4553
void ptx_file_line_stats_write_file()ptx_file_line_stats_write_file121,4647
void ptx_file_line_stats_add_exec_count(const ptx_instruction *pInsn)ptx_file_line_stats_add_exec_count150,5985
void ptx_file_line_stats_add_latency(unsigned pc, unsigned latency)ptx_file_line_stats_add_latency157,6339
void ptx_file_line_stats_add_dram_traffic(unsigned pc, unsigned dram_traffic)ptx_file_line_stats_add_dram_traffic166,6723
void ptx_file_line_stats_add_smem_bank_conflict(unsigned pc, unsigned n_way_bkconflict)ptx_file_line_stats_add_smem_bank_conflict175,7177
void ptx_file_line_stats_add_uncoalesced_gmem(unsigned pc, unsigned n_access)ptx_file_line_stats_add_uncoalesced_gmem186,7732
class ptx_inflight_memory_insn_trackerptx_inflight_memory_insn_tracker197,8258
    typedef std::map<const ptx_instruction *, int> insn_count_map;insn_count_map200,8307
    typedef std::map<const ptx_instruction *, int> insn_count_map;ptx_inflight_memory_insn_tracker::insn_count_map200,8307
    void add_count(const ptx_instruction * pInsn, int count = 1)add_count202,8375
    void add_count(const ptx_instruction * pInsn, int count = 1)ptx_inflight_memory_insn_tracker::add_count202,8375
    void sub_count(const ptx_instruction * pInsn, int count = 1)sub_count207,8504
    void sub_count(const ptx_instruction * pInsn, int count = 1)ptx_inflight_memory_insn_tracker::sub_count207,8504
    void attribute_exposed_latency(int count = 1)attribute_exposed_latency221,8903
    void attribute_exposed_latency(int count = 1)ptx_inflight_memory_insn_tracker::attribute_exposed_latency221,8903
    insn_count_map ptx_inflight_memory_insns;ptx_inflight_memory_insns234,9455
    insn_count_map ptx_inflight_memory_insns;ptx_inflight_memory_insn_tracker::ptx_inflight_memory_insns234,9455
static ptx_inflight_memory_insn_tracker *inflight_mem_tracker = NULL;inflight_mem_tracker237,9505
void ptx_file_line_stats_create_exposed_latency_tracker(int n_shader_cores)ptx_file_line_stats_create_exposed_latency_tracker239,9576
void ptx_file_line_stats_add_inflight_memory_insn(int sc_id, unsigned pc)ptx_file_line_stats_add_inflight_memory_insn245,9776
void ptx_file_line_stats_sub_inflight_memory_insn(int sc_id, unsigned pc)ptx_file_line_stats_sub_inflight_memory_insn253,10020
void ptx_file_line_stats_commit_exposed_latency(int sc_id, int exposed_latency)ptx_file_line_stats_commit_exposed_latency261,10326
void ptx_file_line_stats_add_warp_divergence(unsigned pc, unsigned n_way_divergence)ptx_file_line_stats_add_warp_divergence268,10584

cuda-sim/ptx_sim.h,28597
#define ptx_sim_h_INCLUDEDptx_sim_h_INCLUDED28,1613
struct param_t {param_t45,1861
   const void *pdata;pdata46,1878
   const void *pdata;param_t::pdata46,1878
   int type;type47,1900
   int type;param_t::type47,1900
   size_t size;size48,1913
   size_t size;param_t::size48,1913
   size_t offset;offset49,1929
   size_t offset;param_t::offset49,1929
union ptx_reg_t {ptx_reg_t56,1990
   ptx_reg_t() {ptx_reg_t57,2008
   ptx_reg_t() {ptx_reg_t::ptx_reg_t57,2008
   ptx_reg_t(unsigned x) ptx_reg_t76,2290
   ptx_reg_t(unsigned x) ptx_reg_t::ptx_reg_t76,2290
   operator unsigned int() { return u32;}operator unsigned int97,2601
   operator unsigned int() { return u32;}ptx_reg_t::operator unsigned int97,2601
   operator unsigned short() { return u16;}operator unsigned short98,2643
   operator unsigned short() { return u16;}ptx_reg_t::operator unsigned short98,2643
   operator unsigned char() { return u8;}operator unsigned char99,2687
   operator unsigned char() { return u8;}ptx_reg_t::operator unsigned char99,2687
   operator unsigned long long() { return u64;}operator unsigned long long100,2729
   operator unsigned long long() { return u64;}ptx_reg_t::operator unsigned long long100,2729
   void mask_and( unsigned ms, unsigned ls )mask_and102,2778
   void mask_and( unsigned ms, unsigned ls )ptx_reg_t::mask_and102,2778
   void mask_or( unsigned ms, unsigned ls )mask_or108,2876
   void mask_or( unsigned ms, unsigned ls )ptx_reg_t::mask_or108,2876
   int get_bit( unsigned bit )get_bit113,2972
   int get_bit( unsigned bit )ptx_reg_t::get_bit113,2972
   signed char       s8;s8121,3126
   signed char       s8;ptx_reg_t::s8121,3126
   signed short      s16;s16122,3151
   signed short      s16;ptx_reg_t::s16122,3151
   signed int        s32;s32123,3177
   signed int        s32;ptx_reg_t::s32123,3177
   signed long long  s64;s64124,3203
   signed long long  s64;ptx_reg_t::s64124,3203
   unsigned char     u8;u8125,3229
   unsigned char     u8;ptx_reg_t::u8125,3229
   unsigned short    u16;u16126,3254
   unsigned short    u16;ptx_reg_t::u16126,3254
   unsigned int      u32;u32127,3280
   unsigned int      u32;ptx_reg_t::u32127,3280
   unsigned long long   u64;u64128,3306
   unsigned long long   u64;ptx_reg_t::u64128,3306
   float             f16; f16129,3335
   float             f16; ptx_reg_t::f16129,3335
   float          f32;f32130,3362
   float          f32;ptx_reg_t::f32130,3362
   double            f64;f64131,3385
   double            f64;ptx_reg_t::f64131,3385
      unsigned ls;ls133,3423
      unsigned ls;ptx_reg_t::__anon29::ls133,3423
      unsigned ms;ms134,3442
      unsigned ms;ptx_reg_t::__anon29::ms134,3442
   } bits;bits135,3461
   } bits;ptx_reg_t::bits135,3461
       unsigned int lowest;lowest137,3484
       unsigned int lowest;ptx_reg_t::__anon30::lowest137,3484
       unsigned int low;low138,3512
       unsigned int low;ptx_reg_t::__anon30::low138,3512
       unsigned int high;high139,3537
       unsigned int high;ptx_reg_t::__anon30::high139,3537
       unsigned int highest;highest140,3563
       unsigned int highest;ptx_reg_t::__anon30::highest140,3563
   } u128;u128141,3592
   } u128;ptx_reg_t::u128141,3592
class ptx_cta_info {ptx_cta_info152,3744
   ptx_cta_info( unsigned sm_idx );ptx_cta_info154,3773
   ptx_cta_info( unsigned sm_idx );ptx_cta_info::ptx_cta_info154,3773
   void add_thread( ptx_thread_info *thd );add_thread155,3809
   void add_thread( ptx_thread_info *thd );ptx_cta_info::add_thread155,3809
   unsigned num_threads() const;num_threads156,3853
   unsigned num_threads() const;ptx_cta_info::num_threads156,3853
   void check_cta_thread_status_and_reset();check_cta_thread_status_and_reset157,3886
   void check_cta_thread_status_and_reset();ptx_cta_info::check_cta_thread_status_and_reset157,3886
   void register_thread_exit( ptx_thread_info *thd );register_thread_exit158,3931
   void register_thread_exit( ptx_thread_info *thd );ptx_cta_info::register_thread_exit158,3931
   void register_deleted_thread( ptx_thread_info *thd );register_deleted_thread159,3985
   void register_deleted_thread( ptx_thread_info *thd );ptx_cta_info::register_deleted_thread159,3985
   unsigned get_sm_idx() const;get_sm_idx160,4042
   unsigned get_sm_idx() const;ptx_cta_info::get_sm_idx160,4042
   unsigned long long         m_uid;m_uid163,4084
   unsigned long long         m_uid;ptx_cta_info::m_uid163,4084
   unsigned                m_sm_idx;m_sm_idx164,4121
   unsigned                m_sm_idx;ptx_cta_info::m_sm_idx164,4121
   std::set<ptx_thread_info*>    m_threads_in_cta;m_threads_in_cta165,4158
   std::set<ptx_thread_info*>    m_threads_in_cta;ptx_cta_info::m_threads_in_cta165,4158
   std::set<ptx_thread_info*>  m_threads_that_have_exited;m_threads_that_have_exited166,4209
   std::set<ptx_thread_info*>  m_threads_that_have_exited;ptx_cta_info::m_threads_that_have_exited166,4209
   std::set<ptx_thread_info*>  m_dangling_pointers;m_dangling_pointers167,4268
   std::set<ptx_thread_info*>  m_dangling_pointers;ptx_cta_info::m_dangling_pointers167,4268
struct stack_entry {stack_entry172,4339
   stack_entry() {stack_entry173,4360
   stack_entry() {stack_entry::stack_entry173,4360
   stack_entry( symbol_table *s, function_info *f, unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )stack_entry183,4572
   stack_entry( symbol_table *s, function_info *f, unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )stack_entry::stack_entry183,4572
   bool m_valid;m_valid195,4951
   bool m_valid;stack_entry::m_valid195,4951
   symbol_table  *m_symbol_table;m_symbol_table196,4968
   symbol_table  *m_symbol_table;stack_entry::m_symbol_table196,4968
   function_info *m_func_info;m_func_info197,5002
   function_info *m_func_info;stack_entry::m_func_info197,5002
   unsigned       m_PC;m_PC198,5033
   unsigned       m_PC;stack_entry::m_PC198,5033
   unsigned       m_RPC;m_RPC199,5057
   unsigned       m_RPC;stack_entry::m_RPC199,5057
   const symbol  *m_return_var_src;m_return_var_src200,5082
   const symbol  *m_return_var_src;stack_entry::m_return_var_src200,5082
   const symbol  *m_return_var_dst;m_return_var_dst201,5118
   const symbol  *m_return_var_dst;stack_entry::m_return_var_dst201,5118
   unsigned       m_call_uid;m_call_uid202,5154
   unsigned       m_call_uid;stack_entry::m_call_uid202,5154
class ptx_version {ptx_version205,5188
      ptx_version()ptx_version207,5216
      ptx_version()ptx_version::ptx_version207,5216
      ptx_version(float ver, unsigned extensions)ptx_version216,5440
      ptx_version(float ver, unsigned extensions)ptx_version::ptx_version216,5440
      void set_target( const char *sm_ver, const char *ext, const char *ext2 ) set_target224,5669
      void set_target( const char *sm_ver, const char *ext, const char *ext2 ) ptx_version::set_target224,5669
      float    ver() const { assert(m_valid); return m_ptx_version; }ver233,5988
      float    ver() const { assert(m_valid); return m_ptx_version; }ptx_version::ver233,5988
      unsigned target() const { assert(m_valid&&m_sm_version_valid); return m_sm_version; }target234,6058
      unsigned target() const { assert(m_valid&&m_sm_version_valid); return m_sm_version; }ptx_version::target234,6058
      unsigned extensions() const { assert(m_valid); return m_ptx_extensions; }extensions235,6150
      unsigned extensions() const { assert(m_valid); return m_ptx_extensions; }ptx_version::extensions235,6150
      void check_target_extension( const char *ext ) check_target_extension237,6239
      void check_target_extension( const char *ext ) ptx_version::check_target_extension237,6239
      bool     m_valid;m_valid250,6651
      bool     m_valid;ptx_version::m_valid250,6651
      float    m_ptx_version;m_ptx_version251,6675
      float    m_ptx_version;ptx_version::m_ptx_version251,6675
      unsigned m_sm_version_valid;m_sm_version_valid252,6705
      unsigned m_sm_version_valid;ptx_version::m_sm_version_valid252,6705
      std::string m_sm_version_str;m_sm_version_str253,6740
      std::string m_sm_version_str;ptx_version::m_sm_version_str253,6740
      bool     m_texmode_unified;m_texmode_unified254,6776
      bool     m_texmode_unified;ptx_version::m_texmode_unified254,6776
      bool     m_map_f64_to_f32; m_map_f64_to_f32255,6810
      bool     m_map_f64_to_f32; ptx_version::m_map_f64_to_f32255,6810
      unsigned m_sm_version;m_sm_version256,6844
      unsigned m_sm_version;ptx_version::m_sm_version256,6844
      unsigned m_ptx_extensions;m_ptx_extensions257,6873
      unsigned m_ptx_extensions;ptx_version::m_ptx_extensions257,6873
class ptx_thread_info {ptx_thread_info260,6910
   ~ptx_thread_info();~ptx_thread_info262,6942
   ~ptx_thread_info();ptx_thread_info::~ptx_thread_info262,6942
   ptx_thread_info( kernel_info_t &kernel );ptx_thread_info263,6965
   ptx_thread_info( kernel_info_t &kernel );ptx_thread_info::ptx_thread_info263,6965
   void init(gpgpu_t *gpu, core_t *core, unsigned sid, unsigned cta_id, unsigned wid, unsigned tid, bool fsim) init265,7011
   void init(gpgpu_t *gpu, core_t *core, unsigned sid, unsigned cta_id, unsigned wid, unsigned tid, bool fsim) ptx_thread_info::init265,7011
   void ptx_fetch_inst( inst_t &inst ) const;ptx_fetch_inst276,7302
   void ptx_fetch_inst( inst_t &inst ) const;ptx_thread_info::ptx_fetch_inst276,7302
   void ptx_exec_inst( warp_inst_t &inst, unsigned lane_id );ptx_exec_inst277,7348
   void ptx_exec_inst( warp_inst_t &inst, unsigned lane_id );ptx_thread_info::ptx_exec_inst277,7348
   const ptx_version &get_ptx_version() const;get_ptx_version279,7411
   const ptx_version &get_ptx_version() const;ptx_thread_info::get_ptx_version279,7411
   void set_reg( const symbol *reg, const ptx_reg_t &value );set_reg280,7458
   void set_reg( const symbol *reg, const ptx_reg_t &value );ptx_thread_info::set_reg280,7458
   ptx_reg_t get_reg( const symbol *reg );get_reg281,7520
   ptx_reg_t get_reg( const symbol *reg );ptx_thread_info::get_reg281,7520
   ptx_reg_t get_operand_value( const operand_info &op, operand_info dstInfo, unsigned opType, ptx_thread_info *thread, int derefFlag );get_operand_value282,7563
   ptx_reg_t get_operand_value( const operand_info &op, operand_info dstInfo, unsigned opType, ptx_thread_info *thread, int derefFlag );ptx_thread_info::get_operand_value282,7563
   void set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI );set_operand_value283,7700
   void set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI );ptx_thread_info::set_operand_value283,7700
   void set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI, int overflow, int carry );set_operand_value284,7844
   void set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI, int overflow, int carry );ptx_thread_info::set_operand_value284,7844
   void get_vector_operand_values( const operand_info &op, ptx_reg_t* ptx_regs, unsigned num_elements );get_vector_operand_values285,8013
   void get_vector_operand_values( const operand_info &op, ptx_reg_t* ptx_regs, unsigned num_elements );ptx_thread_info::get_vector_operand_values285,8013
   void set_vector_operand_values( const operand_info &dst, set_vector_operand_values286,8118
   void set_vector_operand_values( const operand_info &dst, ptx_thread_info::set_vector_operand_values286,8118
   function_info *func_info()func_info292,8421
   function_info *func_info()ptx_thread_info::func_info292,8421
   void print_insn( unsigned pc, FILE * fp ) const;print_insn296,8488
   void print_insn( unsigned pc, FILE * fp ) const;ptx_thread_info::print_insn296,8488
   void set_info( function_info *func );set_info297,8540
   void set_info( function_info *func );ptx_thread_info::set_info297,8540
   unsigned get_uid() constget_uid298,8581
   unsigned get_uid() constptx_thread_info::get_uid298,8581
   dim3 get_ctaid() const { return m_ctaid; }get_ctaid303,8640
   dim3 get_ctaid() const { return m_ctaid; }ptx_thread_info::get_ctaid303,8640
   dim3 get_tid() const { return m_tid; }get_tid304,8686
   dim3 get_tid() const { return m_tid; }ptx_thread_info::get_tid304,8686
   class gpgpu_sim *get_gpu() { return (gpgpu_sim*)m_gpu;}get_gpu305,8728
   class gpgpu_sim *get_gpu() { return (gpgpu_sim*)m_gpu;}ptx_thread_info::get_gpu305,8728
   unsigned get_hw_tid() const { return m_hw_tid;}get_hw_tid306,8787
   unsigned get_hw_tid() const { return m_hw_tid;}ptx_thread_info::get_hw_tid306,8787
   unsigned get_hw_ctaid() const { return m_hw_ctaid;}get_hw_ctaid307,8838
   unsigned get_hw_ctaid() const { return m_hw_ctaid;}ptx_thread_info::get_hw_ctaid307,8838
   unsigned get_hw_wid() const { return m_hw_wid;}get_hw_wid308,8893
   unsigned get_hw_wid() const { return m_hw_wid;}ptx_thread_info::get_hw_wid308,8893
   unsigned get_hw_sid() const { return m_hw_sid;}get_hw_sid309,8944
   unsigned get_hw_sid() const { return m_hw_sid;}ptx_thread_info::get_hw_sid309,8944
   core_t *get_core() { return m_core; }get_core310,8995
   core_t *get_core() { return m_core; }ptx_thread_info::get_core310,8995
   unsigned get_icount() const { return m_icount;}get_icount312,9037
   unsigned get_icount() const { return m_icount;}ptx_thread_info::get_icount312,9037
   void set_valid() { m_valid = true;}set_valid313,9088
   void set_valid() { m_valid = true;}ptx_thread_info::set_valid313,9088
   addr_t last_eaddr() const { return m_last_effective_address;}last_eaddr314,9127
   addr_t last_eaddr() const { return m_last_effective_address;}ptx_thread_info::last_eaddr314,9127
   memory_space_t last_space() const { return m_last_memory_space;}last_space315,9192
   memory_space_t last_space() const { return m_last_memory_space;}ptx_thread_info::last_space315,9192
   dram_callback_t last_callback() const { return m_last_dram_callback;}last_callback316,9260
   dram_callback_t last_callback() const { return m_last_dram_callback;}ptx_thread_info::last_callback316,9260
   unsigned long long get_cta_uid() { return m_cta_info->get_sm_idx();}get_cta_uid317,9333
   unsigned long long get_cta_uid() { return m_cta_info->get_sm_idx();}ptx_thread_info::get_cta_uid317,9333
   void set_single_thread_single_block()set_single_thread_single_block319,9406
   void set_single_thread_single_block()ptx_thread_info::set_single_thread_single_block319,9406
   void set_tid( dim3 tid ) { m_tid = tid; }set_tid336,9745
   void set_tid( dim3 tid ) { m_tid = tid; }ptx_thread_info::set_tid336,9745
   void cpy_tid_to_reg( dim3 tid );cpy_tid_to_reg337,9790
   void cpy_tid_to_reg( dim3 tid );ptx_thread_info::cpy_tid_to_reg337,9790
   void set_ctaid( dim3 ctaid ) { m_ctaid = ctaid; }set_ctaid338,9826
   void set_ctaid( dim3 ctaid ) { m_ctaid = ctaid; }ptx_thread_info::set_ctaid338,9826
   void set_ntid( dim3 tid ) { m_ntid = tid; }set_ntid339,9879
   void set_ntid( dim3 tid ) { m_ntid = tid; }ptx_thread_info::set_ntid339,9879
   void set_nctaid( dim3 cta_size ) { m_nctaid = cta_size; }set_nctaid340,9926
   void set_nctaid( dim3 cta_size ) { m_nctaid = cta_size; }ptx_thread_info::set_nctaid340,9926
   unsigned get_builtin( int builtin_id, unsigned dim_mod ); get_builtin342,9988
   unsigned get_builtin( int builtin_id, unsigned dim_mod ); ptx_thread_info::get_builtin342,9988
   void set_done();set_done344,10051
   void set_done();ptx_thread_info::set_done344,10051
   bool is_done() { return m_thread_done;}is_done345,10071
   bool is_done() { return m_thread_done;}ptx_thread_info::is_done345,10071
   unsigned donecycle() const { return m_cycle_done; }donecycle346,10114
   unsigned donecycle() const { return m_cycle_done; }ptx_thread_info::donecycle346,10114
   unsigned next_instr()next_instr348,10170
   unsigned next_instr()ptx_thread_info::next_instr348,10170
   bool branch_taken() constbranch_taken354,10272
   bool branch_taken() constptx_thread_info::branch_taken354,10272
   unsigned get_pc() constget_pc358,10340
   unsigned get_pc() constptx_thread_info::get_pc358,10340
   void set_npc( unsigned npc )set_npc362,10396
   void set_npc( unsigned npc )ptx_thread_info::set_npc362,10396
   void set_npc( const function_info *f );set_npc366,10457
   void set_npc( const function_info *f );ptx_thread_info::set_npc366,10457
   void callstack_push( unsigned npc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid );callstack_push367,10500
   void callstack_push( unsigned npc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid );ptx_thread_info::callstack_push367,10500
   bool callstack_pop();callstack_pop368,10633
   bool callstack_pop();ptx_thread_info::callstack_pop368,10633
   void callstack_push_plus( unsigned npc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid );callstack_push_plus369,10658
   void callstack_push_plus( unsigned npc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid );ptx_thread_info::callstack_push_plus369,10658
   bool callstack_pop_plus();callstack_pop_plus370,10796
   bool callstack_pop_plus();ptx_thread_info::callstack_pop_plus370,10796
   void dump_callstack() const;dump_callstack371,10826
   void dump_callstack() const;ptx_thread_info::dump_callstack371,10826
   std::string get_location() const;get_location372,10858
   std::string get_location() const;ptx_thread_info::get_location372,10858
   const ptx_instruction *get_inst() const;get_inst373,10895
   const ptx_instruction *get_inst() const;ptx_thread_info::get_inst373,10895
   const ptx_instruction *get_inst( addr_t pc ) const;get_inst374,10939
   const ptx_instruction *get_inst( addr_t pc ) const;ptx_thread_info::get_inst374,10939
   bool rpc_updated() const { return m_RPC_updated; }rpc_updated375,10994
   bool rpc_updated() const { return m_RPC_updated; }ptx_thread_info::rpc_updated375,10994
   bool last_was_call() const { return m_last_was_call; }last_was_call376,11048
   bool last_was_call() const { return m_last_was_call; }ptx_thread_info::last_was_call376,11048
   unsigned get_rpc() const { return m_RPC; }get_rpc377,11106
   unsigned get_rpc() const { return m_RPC; }ptx_thread_info::get_rpc377,11106
   void clearRPC()clearRPC378,11152
   void clearRPC()ptx_thread_info::clearRPC378,11152
   unsigned get_return_PC()get_return_PC384,11259
   unsigned get_return_PC()ptx_thread_info::get_return_PC384,11259
   void update_pc( )update_pc388,11336
   void update_pc( )ptx_thread_info::update_pc388,11336
   void dump_regs(FILE * fp);dump_regs392,11387
   void dump_regs(FILE * fp);ptx_thread_info::dump_regs392,11387
   void dump_modifiedregs(FILE *fp);dump_modifiedregs393,11417
   void dump_modifiedregs(FILE *fp);ptx_thread_info::dump_modifiedregs393,11417
   void clear_modifiedregs() { m_debug_trace_regs_modified.back().clear(); m_debug_trace_regs_read.back().clear(); }clear_modifiedregs394,11454
   void clear_modifiedregs() { m_debug_trace_regs_modified.back().clear(); m_debug_trace_regs_read.back().clear(); }ptx_thread_info::clear_modifiedregs394,11454
   function_info *get_finfo() { return m_func_info;   }get_finfo395,11571
   function_info *get_finfo() { return m_func_info;   }ptx_thread_info::get_finfo395,11571
   const function_info *get_finfo() const { return m_func_info;   }get_finfo396,11627
   const function_info *get_finfo() const { return m_func_info;   }ptx_thread_info::get_finfo396,11627
   void push_breakaddr(const operand_info &breakaddr);push_breakaddr397,11695
   void push_breakaddr(const operand_info &breakaddr);ptx_thread_info::push_breakaddr397,11695
   const operand_info& pop_breakaddr();pop_breakaddr398,11750
   const operand_info& pop_breakaddr();ptx_thread_info::pop_breakaddr398,11750
   void enable_debug_trace() { m_enable_debug_trace = true; }enable_debug_trace399,11790
   void enable_debug_trace() { m_enable_debug_trace = true; }ptx_thread_info::enable_debug_trace399,11790
   unsigned get_local_mem_stack_pointer() const { return m_local_mem_stack_pointer; }get_local_mem_stack_pointer400,11852
   unsigned get_local_mem_stack_pointer() const { return m_local_mem_stack_pointer; }ptx_thread_info::get_local_mem_stack_pointer400,11852
   memory_space *get_global_memory() { return m_gpu->get_global_memory(); }get_global_memory402,11939
   memory_space *get_global_memory() { return m_gpu->get_global_memory(); }ptx_thread_info::get_global_memory402,11939
   memory_space *get_tex_memory() { return m_gpu->get_tex_memory(); }get_tex_memory403,12015
   memory_space *get_tex_memory() { return m_gpu->get_tex_memory(); }ptx_thread_info::get_tex_memory403,12015
   memory_space *get_surf_memory() { return m_gpu->get_surf_memory(); }get_surf_memory404,12085
   memory_space *get_surf_memory() { return m_gpu->get_surf_memory(); }ptx_thread_info::get_surf_memory404,12085
   memory_space *get_param_memory() { return m_kernel.get_param_memory(); }get_param_memory405,12157
   memory_space *get_param_memory() { return m_kernel.get_param_memory(); }ptx_thread_info::get_param_memory405,12157
   const gpgpu_functional_sim_config &get_config() const { return m_gpu->get_config(); }get_config406,12233
   const gpgpu_functional_sim_config &get_config() const { return m_gpu->get_config(); }ptx_thread_info::get_config406,12233
   bool isInFunctionalSimulationMode(){ return m_functionalSimulationMode;}isInFunctionalSimulationMode407,12322
   bool isInFunctionalSimulationMode(){ return m_functionalSimulationMode;}ptx_thread_info::isInFunctionalSimulationMode407,12322
   void exitCore()exitCore408,12398
   void exitCore()ptx_thread_info::exitCore408,12398
   void registerExit(){m_cta_info->register_thread_exit(this);}registerExit415,12576
   void registerExit(){m_cta_info->register_thread_exit(this);}ptx_thread_info::registerExit415,12576
   addr_t         m_last_effective_address;m_last_effective_address418,12649
   addr_t         m_last_effective_address;ptx_thread_info::m_last_effective_address418,12649
   bool        m_branch_taken;m_branch_taken419,12693
   bool        m_branch_taken;ptx_thread_info::m_branch_taken419,12693
   memory_space_t m_last_memory_space;m_last_memory_space420,12724
   memory_space_t m_last_memory_space;ptx_thread_info::m_last_memory_space420,12724
   dram_callback_t   m_last_dram_callback; m_last_dram_callback421,12763
   dram_callback_t   m_last_dram_callback; ptx_thread_info::m_last_dram_callback421,12763
   memory_space   *m_shared_mem;m_shared_mem422,12807
   memory_space   *m_shared_mem;ptx_thread_info::m_shared_mem422,12807
   memory_space   *m_local_mem;m_local_mem423,12840
   memory_space   *m_local_mem;ptx_thread_info::m_local_mem423,12840
   ptx_cta_info   *m_cta_info;m_cta_info424,12872
   ptx_cta_info   *m_cta_info;ptx_thread_info::m_cta_info424,12872
   ptx_reg_t m_last_set_operand_value;m_last_set_operand_value425,12903
   ptx_reg_t m_last_set_operand_value;ptx_thread_info::m_last_set_operand_value425,12903
   bool m_functionalSimulationMode; m_functionalSimulationMode429,12953
   bool m_functionalSimulationMode; ptx_thread_info::m_functionalSimulationMode429,12953
   unsigned m_uid;m_uid430,12990
   unsigned m_uid;ptx_thread_info::m_uid430,12990
   kernel_info_t &m_kernel;m_kernel431,13009
   kernel_info_t &m_kernel;ptx_thread_info::m_kernel431,13009
   core_t *m_core;m_core432,13037
   core_t *m_core;ptx_thread_info::m_core432,13037
   gpgpu_t *m_gpu;m_gpu433,13056
   gpgpu_t *m_gpu;ptx_thread_info::m_gpu433,13056
   bool   m_valid;m_valid434,13075
   bool   m_valid;ptx_thread_info::m_valid434,13075
   dim3   m_ntid;m_ntid435,13094
   dim3   m_ntid;ptx_thread_info::m_ntid435,13094
   dim3   m_tid;m_tid436,13112
   dim3   m_tid;ptx_thread_info::m_tid436,13112
   dim3   m_nctaid;m_nctaid437,13129
   dim3   m_nctaid;ptx_thread_info::m_nctaid437,13129
   dim3   m_ctaid;m_ctaid438,13149
   dim3   m_ctaid;ptx_thread_info::m_ctaid438,13149
   unsigned m_gridid;m_gridid439,13168
   unsigned m_gridid;ptx_thread_info::m_gridid439,13168
   bool m_thread_done;m_thread_done440,13190
   bool m_thread_done;ptx_thread_info::m_thread_done440,13190
   unsigned m_hw_sid;m_hw_sid441,13213
   unsigned m_hw_sid;ptx_thread_info::m_hw_sid441,13213
   unsigned m_hw_tid;m_hw_tid442,13235
   unsigned m_hw_tid;ptx_thread_info::m_hw_tid442,13235
   unsigned m_hw_wid;m_hw_wid443,13257
   unsigned m_hw_wid;ptx_thread_info::m_hw_wid443,13257
   unsigned m_hw_ctaid;m_hw_ctaid444,13279
   unsigned m_hw_ctaid;ptx_thread_info::m_hw_ctaid444,13279
   unsigned m_icount;m_icount446,13304
   unsigned m_icount;ptx_thread_info::m_icount446,13304
   unsigned m_PC;m_PC447,13326
   unsigned m_PC;ptx_thread_info::m_PC447,13326
   unsigned m_NPC;m_NPC448,13344
   unsigned m_NPC;ptx_thread_info::m_NPC448,13344
   unsigned m_RPC;m_RPC449,13363
   unsigned m_RPC;ptx_thread_info::m_RPC449,13363
   bool m_RPC_updated;m_RPC_updated450,13382
   bool m_RPC_updated;ptx_thread_info::m_RPC_updated450,13382
   bool m_last_was_call;m_last_was_call451,13405
   bool m_last_was_call;ptx_thread_info::m_last_was_call451,13405
   unsigned m_cycle_done;m_cycle_done452,13430
   unsigned m_cycle_done;ptx_thread_info::m_cycle_done452,13430
   int m_barrier_num;m_barrier_num454,13457
   int m_barrier_num;ptx_thread_info::m_barrier_num454,13457
   bool m_at_barrier;m_at_barrier455,13479
   bool m_at_barrier;ptx_thread_info::m_at_barrier455,13479
   symbol_table  *m_symbol_table;m_symbol_table457,13502
   symbol_table  *m_symbol_table;ptx_thread_info::m_symbol_table457,13502
   function_info *m_func_info;m_func_info458,13536
   function_info *m_func_info;ptx_thread_info::m_func_info458,13536
   std::list<stack_entry> m_callstack;m_callstack460,13568
   std::list<stack_entry> m_callstack;ptx_thread_info::m_callstack460,13568
   unsigned m_local_mem_stack_pointer;m_local_mem_stack_pointer461,13607
   unsigned m_local_mem_stack_pointer;ptx_thread_info::m_local_mem_stack_pointer461,13607
   typedef tr1_hash_map<const symbol*,ptx_reg_t> reg_map_t;reg_map_t463,13647
   typedef tr1_hash_map<const symbol*,ptx_reg_t> reg_map_t;ptx_thread_info::reg_map_t463,13647
   std::list<reg_map_t> m_regs;m_regs464,13707
   std::list<reg_map_t> m_regs;ptx_thread_info::m_regs464,13707
   std::list<reg_map_t> m_debug_trace_regs_modified;m_debug_trace_regs_modified465,13739
   std::list<reg_map_t> m_debug_trace_regs_modified;ptx_thread_info::m_debug_trace_regs_modified465,13739
   std::list<reg_map_t> m_debug_trace_regs_read;m_debug_trace_regs_read466,13792
   std::list<reg_map_t> m_debug_trace_regs_read;ptx_thread_info::m_debug_trace_regs_read466,13792
   bool m_enable_debug_trace;m_enable_debug_trace467,13841
   bool m_enable_debug_trace;ptx_thread_info::m_enable_debug_trace467,13841
   std::stack<class operand_info> m_breakaddrs;m_breakaddrs469,13872
   std::stack<class operand_info> m_breakaddrs;ptx_thread_info::m_breakaddrs469,13872
addr_t generic_to_local( unsigned smid, unsigned hwtid, addr_t addr );generic_to_local472,13924
addr_t generic_to_shared( unsigned smid, addr_t addr );generic_to_shared473,13995
addr_t generic_to_global( addr_t addr );generic_to_global474,14051
addr_t local_to_generic( unsigned smid, unsigned hwtid, addr_t addr );local_to_generic475,14092
addr_t shared_to_generic( unsigned smid, addr_t addr );shared_to_generic476,14163
addr_t global_to_generic( addr_t addr );global_to_generic477,14219
bool isspace_local( unsigned smid, unsigned hwtid, addr_t addr );isspace_local478,14260
bool isspace_shared( unsigned smid, addr_t addr );isspace_shared479,14326
bool isspace_global( addr_t addr );isspace_global480,14377
memory_space_t whichspace( addr_t addr );whichspace481,14413

cuda-sim/Makefile,1169
INTEL=0INTEL31,1659
DEBUG?=0DEBUG32,1667
TRACE?=0TRACE33,1676
CPP = g++ $(SNOW)CPP35,1686
	CPP = icpcCPP37,1722
	CC = iccCC38,1734
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/cuda-simOUTPUT_DIR43,1787
OPT	:=  -O3 -g3 -Wall -Wno-unused-function -Wno-sign-compareOPT45,1829
	OPT := -g3 -Wall  -Wno-unused-function -Wno-sign-compareOPT47,1908
CXX_OPT = $(OPT)CXX_OPT56,2095
OBJS	:= $(OUTPUT_DIR)/ptx_parser.o $(OUTPUT_DIR)/ptx_loader.o $(OUTPUT_DIR)/cuda_device_printf.o $(OUTPUT_DIR)/instructions.o $(OUTPUT_DIR)/cuda-sim.o $(OUTPUT_DIR)/ptx_ir.o $(OUTPUT_DIR)/ptx_sim.o  $(OUTPUT_DIR)/memory.o $(OUTPUT_DIR)/ptx-stats.o $(OUTPUT_DIR)/decuda_pred_table/decuda_pred_table.o $(OUTPUT_DIR)/ptx.tab.o $(OUTPUT_DIR)/lex.ptx_.o $(OUTPUT_DIR)/ptxinfo.tab.o $(OUTPUT_DIR)/lex.ptxinfo_.oOBJS65,2224
SRCS = $(shell ls *.cc)SRCS70,2675
	bison --name-prefix=ptx_ -v -d ptx.y --file-prefix=$(OUTPUT_DIR)/ptx-name-prefix94,3660
	bison --name-prefix=ptxinfo_ -v -d ptxinfo.y --file-prefix=$(OUTPUT_DIR)/ptxinfo-name-prefix97,3770
	flex --outfile=$(OUTPUT_DIR)/lex.ptx_.c ptx.l -outfile100,3885
	flex --outfile=$(OUTPUT_DIR)/lex.ptxinfo_.c ptxinfo.l -outfile103,3974

cuda-sim/cuda-sim.h,3909
#define CUDASIM_H_INCLUDEDCUDASIM_H_INCLUDED29,1630
void ptx_opcocde_latency_options (option_parser_t opp);ptx_opcocde_latency_options50,2174
extern class kernel_info_t *gpgpu_opencl_ptx_sim_init_grid(class function_info *entry,gpgpu_opencl_ptx_sim_init_grid51,2230
extern void gpgpu_cuda_ptx_sim_main_func( kernel_info_t &kernel, bool openCL = false );gpgpu_cuda_ptx_sim_main_func56,2606
extern void   print_splash();print_splash57,2694
extern void   gpgpu_ptx_sim_register_const_variable(void*, const char *deviceName, size_t size );gpgpu_ptx_sim_register_const_variable58,2724
extern void   gpgpu_ptx_sim_register_global_variable(void *hostVar, const char *deviceName, size_t size );gpgpu_ptx_sim_register_global_variable59,2822
extern void   gpgpu_ptx_sim_memcpy_symbol(const char *hostVar, const void *src, size_t count, size_t offset, int to, gpgpu_t *gpu );gpgpu_ptx_sim_memcpy_symbol60,2929
extern void read_sim_environment_variables();read_sim_environment_variables62,3063
extern void ptxinfo_opencl_addinfo( std::map<std::string,function_info*> &kernels );ptxinfo_opencl_addinfo63,3109
unsigned ptx_sim_init_thread( kernel_info_t &kernel,ptx_sim_init_thread64,3194
const warp_inst_t *ptx_fetch_inst( address_type pc );ptx_fetch_inst75,3770
const struct gpgpu_ptx_sim_kernel_info* ptx_sim_kernel_info(const class function_info *kernel);ptx_sim_kernel_info76,3824
void ptx_print_insn( address_type pc, FILE *fp );ptx_print_insn77,3920
std::string ptx_get_insn_str( address_type pc );ptx_get_insn_str78,3970
void set_param_gpgpu_num_shaders(int num_shaders);set_param_gpgpu_num_shaders79,4019
class functionalCoreSim: public core_tfunctionalCoreSim85,4186
    functionalCoreSim(kernel_info_t * kernel, gpgpu_sim *g, unsigned warp_size)functionalCoreSim88,4239
    functionalCoreSim(kernel_info_t * kernel, gpgpu_sim *g, unsigned warp_size)functionalCoreSim::functionalCoreSim88,4239
    virtual ~functionalCoreSim(){~functionalCoreSim94,4508
    virtual ~functionalCoreSim(){functionalCoreSim::~functionalCoreSim94,4508
    void execute();execute100,4684
    void execute();functionalCoreSim::execute100,4684
    virtual void warp_exit( unsigned warp_id );warp_exit101,4704
    virtual void warp_exit( unsigned warp_id );functionalCoreSim::warp_exit101,4704
    virtual bool warp_waiting_at_barrier( unsigned warp_id ) const  warp_waiting_at_barrier102,4752
    virtual bool warp_waiting_at_barrier( unsigned warp_id ) const  functionalCoreSim::warp_waiting_at_barrier102,4752
    void executeWarp(unsigned, bool &, bool &);executeWarp108,4925
    void executeWarp(unsigned, bool &, bool &);functionalCoreSim::executeWarp108,4925
    void initializeCTA();initializeCTA110,5039
    void initializeCTA();functionalCoreSim::initializeCTA110,5039
    virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)checkExecutionStatusAndUpdate111,5065
    virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)functionalCoreSim::checkExecutionStatusAndUpdate111,5065
    void  createWarp(unsigned warpId);createWarp119,5338
    void  createWarp(unsigned warpId);functionalCoreSim::createWarp119,5338
    unsigned * m_liveThreadCount;m_liveThreadCount122,5438
    unsigned * m_liveThreadCount;functionalCoreSim::m_liveThreadCount122,5438
    bool* m_warpAtBarrier;m_warpAtBarrier123,5472
    bool* m_warpAtBarrier;functionalCoreSim::m_warpAtBarrier123,5472
#define RECONVERGE_RETURN_PC RECONVERGE_RETURN_PC126,5503
#define NO_BRANCH_DIVERGENCE NO_BRANCH_DIVERGENCE127,5551
address_type get_return_pc( void *thd );get_return_pc128,5599
const char *get_ptxinfo_kname();get_ptxinfo_kname129,5640
void print_ptxinfo();print_ptxinfo130,5673
void clear_ptxinfo();clear_ptxinfo131,5695
struct gpgpu_ptx_sim_kernel_info get_ptxinfo_kinfo();get_ptxinfo_kinfo132,5717

cuda-sim/ptx_ir.h,73433
#define ptx_ir_INCLUDEDptx_ir_INCLUDED29,1659
class type_info_key {type_info_key46,1917
   type_info_key()type_info_key48,1947
   type_info_key()type_info_key::type_info_key48,1947
   type_info_key( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec, int array_dim )type_info_key53,2031
   type_info_key( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec, int array_dim )type_info_key::type_info_key53,2031
   void set_is_func()set_is_func65,2479
   void set_is_func()type_info_key::set_is_func65,2479
   void set_array_dim( int array_dim ) { m_array_dim = array_dim; }set_array_dim78,2753
   void set_array_dim( int array_dim ) { m_array_dim = array_dim; }type_info_key::set_array_dim78,2753
   int get_array_dim() const { assert(m_init); return m_array_dim; }get_array_dim79,2821
   int get_array_dim() const { assert(m_init); return m_array_dim; }type_info_key::get_array_dim79,2821
   void set_is_non_arch_reg() { m_is_non_arch_reg = true;  }set_is_non_arch_reg80,2890
   void set_is_non_arch_reg() { m_is_non_arch_reg = true;  }type_info_key::set_is_non_arch_reg80,2890
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }is_non_arch_reg82,2952
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }type_info_key::is_non_arch_reg82,2952
   bool is_reg() const { return m_space_spec == reg_space;} is_reg83,3014
   bool is_reg() const { return m_space_spec == reg_space;} type_info_key::is_reg83,3014
   bool is_param_kernel() const { return m_space_spec == param_space_kernel;}is_param_kernel84,3075
   bool is_param_kernel() const { return m_space_spec == param_space_kernel;}type_info_key::is_param_kernel84,3075
   bool is_param_local() const { return m_space_spec == param_space_local; }is_param_local85,3153
   bool is_param_local() const { return m_space_spec == param_space_local; }type_info_key::is_param_local85,3153
   bool is_param_unclassified() const { return m_space_spec == param_space_unclassified; }is_param_unclassified86,3230
   bool is_param_unclassified() const { return m_space_spec == param_space_unclassified; }type_info_key::is_param_unclassified86,3230
   bool is_global() const { return m_space_spec == global_space;}is_global87,3321
   bool is_global() const { return m_space_spec == global_space;}type_info_key::is_global87,3321
   bool is_local() const { return m_space_spec == local_space;}is_local88,3387
   bool is_local() const { return m_space_spec == local_space;}type_info_key::is_local88,3387
   bool is_shared() const { return m_space_spec == shared_space;}is_shared89,3451
   bool is_shared() const { return m_space_spec == shared_space;}type_info_key::is_shared89,3451
   bool is_const() const { return m_space_spec.get_type() == const_space;}is_const90,3517
   bool is_const() const { return m_space_spec.get_type() == const_space;}type_info_key::is_const90,3517
   bool is_tex() const { return m_space_spec == tex_space;}is_tex91,3592
   bool is_tex() const { return m_space_spec == tex_space;}type_info_key::is_tex91,3592
   bool is_func_addr() const { return m_is_function?true:false; }is_func_addr92,3652
   bool is_func_addr() const { return m_is_function?true:false; }type_info_key::is_func_addr92,3652
   int  scalar_type() const { return m_scalar_type_spec;}scalar_type93,3718
   int  scalar_type() const { return m_scalar_type_spec;}type_info_key::scalar_type93,3718
   unsigned type_decode( size_t &size, int &t ) const;type_decode94,3776
   unsigned type_decode( size_t &size, int &t ) const;type_info_key::type_decode94,3776
   static unsigned type_decode( int type, size_t &size, int &t );type_decode95,3831
   static unsigned type_decode( int type, size_t &size, int &t );type_info_key::type_decode95,3831
   memory_space_t get_memory_space() const { return m_space_spec; }get_memory_space96,3897
   memory_space_t get_memory_space() const { return m_space_spec; }type_info_key::get_memory_space96,3897
   bool m_init;m_init98,3974
   bool m_init;type_info_key::m_init98,3974
   memory_space_t m_space_spec; m_space_spec99,3990
   memory_space_t m_space_spec; type_info_key::m_space_spec99,3990
   int m_scalar_type_spec;m_scalar_type_spec100,4023
   int m_scalar_type_spec;type_info_key::m_scalar_type_spec100,4023
   int m_vector_spec;m_vector_spec101,4050
   int m_vector_spec;type_info_key::m_vector_spec101,4050
   int m_alignment_spec;m_alignment_spec102,4072
   int m_alignment_spec;type_info_key::m_alignment_spec102,4072
   int m_extern_spec;m_extern_spec103,4097
   int m_extern_spec;type_info_key::m_extern_spec103,4097
   int m_array_dim;m_array_dim104,4119
   int m_array_dim;type_info_key::m_array_dim104,4119
   int m_is_function;m_is_function105,4139
   int m_is_function;type_info_key::m_is_function105,4139
   bool m_is_non_arch_reg;m_is_non_arch_reg106,4161
   bool m_is_non_arch_reg;type_info_key::m_is_non_arch_reg106,4161
struct type_info_key_compare {type_info_key_compare113,4253
   bool operator()( const type_info_key &a, const type_info_key &b ) constoperator ()114,4284
   bool operator()( const type_info_key &a, const type_info_key &b ) consttype_info_key_compare::operator ()114,4284
class type_info {type_info129,4862
   type_info( symbol_table *scope, type_info_key t )type_info131,4888
   type_info( symbol_table *scope, type_info_key t )type_info::type_info131,4888
   const type_info_key &get_key() const { return m_type_info;}get_key135,4974
   const type_info_key &get_key() const { return m_type_info;}type_info::get_key135,4974
   symbol_table *m_scope;m_scope138,5047
   symbol_table *m_scope;type_info::m_scope138,5047
   type_info_key m_type_info;m_type_info139,5073
   type_info_key m_type_info;type_info::m_type_info139,5073
enum operand_type {operand_type142,5107
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, reg_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, vector_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, builtin_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, address_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, memory_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, float_op_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, double_op_t143,5127
   reg_t, vector_t, builtin_t, address_t, memory_t, float_op_t, double_op_t, int_t, int_t143,5127
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,unsigned_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,symbolic_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,label_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_reg_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_float_op_t144,5212
   unsigned_t, symbolic_t, label_t, v_reg_t, v_float_op_t, v_double_op_t,v_double_op_t144,5212
   v_int_t, v_unsigned_t, undef_tv_int_t145,5286
   v_int_t, v_unsigned_t, undef_tv_unsigned_t145,5286
   v_int_t, v_unsigned_t, undef_tundef_t145,5286
class symbol {symbol150,5345
   symbol( const char *name, const type_info *type, const char *location, unsigned size ) symbol152,5368
   symbol( const char *name, const type_info *type, const char *location, unsigned size ) symbol::symbol152,5368
   unsigned get_size_in_bytes() constget_size_in_bytes182,6453
   unsigned get_size_in_bytes() constsymbol::get_size_in_bytes182,6453
   const std::string &name() const { return m_name;}name186,6522
   const std::string &name() const { return m_name;}symbol::name186,6522
   const std::string &decl_location() const { return m_decl_location;} decl_location187,6575
   const std::string &decl_location() const { return m_decl_location;} symbol::decl_location187,6575
   const type_info *type() const { return m_type;}type188,6647
   const type_info *type() const { return m_type;}symbol::type188,6647
   addr_t get_address() const get_address189,6698
   addr_t get_address() const symbol::get_address189,6698
   function_info *get_pc() constget_pc195,6883
   function_info *get_pc() constsymbol::get_pc195,6883
   void set_regno( unsigned regno, unsigned arch_regno )set_regno199,6951
   void set_regno( unsigned regno, unsigned arch_regno )symbol::set_regno199,6951
   void set_address( addr_t addr )set_address206,7109
   void set_address( addr_t addr )symbol::set_address206,7109
   void set_label_address( addr_t addr)set_label_address211,7208
   void set_label_address( addr_t addr)symbol::set_label_address211,7208
   void set_function( function_info *func )set_function217,7337
   void set_function( function_info *func )symbol::set_function217,7337
   bool is_label() const { return m_is_label;}is_label223,7447
   bool is_label() const { return m_is_label;}symbol::is_label223,7447
   bool is_shared() const { return m_is_shared;}is_shared224,7494
   bool is_shared() const { return m_is_shared;}symbol::is_shared224,7494
   bool is_const() const { return m_is_const;}is_const225,7543
   bool is_const() const { return m_is_const;}symbol::is_const225,7543
   bool is_global() const { return m_is_global;}is_global226,7590
   bool is_global() const { return m_is_global;}symbol::is_global226,7590
   bool is_local() const { return m_is_local;}is_local227,7639
   bool is_local() const { return m_is_local;}symbol::is_local227,7639
   bool is_param_local() const { return m_is_param_local; }is_param_local228,7686
   bool is_param_local() const { return m_is_param_local; }symbol::is_param_local228,7686
   bool is_tex() const { return m_is_tex;}is_tex229,7746
   bool is_tex() const { return m_is_tex;}symbol::is_tex229,7746
   bool is_func_addr() const { return m_is_func_addr; }is_func_addr230,7789
   bool is_func_addr() const { return m_is_func_addr; }symbol::is_func_addr230,7789
   bool is_reg() constis_reg231,7845
   bool is_reg() constsymbol::is_reg231,7845
   bool is_non_arch_reg() constis_non_arch_reg238,7985
   bool is_non_arch_reg() constsymbol::is_non_arch_reg238,7985
   void add_initializer( const std::list<operand_info> &init );add_initializer246,8144
   void add_initializer( const std::list<operand_info> &init );symbol::add_initializer246,8144
   bool has_initializer() const has_initializer247,8208
   bool has_initializer() const symbol::has_initializer247,8208
   std::list<operand_info> get_initializer() constget_initializer251,8291
   std::list<operand_info> get_initializer() constsymbol::get_initializer251,8291
   unsigned reg_num() constreg_num255,8380
   unsigned reg_num() constsymbol::reg_num255,8380
   unsigned arch_reg_num() constarch_reg_num260,8476
   unsigned arch_reg_num() constsymbol::arch_reg_num260,8476
   void print_info(FILE *fp) const;print_info265,8582
   void print_info(FILE *fp) const;symbol::print_info265,8582
   unsigned uid() const { return m_uid; }uid266,8618
   unsigned uid() const { return m_uid; }symbol::uid266,8618
   unsigned get_uid();get_uid269,8670
   unsigned get_uid();symbol::get_uid269,8670
   unsigned m_uid;m_uid270,8693
   unsigned m_uid;symbol::m_uid270,8693
   const type_info *m_type;m_type271,8712
   const type_info *m_type;symbol::m_type271,8712
   unsigned m_size; // in bytesm_size272,8740
   unsigned m_size; // in bytessymbol::m_size272,8740
   std::string m_name;m_name273,8772
   std::string m_name;symbol::m_name273,8772
   std::string m_decl_location;m_decl_location274,8795
   std::string m_decl_location;symbol::m_decl_location274,8795
   unsigned m_address;m_address276,8828
   unsigned m_address;symbol::m_address276,8828
   function_info *m_function; // used for function symbolsm_function277,8851
   function_info *m_function; // used for function symbolssymbol::m_function277,8851
   bool m_address_valid;m_address_valid279,8911
   bool m_address_valid;symbol::m_address_valid279,8911
   bool m_is_label;m_is_label280,8936
   bool m_is_label;symbol::m_is_label280,8936
   bool m_is_shared;m_is_shared281,8956
   bool m_is_shared;symbol::m_is_shared281,8956
   bool m_is_const;m_is_const282,8977
   bool m_is_const;symbol::m_is_const282,8977
   bool m_is_global;m_is_global283,8997
   bool m_is_global;symbol::m_is_global283,8997
   bool m_is_local;m_is_local284,9018
   bool m_is_local;symbol::m_is_local284,9018
   bool m_is_param_local;m_is_param_local285,9038
   bool m_is_param_local;symbol::m_is_param_local285,9038
   bool m_is_tex;m_is_tex286,9064
   bool m_is_tex;symbol::m_is_tex286,9064
   bool m_is_func_addr;m_is_func_addr287,9082
   bool m_is_func_addr;symbol::m_is_func_addr287,9082
   unsigned m_reg_num; m_reg_num288,9106
   unsigned m_reg_num; symbol::m_reg_num288,9106
   unsigned m_arch_reg_num; m_arch_reg_num289,9130
   unsigned m_arch_reg_num; symbol::m_arch_reg_num289,9130
   bool m_reg_num_valid; m_reg_num_valid290,9159
   bool m_reg_num_valid; symbol::m_reg_num_valid290,9159
   std::list<operand_info> m_initializer;m_initializer292,9186
   std::list<operand_info> m_initializer;symbol::m_initializer292,9186
   static unsigned sm_next_uid;sm_next_uid293,9228
   static unsigned sm_next_uid;symbol::sm_next_uid293,9228
class symbol_table {symbol_table296,9264
   symbol_table();symbol_table298,9293
   symbol_table();symbol_table::symbol_table298,9293
   symbol_table( const char *scope_name, unsigned entry_point, symbol_table *parent );symbol_table299,9312
   symbol_table( const char *scope_name, unsigned entry_point, symbol_table *parent );symbol_table::symbol_table299,9312
   void set_name( const char *name );set_name300,9399
   void set_name( const char *name );symbol_table::set_name300,9399
   const ptx_version &get_ptx_version() const;get_ptx_version301,9437
   const ptx_version &get_ptx_version() const;symbol_table::get_ptx_version301,9437
   unsigned get_sm_target() const;get_sm_target302,9484
   unsigned get_sm_target() const;symbol_table::get_sm_target302,9484
   void set_ptx_version( float ver, unsigned ext );set_ptx_version303,9519
   void set_ptx_version( float ver, unsigned ext );symbol_table::set_ptx_version303,9519
   void set_sm_target( const char *target, const char *ext, const char *ext2 );set_sm_target304,9571
   void set_sm_target( const char *target, const char *ext, const char *ext2 );symbol_table::set_sm_target304,9571
   symbol* lookup( const char *identifier );lookup305,9651
   symbol* lookup( const char *identifier );symbol_table::lookup305,9651
   std::string get_scope_name() const { return m_scope_name; }get_scope_name306,9696
   std::string get_scope_name() const { return m_scope_name; }symbol_table::get_scope_name306,9696
   symbol *add_variable( const char *identifier, const type_info *type, unsigned size, const char *filename, unsigned line );add_variable307,9759
   symbol *add_variable( const char *identifier, const type_info *type, unsigned size, const char *filename, unsigned line );symbol_table::add_variable307,9759
   void add_function( function_info *func, const char *filename, unsigned linenumber );add_function308,9885
   void add_function( function_info *func, const char *filename, unsigned linenumber );symbol_table::add_function308,9885
   bool add_function_decl( const char *name, int entry_point, function_info **func_info, symbol_table **symbol_table );add_function_decl309,9973
   bool add_function_decl( const char *name, int entry_point, function_info **func_info, symbol_table **symbol_table );symbol_table::add_function_decl309,9973
   type_info *add_type( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec );add_type310,10093
   type_info *add_type( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec );symbol_table::add_type310,10093
   type_info *add_type( function_info *func );add_type311,10222
   type_info *add_type( function_info *func );symbol_table::add_type311,10222
   type_info *get_array_type( type_info *base_type, unsigned array_dim ); get_array_type312,10269
   type_info *get_array_type( type_info *base_type, unsigned array_dim ); symbol_table::get_array_type312,10269
   void set_label_address( const symbol *label, unsigned addr );set_label_address313,10344
   void set_label_address( const symbol *label, unsigned addr );symbol_table::set_label_address313,10344
   unsigned next_reg_num() { return ++m_reg_allocator;}next_reg_num314,10409
   unsigned next_reg_num() { return ++m_reg_allocator;}symbol_table::next_reg_num314,10409
   addr_t get_shared_next() { return m_shared_next;}get_shared_next315,10465
   addr_t get_shared_next() { return m_shared_next;}symbol_table::get_shared_next315,10465
   addr_t get_global_next() { return m_global_next;}get_global_next316,10518
   addr_t get_global_next() { return m_global_next;}symbol_table::get_global_next316,10518
   addr_t get_local_next() { return m_local_next;}get_local_next317,10571
   addr_t get_local_next() { return m_local_next;}symbol_table::get_local_next317,10571
   addr_t get_tex_next() { return m_tex_next;}get_tex_next318,10622
   addr_t get_tex_next() { return m_tex_next;}symbol_table::get_tex_next318,10622
   void  alloc_shared( unsigned num_bytes ) { m_shared_next += num_bytes;}alloc_shared319,10669
   void  alloc_shared( unsigned num_bytes ) { m_shared_next += num_bytes;}symbol_table::alloc_shared319,10669
   void  alloc_global( unsigned num_bytes ) { m_global_next += num_bytes;}alloc_global320,10744
   void  alloc_global( unsigned num_bytes ) { m_global_next += num_bytes;}symbol_table::alloc_global320,10744
   void  alloc_local( unsigned num_bytes ) { m_local_next += num_bytes;}alloc_local321,10819
   void  alloc_local( unsigned num_bytes ) { m_local_next += num_bytes;}symbol_table::alloc_local321,10819
   void  alloc_tex( unsigned num_bytes ) { m_tex_next += num_bytes;}alloc_tex322,10892
   void  alloc_tex( unsigned num_bytes ) { m_tex_next += num_bytes;}symbol_table::alloc_tex322,10892
   typedef std::list<symbol*>::iterator iterator;iterator324,10962
   typedef std::list<symbol*>::iterator iterator;symbol_table::iterator324,10962
   iterator global_iterator_begin() { return m_globals.begin();}global_iterator_begin326,11013
   iterator global_iterator_begin() { return m_globals.begin();}symbol_table::global_iterator_begin326,11013
   iterator global_iterator_end() { return m_globals.end();}global_iterator_end327,11078
   iterator global_iterator_end() { return m_globals.end();}symbol_table::global_iterator_end327,11078
   iterator const_iterator_begin() { return m_consts.begin();}const_iterator_begin329,11140
   iterator const_iterator_begin() { return m_consts.begin();}symbol_table::const_iterator_begin329,11140
   iterator const_iterator_end() { return m_consts.end();}const_iterator_end330,11203
   iterator const_iterator_end() { return m_consts.end();}symbol_table::const_iterator_end330,11203
   void dump();dump332,11263
   void dump();symbol_table::dump332,11263
   unsigned m_reg_allocator;m_reg_allocator334,11288
   unsigned m_reg_allocator;symbol_table::m_reg_allocator334,11288
   unsigned m_shared_next;m_shared_next335,11317
   unsigned m_shared_next;symbol_table::m_shared_next335,11317
   unsigned m_const_next;m_const_next336,11344
   unsigned m_const_next;symbol_table::m_const_next336,11344
   unsigned m_global_next;m_global_next337,11370
   unsigned m_global_next;symbol_table::m_global_next337,11370
   unsigned m_local_next;m_local_next338,11397
   unsigned m_local_next;symbol_table::m_local_next338,11397
   unsigned m_tex_next;m_tex_next339,11423
   unsigned m_tex_next;symbol_table::m_tex_next339,11423
   symbol_table *m_parent;m_parent341,11448
   symbol_table *m_parent;symbol_table::m_parent341,11448
   ptx_version m_ptx_version;m_ptx_version342,11475
   ptx_version m_ptx_version;symbol_table::m_ptx_version342,11475
   std::string m_scope_name;m_scope_name343,11505
   std::string m_scope_name;symbol_table::m_scope_name343,11505
   std::map<std::string, symbol *> m_symbols; //map from name of register to pointers to the registersm_symbols344,11534
   std::map<std::string, symbol *> m_symbols; //map from name of register to pointers to the registerssymbol_table::m_symbols344,11534
   std::map<type_info_key,type_info*,type_info_key_compare>  m_types;m_types345,11637
   std::map<type_info_key,type_info*,type_info_key_compare>  m_types;symbol_table::m_types345,11637
   std::list<symbol*> m_globals;m_globals346,11707
   std::list<symbol*> m_globals;symbol_table::m_globals346,11707
   std::list<symbol*> m_consts;m_consts347,11740
   std::list<symbol*> m_consts;symbol_table::m_consts347,11740
   std::map<std::string,function_info*> m_function_info_lookup;m_function_info_lookup348,11772
   std::map<std::string,function_info*> m_function_info_lookup;symbol_table::m_function_info_lookup348,11772
   std::map<std::string,symbol_table*> m_function_symtab_lookup;m_function_symtab_lookup349,11836
   std::map<std::string,symbol_table*> m_function_symtab_lookup;symbol_table::m_function_symtab_lookup349,11836
class operand_info {operand_info352,11905
   operand_info()operand_info354,11934
   operand_info()operand_info::operand_info354,11934
   operand_info( const symbol *addr )operand_info369,12302
   operand_info( const symbol *addr )operand_info::operand_info369,12302
   operand_info( const symbol *addr1, const symbol *addr2 )operand_info410,13498
   operand_info( const symbol *addr1, const symbol *addr2 )operand_info::operand_info410,13498
   operand_info( int builtin_id, int dim_mod )operand_info433,14212
   operand_info( int builtin_id, int dim_mod )operand_info::operand_info433,14212
   operand_info( const symbol *addr, int offset )operand_info452,14724
   operand_info( const symbol *addr, int offset )operand_info::operand_info452,14724
   operand_info( unsigned x )operand_info471,15237
   operand_info( unsigned x )operand_info::operand_info471,15237
   operand_info( int x )operand_info490,15722
   operand_info( int x )operand_info::operand_info490,15722
   operand_info( float x )operand_info509,16193
   operand_info( float x )operand_info::operand_info509,16193
   operand_info( double x )operand_info528,16673
   operand_info( double x )operand_info::operand_info528,16673
   operand_info( const symbol *s1, const symbol *s2, const symbol *s3, const symbol *s4 )operand_info547,17156
   operand_info( const symbol *s1, const symbol *s2, const symbol *s3, const symbol *s4 )operand_info::operand_info547,17156
   void init()init570,17889
   void init()operand_info::init570,17889
   void make_memory_operand() { m_type = memory_t;}make_memory_operand600,18676
   void make_memory_operand() { m_type = memory_t;}operand_info::make_memory_operand600,18676
   void set_return() { m_is_return_var = true; }set_return601,18728
   void set_return() { m_is_return_var = true; }operand_info::set_return601,18728
   void set_immediate_addr() {m_immediate_address=true;}set_immediate_addr602,18777
   void set_immediate_addr() {m_immediate_address=true;}operand_info::set_immediate_addr602,18777
   const std::string &name() constname603,18834
   const std::string &name() constoperand_info::name603,18834
   unsigned get_vect_nelem() constget_vect_nelem609,19043
   unsigned get_vect_nelem() constoperand_info::get_vect_nelem609,19043
   const symbol* vec_symbol(int idx) const vec_symbol619,19342
   const symbol* vec_symbol(int idx) const operand_info::vec_symbol619,19342
   const std::string &vec_name1() constvec_name1627,19534
   const std::string &vec_name1() constoperand_info::vec_name1627,19534
   const std::string &vec_name2() constvec_name2633,19671
   const std::string &vec_name2() constoperand_info::vec_name2633,19671
   const std::string &vec_name3() constvec_name3639,19808
   const std::string &vec_name3() constoperand_info::vec_name3639,19808
   const std::string &vec_name4() constvec_name4645,19945
   const std::string &vec_name4() constoperand_info::vec_name4645,19945
   bool is_reg() constis_reg651,20082
   bool is_reg() constoperand_info::is_reg651,20082
   bool is_param_local() constis_param_local661,20304
   bool is_param_local() constoperand_info::is_param_local661,20304
   bool is_vector() constis_vector668,20473
   bool is_vector() constoperand_info::is_vector668,20473
   int reg_num() const { return m_value.m_symbolic->reg_num();}reg_num673,20563
   int reg_num() const { return m_value.m_symbolic->reg_num();}operand_info::reg_num673,20563
   int reg1_num() const { return m_value.m_vector_symbolic[0]->reg_num();}reg1_num674,20627
   int reg1_num() const { return m_value.m_vector_symbolic[0]->reg_num();}operand_info::reg1_num674,20627
   int reg2_num() const { return m_value.m_vector_symbolic[1]->reg_num();}reg2_num675,20702
   int reg2_num() const { return m_value.m_vector_symbolic[1]->reg_num();}operand_info::reg2_num675,20702
   int reg3_num() const { return m_value.m_vector_symbolic[2]?m_value.m_vector_symbolic[2]->reg_num():0; }reg3_num676,20777
   int reg3_num() const { return m_value.m_vector_symbolic[2]?m_value.m_vector_symbolic[2]->reg_num():0; }operand_info::reg3_num676,20777
   int reg4_num() const { return m_value.m_vector_symbolic[3]?m_value.m_vector_symbolic[3]->reg_num():0; }reg4_num677,20884
   int reg4_num() const { return m_value.m_vector_symbolic[3]?m_value.m_vector_symbolic[3]->reg_num():0; }operand_info::reg4_num677,20884
   int arch_reg_num() const { return m_value.m_symbolic->arch_reg_num(); }arch_reg_num678,20991
   int arch_reg_num() const { return m_value.m_symbolic->arch_reg_num(); }operand_info::arch_reg_num678,20991
   int arch_reg_num(unsigned n) const { return (m_value.m_vector_symbolic[n])? m_value.m_vector_symbolic[n]->arch_reg_num() : -1; }arch_reg_num679,21066
   int arch_reg_num(unsigned n) const { return (m_value.m_vector_symbolic[n])? m_value.m_vector_symbolic[n]->arch_reg_num() : -1; }operand_info::arch_reg_num679,21066
   bool is_label() const { return m_type == label_t;}is_label680,21198
   bool is_label() const { return m_type == label_t;}operand_info::is_label680,21198
   bool is_builtin() const { return m_type == builtin_t;}is_builtin681,21252
   bool is_builtin() const { return m_type == builtin_t;}operand_info::is_builtin681,21252
   bool is_memory_operand() const { return m_type == memory_t;}is_memory_operand684,21376
   bool is_memory_operand() const { return m_type == memory_t;}operand_info::is_memory_operand684,21376
   bool is_memory_operand2() const { is_memory_operand2688,21620
   bool is_memory_operand2() const { operand_info::is_memory_operand2688,21620
   bool is_immediate_address() const {is_immediate_address692,21711
   bool is_immediate_address() const {operand_info::is_immediate_address692,21711
   bool is_literal() const { return m_type == int_t ||is_literal696,21790
   bool is_literal() const { return m_type == int_t ||operand_info::is_literal696,21790
   bool is_shared() const {is_shared700,21936
   bool is_shared() const {operand_info::is_shared700,21936
   bool is_const() const { return m_value.m_symbolic->is_const();}is_const706,22131
   bool is_const() const { return m_value.m_symbolic->is_const();}operand_info::is_const706,22131
   bool is_global() const { return m_value.m_symbolic->is_global();}is_global707,22198
   bool is_global() const { return m_value.m_symbolic->is_global();}operand_info::is_global707,22198
   bool is_local() const { return m_value.m_symbolic->is_local();}is_local708,22267
   bool is_local() const { return m_value.m_symbolic->is_local();}operand_info::is_local708,22267
   bool is_tex() const { return m_value.m_symbolic->is_tex();}is_tex709,22334
   bool is_tex() const { return m_value.m_symbolic->is_tex();}operand_info::is_tex709,22334
   bool is_return_var() const { return m_is_return_var; }is_return_var710,22397
   bool is_return_var() const { return m_is_return_var; }operand_info::is_return_var710,22397
   bool is_function_address() constis_function_address712,22456
   bool is_function_address() constoperand_info::is_function_address712,22456
   ptx_reg_t get_literal_value() constget_literal_value720,22618
   ptx_reg_t get_literal_value() constoperand_info::get_literal_value720,22618
   int get_int() const { return m_value.m_int;}get_int734,23053
   int get_int() const { return m_value.m_int;}operand_info::get_int734,23053
   int get_addr_offset() const { return m_addr_offset;}get_addr_offset735,23101
   int get_addr_offset() const { return m_addr_offset;}operand_info::get_addr_offset735,23101
   const symbol *get_symbol() const { return m_value.m_symbolic;}get_symbol736,23157
   const symbol *get_symbol() const { return m_value.m_symbolic;}operand_info::get_symbol736,23157
   void set_type( enum operand_type type ) set_type737,23223
   void set_type( enum operand_type type ) operand_info::set_type737,23223
   enum operand_type get_type() const {get_type741,23298
   enum operand_type get_type() const {operand_info::get_type741,23298
   void set_neg_pred()set_neg_pred744,23364
   void set_neg_pred()operand_info::set_neg_pred744,23364
   bool is_neg_pred() const { return m_neg_pred; }is_neg_pred749,23447
   bool is_neg_pred() const { return m_neg_pred; }operand_info::is_neg_pred749,23447
   bool is_valid() const { return m_valid; }is_valid750,23498
   bool is_valid() const { return m_valid; }operand_info::is_valid750,23498
   void set_addr_space(enum _memory_space_t set_value) { m_addr_space = set_value; }set_addr_space752,23544
   void set_addr_space(enum _memory_space_t set_value) { m_addr_space = set_value; }operand_info::set_addr_space752,23544
   enum _memory_space_t get_addr_space() const { return m_addr_space; }get_addr_space753,23629
   enum _memory_space_t get_addr_space() const { return m_addr_space; }operand_info::get_addr_space753,23629
   void set_operand_lohi(int set_value) { m_operand_lohi = set_value; }set_operand_lohi754,23701
   void set_operand_lohi(int set_value) { m_operand_lohi = set_value; }operand_info::set_operand_lohi754,23701
   int get_operand_lohi() const { return m_operand_lohi; }get_operand_lohi755,23773
   int get_operand_lohi() const { return m_operand_lohi; }operand_info::get_operand_lohi755,23773
   void set_double_operand_type(int set_value) {  m_double_operand_type = set_value; }set_double_operand_type756,23832
   void set_double_operand_type(int set_value) {  m_double_operand_type = set_value; }operand_info::set_double_operand_type756,23832
   int get_double_operand_type() const { return  m_double_operand_type; }get_double_operand_type757,23919
   int get_double_operand_type() const { return  m_double_operand_type; }operand_info::get_double_operand_type757,23919
   void set_operand_neg() { m_operand_neg = true; }set_operand_neg758,23993
   void set_operand_neg() { m_operand_neg = true; }operand_info::set_operand_neg758,23993
   bool get_operand_neg() const { return m_operand_neg; }get_operand_neg759,24045
   bool get_operand_neg() const { return m_operand_neg; }operand_info::get_operand_neg759,24045
   void set_const_mem_offset(addr_t set_value) { m_const_mem_offset = set_value; }set_const_mem_offset760,24103
   void set_const_mem_offset(addr_t set_value) { m_const_mem_offset = set_value; }operand_info::set_const_mem_offset760,24103
   addr_t get_const_mem_offset() const { return m_const_mem_offset; }get_const_mem_offset761,24186
   addr_t get_const_mem_offset() const { return m_const_mem_offset; }operand_info::get_const_mem_offset761,24186
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }is_non_arch_reg762,24256
   bool is_non_arch_reg() const { return m_is_non_arch_reg; }operand_info::is_non_arch_reg762,24256
   unsigned m_uid;m_uid765,24328
   unsigned m_uid;operand_info::m_uid765,24328
   bool m_valid;m_valid766,24347
   bool m_valid;operand_info::m_valid766,24347
   bool m_vector;m_vector767,24364
   bool m_vector;operand_info::m_vector767,24364
   enum operand_type m_type;m_type768,24382
   enum operand_type m_type;operand_info::m_type768,24382
   bool m_immediate_address;m_immediate_address769,24411
   bool m_immediate_address;operand_info::m_immediate_address769,24411
   enum _memory_space_t m_addr_space;m_addr_space770,24440
   enum _memory_space_t m_addr_space;operand_info::m_addr_space770,24440
   int m_operand_lohi;m_operand_lohi771,24478
   int m_operand_lohi;operand_info::m_operand_lohi771,24478
   int m_double_operand_type;m_double_operand_type772,24501
   int m_double_operand_type;operand_info::m_double_operand_type772,24501
   bool m_operand_neg;m_operand_neg773,24531
   bool m_operand_neg;operand_info::m_operand_neg773,24531
   addr_t m_const_mem_offset;m_const_mem_offset774,24554
   addr_t m_const_mem_offset;operand_info::m_const_mem_offset774,24554
      int             m_int;m_int776,24595
      int             m_int;operand_info::__anon31::m_int776,24595
      unsigned int    m_unsigned;m_unsigned777,24624
      unsigned int    m_unsigned;operand_info::__anon31::m_unsigned777,24624
      float           m_float;m_float778,24658
      float           m_float;operand_info::__anon31::m_float778,24658
      double          m_double;m_double779,24689
      double          m_double;operand_info::__anon31::m_double779,24689
      int             m_vint[4];m_vint780,24721
      int             m_vint[4];operand_info::__anon31::m_vint780,24721
      unsigned int    m_vunsigned[4];m_vunsigned781,24754
      unsigned int    m_vunsigned[4];operand_info::__anon31::m_vunsigned781,24754
      float           m_vfloat[4];m_vfloat782,24792
      float           m_vfloat[4];operand_info::__anon31::m_vfloat782,24792
      double          m_vdouble[4];m_vdouble783,24827
      double          m_vdouble[4];operand_info::__anon31::m_vdouble783,24827
      const symbol*  m_symbolic;m_symbolic784,24863
      const symbol*  m_symbolic;operand_info::__anon31::m_symbolic784,24863
      const symbol**  m_vector_symbolic;m_vector_symbolic785,24896
      const symbol**  m_vector_symbolic;operand_info::__anon31::m_vector_symbolic785,24896
   } m_value;m_value786,24937
   } m_value;operand_info::m_value786,24937
   int m_addr_offset;m_addr_offset788,24952
   int m_addr_offset;operand_info::m_addr_offset788,24952
   bool m_neg_pred;m_neg_pred790,24975
   bool m_neg_pred;operand_info::m_neg_pred790,24975
   bool m_is_return_var;m_is_return_var791,24995
   bool m_is_return_var;operand_info::m_is_return_var791,24995
   bool m_is_non_arch_reg;m_is_non_arch_reg792,25020
   bool m_is_non_arch_reg;operand_info::m_is_non_arch_reg792,25020
   static unsigned sm_next_uid;sm_next_uid794,25048
   static unsigned sm_next_uid;operand_info::sm_next_uid794,25048
   unsigned get_uid();get_uid795,25080
   unsigned get_uid();operand_info::get_uid795,25080
struct basic_block_t {basic_block_t800,25181
   basic_block_t( unsigned ID, ptx_instruction *begin, ptx_instruction *end, bool entry, bool ex)basic_block_t801,25204
   basic_block_t( unsigned ID, ptx_instruction *begin, ptx_instruction *end, bool entry, bool ex)basic_block_t::basic_block_t801,25204
   ptx_instruction* ptx_begin;ptx_begin812,25489
   ptx_instruction* ptx_begin;basic_block_t::ptx_begin812,25489
   ptx_instruction* ptx_end;ptx_end813,25520
   ptx_instruction* ptx_end;basic_block_t::ptx_end813,25520
   std::set<int> predecessor_ids; //indices of other basic blocks in m_basic_blocks arraypredecessor_ids814,25549
   std::set<int> predecessor_ids; //indices of other basic blocks in m_basic_blocks arraybasic_block_t::predecessor_ids814,25549
   std::set<int> successor_ids;successor_ids815,25639
   std::set<int> successor_ids;basic_block_t::successor_ids815,25639
   std::set<int> postdominator_ids;postdominator_ids816,25671
   std::set<int> postdominator_ids;basic_block_t::postdominator_ids816,25671
   std::set<int> dominator_ids;dominator_ids817,25707
   std::set<int> dominator_ids;basic_block_t::dominator_ids817,25707
   std::set<int> Tmp_ids;Tmp_ids818,25739
   std::set<int> Tmp_ids;basic_block_t::Tmp_ids818,25739
   int immediatepostdominator_id;immediatepostdominator_id819,25765
   int immediatepostdominator_id;basic_block_t::immediatepostdominator_id819,25765
   int immediatedominator_id;immediatedominator_id820,25799
   int immediatedominator_id;basic_block_t::immediatedominator_id820,25799
   bool is_entry;is_entry821,25829
   bool is_entry;basic_block_t::is_entry821,25829
   bool is_exit;is_exit822,25847
   bool is_exit;basic_block_t::is_exit822,25847
   unsigned bb_id;bb_id823,25864
   unsigned bb_id;basic_block_t::bb_id823,25864
   bool dom(const basic_block_t *B) {dom826,25916
   bool dom(const basic_block_t *B) {basic_block_t::dom826,25916
   bool pdom(const basic_block_t *B) {pdom831,26070
   bool pdom(const basic_block_t *B) {basic_block_t::pdom831,26070
struct gpgpu_recon_t {gpgpu_recon_t836,26203
   address_type source_pc;source_pc837,26226
   address_type source_pc;gpgpu_recon_t::source_pc837,26226
   address_type target_pc;target_pc838,26253
   address_type target_pc;gpgpu_recon_t::target_pc838,26253
   class ptx_instruction* source_inst;source_inst839,26280
   class ptx_instruction* source_inst;gpgpu_recon_t::source_inst839,26280
   class ptx_instruction* target_inst;target_inst840,26319
   class ptx_instruction* target_inst;gpgpu_recon_t::target_inst840,26319
class ptx_instruction : public warp_inst_t {ptx_instruction843,26362
    ptx_instruction( int opcode, ptx_instruction845,26415
    ptx_instruction( int opcode, ptx_instruction::ptx_instruction845,26415
   void print_insn() const;print_insn860,27026
   void print_insn() const;ptx_instruction::print_insn860,27026
   virtual void print_insn( FILE *fp ) const;print_insn861,27054
   virtual void print_insn( FILE *fp ) const;ptx_instruction::print_insn861,27054
   std::string to_string() const;to_string862,27100
   std::string to_string() const;ptx_instruction::to_string862,27100
   unsigned inst_size() const { return m_inst_size; }inst_size863,27134
   unsigned inst_size() const { return m_inst_size; }ptx_instruction::inst_size863,27134
   unsigned uid() const { return m_uid;}uid864,27188
   unsigned uid() const { return m_uid;}ptx_instruction::uid864,27188
   int get_opcode() const { return m_opcode;}get_opcode865,27229
   int get_opcode() const { return m_opcode;}ptx_instruction::get_opcode865,27229
   const char *get_opcode_cstr() const get_opcode_cstr866,27275
   const char *get_opcode_cstr() const ptx_instruction::get_opcode_cstr866,27275
   const char *source_file() const { return m_source_file.c_str();} source_file874,27447
   const char *source_file() const { return m_source_file.c_str();} ptx_instruction::source_file874,27447
   unsigned source_line() const { return m_source_line;}source_line875,27516
   unsigned source_line() const { return m_source_line;}ptx_instruction::source_line875,27516
   unsigned get_num_operands() const { return m_operands.size();}get_num_operands876,27573
   unsigned get_num_operands() const { return m_operands.size();}ptx_instruction::get_num_operands876,27573
   bool has_pred() const { return m_pred != NULL;}has_pred877,27639
   bool has_pred() const { return m_pred != NULL;}ptx_instruction::has_pred877,27639
   operand_info get_pred() const { return operand_info( m_pred );}get_pred878,27690
   operand_info get_pred() const { return operand_info( m_pred );}ptx_instruction::get_pred878,27690
   bool get_pred_neg() const { return m_neg_pred;}get_pred_neg879,27757
   bool get_pred_neg() const { return m_neg_pred;}ptx_instruction::get_pred_neg879,27757
   int get_pred_mod() const { return m_pred_mod;}get_pred_mod880,27808
   int get_pred_mod() const { return m_pred_mod;}ptx_instruction::get_pred_mod880,27808
   const char *get_source() const { return m_source.c_str();}get_source881,27858
   const char *get_source() const { return m_source.c_str();}ptx_instruction::get_source881,27858
   typedef std::vector<operand_info>::const_iterator const_iterator;const_iterator883,27921
   typedef std::vector<operand_info>::const_iterator const_iterator;ptx_instruction::const_iterator883,27921
   const_iterator op_iter_begin() const op_iter_begin885,27991
   const_iterator op_iter_begin() const ptx_instruction::op_iter_begin885,27991
   const_iterator op_iter_end() const op_iter_end890,28077
   const_iterator op_iter_end() const ptx_instruction::op_iter_end890,28077
   const operand_info &dst() const dst895,28159
   const operand_info &dst() const ptx_instruction::dst895,28159
   const operand_info &func_addr() constfunc_addr901,28272
   const operand_info &func_addr() constptx_instruction::func_addr901,28272
   operand_info &dst() dst912,28534
   operand_info &dst() ptx_instruction::dst912,28534
   const operand_info &src1() const src1918,28635
   const operand_info &src1() const ptx_instruction::src1918,28635
   const operand_info &src2() const src2924,28751
   const operand_info &src2() const ptx_instruction::src2924,28751
   const operand_info &src3() const src3930,28867
   const operand_info &src3() const ptx_instruction::src3930,28867
   const operand_info &operand_lookup( unsigned n ) constoperand_lookup936,28983
   const operand_info &operand_lookup( unsigned n ) constptx_instruction::operand_lookup936,28983
   bool has_return() consthas_return941,29118
   bool has_return() constptx_instruction::has_return941,29118
   memory_space_t get_space() const { return m_space_spec;}get_space946,29194
   memory_space_t get_space() const { return m_space_spec;}ptx_instruction::get_space946,29194
   unsigned get_vector() const { return m_vector_spec;}get_vector947,29254
   unsigned get_vector() const { return m_vector_spec;}ptx_instruction::get_vector947,29254
   unsigned get_atomic() const { return m_atomic_spec;}get_atomic948,29310
   unsigned get_atomic() const { return m_atomic_spec;}ptx_instruction::get_atomic948,29310
   int get_type() const get_type950,29367
   int get_type() const ptx_instruction::get_type950,29367
   int get_type2() const get_type2956,29479
   int get_type2() const ptx_instruction::get_type2956,29479
   void assign_bb(basic_block_t* basic_block) //assign instruction to a basic blockassign_bb962,29592
   void assign_bb(basic_block_t* basic_block) //assign instruction to a basic blockptx_instruction::assign_bb962,29592
   basic_block_t* get_bb() { return m_basic_block;}get_bb966,29721
   basic_block_t* get_bb() { return m_basic_block;}ptx_instruction::get_bb966,29721
   void set_m_instr_mem_index(unsigned index) {set_m_instr_mem_index967,29773
   void set_m_instr_mem_index(unsigned index) {ptx_instruction::set_m_instr_mem_index967,29773
   void set_PC( addr_t PC )set_PC970,29860
   void set_PC( addr_t PC )ptx_instruction::set_PC970,29860
   addr_t get_PC() constget_PC974,29916
   addr_t get_PC() constptx_instruction::get_PC974,29916
   unsigned get_m_instr_mem_index() { return m_instr_mem_index;}get_m_instr_mem_index979,29972
   unsigned get_m_instr_mem_index() { return m_instr_mem_index;}ptx_instruction::get_m_instr_mem_index979,29972
   unsigned get_cmpop() const { return m_compare_op;}get_cmpop980,30037
   unsigned get_cmpop() const { return m_compare_op;}ptx_instruction::get_cmpop980,30037
   const symbol *get_label() const { return m_label;}get_label981,30091
   const symbol *get_label() const { return m_label;}ptx_instruction::get_label981,30091
   bool is_label() const { if(m_label){ assert(m_opcode==-1);return true;} return false;}is_label982,30145
   bool is_label() const { if(m_label){ assert(m_opcode==-1);return true;} return false;}ptx_instruction::is_label982,30145
   bool is_hi() const { return m_hi;}is_hi983,30235
   bool is_hi() const { return m_hi;}ptx_instruction::is_hi983,30235
   bool is_lo() const { return m_lo;}is_lo984,30273
   bool is_lo() const { return m_lo;}ptx_instruction::is_lo984,30273
   bool is_wide() const { return m_wide;}is_wide985,30311
   bool is_wide() const { return m_wide;}ptx_instruction::is_wide985,30311
   bool is_uni() const { return m_uni;}is_uni986,30353
   bool is_uni() const { return m_uni;}ptx_instruction::is_uni986,30353
   bool is_exit() const { return m_exit;}is_exit987,30393
   bool is_exit() const { return m_exit;}ptx_instruction::is_exit987,30393
   bool is_abs() const { return m_abs;}is_abs988,30435
   bool is_abs() const { return m_abs;}ptx_instruction::is_abs988,30435
   bool is_neg() const { return m_neg;}is_neg989,30475
   bool is_neg() const { return m_neg;}ptx_instruction::is_neg989,30475
   bool is_to() const { return m_to_option; }is_to990,30515
   bool is_to() const { return m_to_option; }ptx_instruction::is_to990,30515
   unsigned cache_option() const { return m_cache_option; }cache_option991,30561
   unsigned cache_option() const { return m_cache_option; }ptx_instruction::cache_option991,30561
   unsigned rounding_mode() const { return m_rounding_mode;}rounding_mode992,30621
   unsigned rounding_mode() const { return m_rounding_mode;}ptx_instruction::rounding_mode992,30621
   unsigned saturation_mode() const { return m_saturation_mode;}saturation_mode993,30682
   unsigned saturation_mode() const { return m_saturation_mode;}ptx_instruction::saturation_mode993,30682
   unsigned dimension() const { return m_geom_spec;}dimension994,30747
   unsigned dimension() const { return m_geom_spec;}ptx_instruction::dimension994,30747
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_mode_t995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };ptx_instruction::vote_mode_t995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_any995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };ptx_instruction::vote_any995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_all995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };ptx_instruction::vote_all995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_uni995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };ptx_instruction::vote_uni995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };vote_ballot995,30800
   enum vote_mode_t { vote_any, vote_all, vote_uni, vote_ballot };ptx_instruction::vote_ballot995,30800
   enum vote_mode_t vote_mode() const { return m_vote_mode; }vote_mode996,30867
   enum vote_mode_t vote_mode() const { return m_vote_mode; }ptx_instruction::vote_mode996,30867
   int membar_level() const { return m_membar_level; }membar_level998,30930
   int membar_level() const { return m_membar_level; }ptx_instruction::membar_level998,30930
   bool has_memory_read() const {has_memory_read1000,30986
   bool has_memory_read() const {ptx_instruction::has_memory_read1000,30986
   bool has_memory_write() const {has_memory_write1012,31467
   bool has_memory_write() const {ptx_instruction::has_memory_write1012,31467
   void set_opcode_and_latency();set_opcode_and_latency1025,31915
   void set_opcode_and_latency();ptx_instruction::set_opcode_and_latency1025,31915
   void set_fp_or_int_archop();set_fp_or_int_archop1026,31949
   void set_fp_or_int_archop();ptx_instruction::set_fp_or_int_archop1026,31949
   void set_mul_div_or_other_archop();set_mul_div_or_other_archop1027,31981
   void set_mul_div_or_other_archop();ptx_instruction::set_mul_div_or_other_archop1027,31981
   basic_block_t        *m_basic_block;m_basic_block1029,32021
   basic_block_t        *m_basic_block;ptx_instruction::m_basic_block1029,32021
   unsigned          m_uid;m_uid1030,32061
   unsigned          m_uid;ptx_instruction::m_uid1030,32061
   addr_t            m_PC;m_PC1031,32089
   addr_t            m_PC;ptx_instruction::m_PC1031,32089
   std::string             m_source_file;m_source_file1032,32116
   std::string             m_source_file;ptx_instruction::m_source_file1032,32116
   unsigned                m_source_line;m_source_line1033,32158
   unsigned                m_source_line;ptx_instruction::m_source_line1033,32158
   std::string          m_source;m_source1034,32200
   std::string          m_source;ptx_instruction::m_source1034,32200
   const symbol           *m_pred;m_pred1036,32235
   const symbol           *m_pred;ptx_instruction::m_pred1036,32235
   bool                    m_neg_pred;m_neg_pred1037,32270
   bool                    m_neg_pred;ptx_instruction::m_neg_pred1037,32270
   int                    m_pred_mod;m_pred_mod1038,32309
   int                    m_pred_mod;ptx_instruction::m_pred_mod1038,32309
   int                     m_opcode;m_opcode1039,32347
   int                     m_opcode;ptx_instruction::m_opcode1039,32347
   const symbol           *m_label;m_label1040,32384
   const symbol           *m_label;ptx_instruction::m_label1040,32384
   std::vector<operand_info> m_operands;m_operands1041,32420
   std::vector<operand_info> m_operands;ptx_instruction::m_operands1041,32420
   operand_info m_return_var;m_return_var1042,32461
   operand_info m_return_var;ptx_instruction::m_return_var1042,32461
   std::list<int>          m_options;m_options1044,32492
   std::list<int>          m_options;ptx_instruction::m_options1044,32492
   bool                m_wide;m_wide1045,32530
   bool                m_wide;ptx_instruction::m_wide1045,32530
   bool                m_hi;m_hi1046,32561
   bool                m_hi;ptx_instruction::m_hi1046,32561
   bool                m_lo;m_lo1047,32590
   bool                m_lo;ptx_instruction::m_lo1047,32590
   bool                m_exit;m_exit1048,32619
   bool                m_exit;ptx_instruction::m_exit1048,32619
   bool                m_abs;m_abs1049,32650
   bool                m_abs;ptx_instruction::m_abs1049,32650
   bool                m_neg;m_neg1050,32680
   bool                m_neg;ptx_instruction::m_neg1050,32680
   bool                m_uni; //if branch instruction, this evaluates to true for uniform branches (ie jumps)m_uni1051,32710
   bool                m_uni; //if branch instruction, this evaluates to true for uniform branches (ie jumps)ptx_instruction::m_uni1051,32710
   bool                m_to_option;m_to_option1052,32820
   bool                m_to_option;ptx_instruction::m_to_option1052,32820
   unsigned            m_cache_option;m_cache_option1053,32856
   unsigned            m_cache_option;ptx_instruction::m_cache_option1053,32856
   unsigned            m_rounding_mode;m_rounding_mode1054,32895
   unsigned            m_rounding_mode;ptx_instruction::m_rounding_mode1054,32895
   unsigned            m_compare_op;m_compare_op1055,32935
   unsigned            m_compare_op;ptx_instruction::m_compare_op1055,32935
   unsigned            m_saturation_mode;m_saturation_mode1056,32972
   unsigned            m_saturation_mode;ptx_instruction::m_saturation_mode1056,32972
   std::list<int>          m_scalar_type;m_scalar_type1058,33015
   std::list<int>          m_scalar_type;ptx_instruction::m_scalar_type1058,33015
   memory_space_t m_space_spec;m_space_spec1059,33057
   memory_space_t m_space_spec;ptx_instruction::m_space_spec1059,33057
   int m_geom_spec;m_geom_spec1060,33089
   int m_geom_spec;ptx_instruction::m_geom_spec1060,33089
   int m_vector_spec;m_vector_spec1061,33109
   int m_vector_spec;ptx_instruction::m_vector_spec1061,33109
   int m_atomic_spec;m_atomic_spec1062,33131
   int m_atomic_spec;ptx_instruction::m_atomic_spec1062,33131
   enum vote_mode_t m_vote_mode;m_vote_mode1063,33153
   enum vote_mode_t m_vote_mode;ptx_instruction::m_vote_mode1063,33153
   int m_membar_level;m_membar_level1064,33186
   int m_membar_level;ptx_instruction::m_membar_level1064,33186
   int m_instr_mem_index; //index into m_instr_mem arraym_instr_mem_index1065,33209
   int m_instr_mem_index; //index into m_instr_mem arrayptx_instruction::m_instr_mem_index1065,33209
   unsigned m_inst_size; // bytesm_inst_size1066,33266
   unsigned m_inst_size; // bytesptx_instruction::m_inst_size1066,33266
   virtual void pre_decode();pre_decode1068,33301
   virtual void pre_decode();ptx_instruction::pre_decode1068,33301
   static unsigned g_num_ptx_inst_uid;g_num_ptx_inst_uid1070,33362
   static unsigned g_num_ptx_inst_uid;ptx_instruction::g_num_ptx_inst_uid1070,33362
class param_info {param_info1073,33405
   param_info() { m_valid = false; m_value_set=false; m_size = 0; m_is_ptr = false; }param_info1075,33432
   param_info() { m_valid = false; m_value_set=false; m_size = 0; m_is_ptr = false; }param_info::param_info1075,33432
   param_info( std::string name, int type, size_t size, bool is_ptr, memory_space_t ptr_space ) param_info1076,33518
   param_info( std::string name, int type, size_t size, bool is_ptr, memory_space_t ptr_space ) param_info::param_info1076,33518
   void add_data( param_t v ) { add_data1086,33795
   void add_data( param_t v ) { param_info::add_data1086,33795
   void add_offset( unsigned offset ) { m_offset = offset; }add_offset1091,34008
   void add_offset( unsigned offset ) { m_offset = offset; }param_info::add_offset1091,34008
   unsigned get_offset() { assert(m_valid); return m_offset; }get_offset1092,34069
   unsigned get_offset() { assert(m_valid); return m_offset; }param_info::get_offset1092,34069
   std::string get_name() const { assert(m_valid); return m_name; }get_name1093,34132
   std::string get_name() const { assert(m_valid); return m_name; }param_info::get_name1093,34132
   int get_type() const { assert(m_valid);  return m_type; }get_type1094,34200
   int get_type() const { assert(m_valid);  return m_type; }param_info::get_type1094,34200
   param_t get_value() const { assert(m_value_set); return m_value; }get_value1095,34261
   param_t get_value() const { assert(m_value_set); return m_value; }param_info::get_value1095,34261
   size_t get_size() const { assert(m_valid); return m_size; }get_size1096,34331
   size_t get_size() const { assert(m_valid); return m_size; }param_info::get_size1096,34331
   bool is_ptr_shared() const { assert(m_valid); return (m_is_ptr and m_ptr_space == shared_space); }is_ptr_shared1097,34394
   bool is_ptr_shared() const { assert(m_valid); return (m_is_ptr and m_ptr_space == shared_space); }param_info::is_ptr_shared1097,34394
   bool m_valid;m_valid1099,34505
   bool m_valid;param_info::m_valid1099,34505
   std::string m_name;m_name1100,34522
   std::string m_name;param_info::m_name1100,34522
   int m_type;m_type1101,34545
   int m_type;param_info::m_type1101,34545
   size_t m_size;m_size1102,34560
   size_t m_size;param_info::m_size1102,34560
   bool m_value_set;m_value_set1103,34578
   bool m_value_set;param_info::m_value_set1103,34578
   param_t m_value;m_value1104,34599
   param_t m_value;param_info::m_value1104,34599
   unsigned m_offset;m_offset1105,34619
   unsigned m_offset;param_info::m_offset1105,34619
   bool m_is_ptr; m_is_ptr1106,34641
   bool m_is_ptr; param_info::m_is_ptr1106,34641
   memory_space_t m_ptr_space; m_ptr_space1107,34660
   memory_space_t m_ptr_space; param_info::m_ptr_space1107,34660
class function_info {function_info1110,34696
   function_info(int entry_point );function_info1112,34726
   function_info(int entry_point );function_info::function_info1112,34726
   const ptx_version &get_ptx_version() const { return m_symtab->get_ptx_version(); }get_ptx_version1113,34762
   const ptx_version &get_ptx_version() const { return m_symtab->get_ptx_version(); }function_info::get_ptx_version1113,34762
   unsigned get_sm_target() const { return m_symtab->get_sm_target(); }get_sm_target1114,34848
   unsigned get_sm_target() const { return m_symtab->get_sm_target(); }function_info::get_sm_target1114,34848
   bool is_extern() const { return m_extern; }is_extern1115,34920
   bool is_extern() const { return m_extern; }function_info::is_extern1115,34920
   void set_name(const char *name)set_name1116,34967
   void set_name(const char *name)function_info::set_name1116,34967
   void set_symtab(symbol_table *symtab )set_symtab1120,35033
   void set_symtab(symbol_table *symtab )function_info::set_symtab1120,35033
   std::string get_name() constget_name1124,35110
   std::string get_name() constfunction_info::get_name1124,35110
   unsigned print_insn( unsigned pc, FILE * fp ) const;print_insn1128,35173
   unsigned print_insn( unsigned pc, FILE * fp ) const;function_info::print_insn1128,35173
    std::string get_insn_str( unsigned pc ) const;get_insn_str1129,35229
    std::string get_insn_str( unsigned pc ) const;function_info::get_insn_str1129,35229
   void add_inst( const std::list<ptx_instruction*> &instructions )add_inst1130,35280
   void add_inst( const std::list<ptx_instruction*> &instructions )function_info::add_inst1130,35280
   std::list<ptx_instruction*>::iterator find_next_real_instruction( std::list<ptx_instruction*>::iterator i );find_next_real_instruction1134,35395
   std::list<ptx_instruction*>::iterator find_next_real_instruction( std::list<ptx_instruction*>::iterator i );function_info::find_next_real_instruction1134,35395
   void create_basic_blocks( );create_basic_blocks1135,35507
   void create_basic_blocks( );function_info::create_basic_blocks1135,35507
   void print_basic_blocks();print_basic_blocks1137,35540
   void print_basic_blocks();function_info::print_basic_blocks1137,35540
   void print_basic_block_links();print_basic_block_links1139,35571
   void print_basic_block_links();function_info::print_basic_block_links1139,35571
   void print_basic_block_dot();print_basic_block_dot1140,35606
   void print_basic_block_dot();function_info::print_basic_block_dot1140,35606
   operand_info* find_break_target( ptx_instruction * p_break_insn ); //find the target of a break instruction find_break_target1142,35640
   operand_info* find_break_target( ptx_instruction * p_break_insn ); //find the target of a break instruction function_info::find_break_target1142,35640
   void connect_basic_blocks( ); //iterate across m_basic_blocks of function, connecting basic blocks togetherconnect_basic_blocks1143,35752
   void connect_basic_blocks( ); //iterate across m_basic_blocks of function, connecting basic blocks togetherfunction_info::connect_basic_blocks1143,35752
   bool connect_break_targets(); //connecting break instructions with proper targetsconnect_break_targets1144,35863
   bool connect_break_targets(); //connecting break instructions with proper targetsfunction_info::connect_break_targets1144,35863
   void find_dominators( );find_dominators1149,36112
   void find_dominators( );function_info::find_dominators1149,36112
   void print_dominators();print_dominators1150,36140
   void print_dominators();function_info::print_dominators1150,36140
   void find_idominators();find_idominators1151,36168
   void find_idominators();function_info::find_idominators1151,36168
   void print_idominators();print_idominators1152,36196
   void print_idominators();function_info::print_idominators1152,36196
   void find_postdominators( );find_postdominators1157,36393
   void find_postdominators( );function_info::find_postdominators1157,36393
   void print_postdominators();print_postdominators1158,36425
   void print_postdominators();function_info::print_postdominators1158,36425
   void find_ipostdominators( );find_ipostdominators1163,36635
   void find_ipostdominators( );function_info::find_ipostdominators1163,36635
   void print_ipostdominators();print_ipostdominators1164,36668
   void print_ipostdominators();function_info::print_ipostdominators1164,36668
   unsigned get_num_reconvergence_pairs();get_num_reconvergence_pairs1167,36703
   unsigned get_num_reconvergence_pairs();function_info::get_num_reconvergence_pairs1167,36703
   void get_reconvergence_pairs(gpgpu_recon_t* recon_points);get_reconvergence_pairs1169,36747
   void get_reconvergence_pairs(gpgpu_recon_t* recon_points);function_info::get_reconvergence_pairs1169,36747
   unsigned get_function_size() { return m_instructions.size();}get_function_size1171,36810
   unsigned get_function_size() { return m_instructions.size();}function_info::get_function_size1171,36810
   void ptx_assemble();ptx_assemble1173,36876
   void ptx_assemble();function_info::ptx_assemble1173,36876
   unsigned ptx_get_inst_op( ptx_thread_info *thread );ptx_get_inst_op1175,36902
   unsigned ptx_get_inst_op( ptx_thread_info *thread );function_info::ptx_get_inst_op1175,36902
   void add_param( const char *name, struct param_t value )add_param1176,36958
   void add_param( const char *name, struct param_t value )function_info::add_param1176,36958
   void add_param_name_type_size( unsigned index, std::string name, int type, size_t size, bool ptr, memory_space_t space );add_param_name_type_size1180,37067
   void add_param_name_type_size( unsigned index, std::string name, int type, size_t size, bool ptr, memory_space_t space );function_info::add_param_name_type_size1180,37067
   void add_param_data( unsigned argn, struct gpgpu_ptx_sim_arg *args );add_param_data1181,37192
   void add_param_data( unsigned argn, struct gpgpu_ptx_sim_arg *args );function_info::add_param_data1181,37192
   void add_return_var( const symbol *rv )add_return_var1182,37265
   void add_return_var( const symbol *rv )function_info::add_return_var1182,37265
   void add_arg( const symbol *arg )add_arg1186,37347
   void add_arg( const symbol *arg )function_info::add_arg1186,37347
   void remove_args()remove_args1191,37452
   void remove_args()function_info::remove_args1191,37452
   unsigned num_args() constnum_args1195,37506
   unsigned num_args() constfunction_info::num_args1195,37506
   const symbol* get_arg( unsigned n ) constget_arg1199,37573
   const symbol* get_arg( unsigned n ) constfunction_info::get_arg1199,37573
   bool has_return() consthas_return1204,37687
   bool has_return() constfunction_info::has_return1204,37687
   const symbol *get_return_var() constget_return_var1208,37763
   const symbol *get_return_var() constfunction_info::get_return_var1208,37763
   const ptx_instruction *get_instruction( unsigned PC ) constget_instruction1212,37844
   const ptx_instruction *get_instruction( unsigned PC ) constfunction_info::get_instruction1212,37844
   addr_t get_start_PC() constget_start_PC1219,38050
   addr_t get_start_PC() constfunction_info::get_start_PC1219,38050
   void finalize( memory_space *param_mem );finalize1224,38118
   void finalize( memory_space *param_mem );function_info::finalize1224,38118
   void param_to_shared( memory_space *shared_mem, symbol_table *symtab ); param_to_shared1225,38163
   void param_to_shared( memory_space *shared_mem, symbol_table *symtab ); function_info::param_to_shared1225,38163
   void list_param( FILE *fout ) const;list_param1226,38239
   void list_param( FILE *fout ) const;function_info::list_param1226,38239
   const struct gpgpu_ptx_sim_kernel_info* get_kernel_info () constget_kernel_info1228,38280
   const struct gpgpu_ptx_sim_kernel_info* get_kernel_info () constfunction_info::get_kernel_info1228,38280
   const void set_kernel_info (const struct gpgpu_ptx_sim_kernel_info &info) {set_kernel_info1233,38388
   const void set_kernel_info (const struct gpgpu_ptx_sim_kernel_info &info) {function_info::set_kernel_info1233,38388
   symbol_table *get_symtab()get_symtab1238,38622
   symbol_table *get_symtab()function_info::get_symtab1238,38622
   static const ptx_instruction* pc_to_instruction(unsigned pc) pc_to_instruction1243,38686
   static const ptx_instruction* pc_to_instruction(unsigned pc) function_info::pc_to_instruction1243,38686
   unsigned local_mem_framesize() const local_mem_framesize1250,38871
   unsigned local_mem_framesize() const function_info::local_mem_framesize1250,38871
   void set_framesize( unsigned sz )set_framesize1254,38960
   void set_framesize( unsigned sz )function_info::set_framesize1254,38960
   bool is_entry_point() const { return m_entry_point; }is_entry_point1258,39041
   bool is_entry_point() const { return m_entry_point; }function_info::is_entry_point1258,39041
   unsigned m_uid;m_uid1261,39108
   unsigned m_uid;function_info::m_uid1261,39108
   unsigned m_local_mem_framesize;m_local_mem_framesize1262,39127
   unsigned m_local_mem_framesize;function_info::m_local_mem_framesize1262,39127
   bool m_entry_point;m_entry_point1263,39162
   bool m_entry_point;function_info::m_entry_point1263,39162
   bool m_extern;m_extern1264,39185
   bool m_extern;function_info::m_extern1264,39185
   bool m_assembled;m_assembled1265,39203
   bool m_assembled;function_info::m_assembled1265,39203
   std::string m_name;m_name1266,39224
   std::string m_name;function_info::m_name1266,39224
   ptx_instruction **m_instr_mem;m_instr_mem1267,39247
   ptx_instruction **m_instr_mem;function_info::m_instr_mem1267,39247
   unsigned m_start_PC;m_start_PC1268,39281
   unsigned m_start_PC;function_info::m_start_PC1268,39281
   unsigned m_instr_mem_size;m_instr_mem_size1269,39305
   unsigned m_instr_mem_size;function_info::m_instr_mem_size1269,39305
   std::map<std::string,param_t> m_kernel_params;m_kernel_params1270,39335
   std::map<std::string,param_t> m_kernel_params;function_info::m_kernel_params1270,39335
   std::map<unsigned,param_info> m_ptx_kernel_param_info;m_ptx_kernel_param_info1271,39385
   std::map<unsigned,param_info> m_ptx_kernel_param_info;function_info::m_ptx_kernel_param_info1271,39385
   const symbol *m_return_var_sym;m_return_var_sym1272,39443
   const symbol *m_return_var_sym;function_info::m_return_var_sym1272,39443
   std::vector<const symbol*> m_args;m_args1273,39478
   std::vector<const symbol*> m_args;function_info::m_args1273,39478
   std::list<ptx_instruction*> m_instructions;m_instructions1274,39516
   std::list<ptx_instruction*> m_instructions;function_info::m_instructions1274,39516
   std::vector<basic_block_t*> m_basic_blocks;m_basic_blocks1275,39563
   std::vector<basic_block_t*> m_basic_blocks;function_info::m_basic_blocks1275,39563
   std::list<std::pair<unsigned, unsigned> > m_back_edges;m_back_edges1276,39610
   std::list<std::pair<unsigned, unsigned> > m_back_edges;function_info::m_back_edges1276,39610
   std::map<std::string,unsigned> labels;labels1277,39669
   std::map<std::string,unsigned> labels;function_info::labels1277,39669
   unsigned num_reconvergence_pairs;num_reconvergence_pairs1278,39711
   unsigned num_reconvergence_pairs;function_info::num_reconvergence_pairs1278,39711
   struct gpgpu_ptx_sim_kernel_info m_kernel_info;m_kernel_info1281,39840
   struct gpgpu_ptx_sim_kernel_info m_kernel_info;function_info::m_kernel_info1281,39840
   symbol_table *m_symtab;m_symtab1283,39892
   symbol_table *m_symtab;function_info::m_symtab1283,39892
   static std::vector<ptx_instruction*> s_g_pc_to_insn; // a direct mapping from PC to instructions_g_pc_to_insn1285,39920
   static std::vector<ptx_instruction*> s_g_pc_to_insn; // a direct mapping from PC to instructionfunction_info::s_g_pc_to_insn1285,39920
   static unsigned sm_next_uid;sm_next_uid1286,40019
   static unsigned sm_next_uid;function_info::sm_next_uid1286,40019
class arg_buffer_t {arg_buffer_t1289,40055
   arg_buffer_t()arg_buffer_t1291,40084
   arg_buffer_t()arg_buffer_t::arg_buffer_t1291,40084
   arg_buffer_t( const arg_buffer_t &another )arg_buffer_t1298,40215
   arg_buffer_t( const arg_buffer_t &another )arg_buffer_t::arg_buffer_t1298,40215
   void make_copy( const arg_buffer_t &another )make_copy1302,40298
   void make_copy( const arg_buffer_t &another )arg_buffer_t::make_copy1302,40298
   void operator=( const arg_buffer_t &another )operator =1315,40730
   void operator=( const arg_buffer_t &another )arg_buffer_t::operator =1315,40730
   ~arg_buffer_t()~arg_buffer_t1319,40815
   ~arg_buffer_t()arg_buffer_t::~arg_buffer_t1319,40815
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, ptx_reg_t source_value ) : m_src_op(src_op)arg_buffer_t1324,40898
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, ptx_reg_t source_value ) : m_src_op(src_op)arg_buffer_t::arg_buffer_t1324,40898
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, void *source_param_value_array, unsigned array_size ) : m_src_op(src_op)arg_buffer_t1342,41530
   arg_buffer_t( const symbol *dst_sym, const operand_info &src_op, void *source_param_value_array, unsigned array_size ) : m_src_op(src_op)arg_buffer_t::arg_buffer_t1342,41530
   bool is_reg() const { return m_is_reg; }is_reg1369,42674
   bool is_reg() const { return m_is_reg; }arg_buffer_t::is_reg1369,42674
   ptx_reg_t get_reg() const get_reg1370,42718
   ptx_reg_t get_reg() const arg_buffer_t::get_reg1370,42718
   const void *get_param_buffer() constget_param_buffer1376,42812
   const void *get_param_buffer() constarg_buffer_t::get_param_buffer1376,42812
   size_t get_param_buffer_size() constget_param_buffer_size1381,42916
   size_t get_param_buffer_size() constarg_buffer_t::get_param_buffer_size1381,42916
   const symbol *get_dst() const { return m_dst; }get_dst1387,43021
   const symbol *get_dst() const { return m_dst; }arg_buffer_t::get_dst1387,43021
   const symbol *m_dst;m_dst1391,43108
   const symbol *m_dst;arg_buffer_t::m_dst1391,43108
   operand_info m_src_op;m_src_op1394,43154
   operand_info m_src_op;arg_buffer_t::m_src_op1394,43154
   bool m_is_reg;m_is_reg1397,43206
   bool m_is_reg;arg_buffer_t::m_is_reg1397,43206
   bool m_is_param;m_is_param1398,43224
   bool m_is_param;arg_buffer_t::m_is_param1398,43224
   ptx_reg_t m_reg_value;m_reg_value1401,43270
   ptx_reg_t m_reg_value;arg_buffer_t::m_reg_value1401,43270
   void     *m_param_value;m_param_value1404,43319
   void     *m_param_value;arg_buffer_t::m_param_value1404,43319
   unsigned  m_param_bytes;m_param_bytes1405,43347
   unsigned  m_param_bytes;arg_buffer_t::m_param_bytes1405,43347
typedef std::list< arg_buffer_t > arg_buffer_list_t;arg_buffer_list_t1408,43379
arg_buffer_t copy_arg_to_buffer(ptx_thread_info * thread, operand_info actual_param_op, const symbol * formal_param);copy_arg_to_buffer1409,43432
void copy_args_into_buffer_list( const ptx_instruction * pI, copy_args_into_buffer_list1410,43550
void copy_buffer_list_into_frame(ptx_thread_info * thread, arg_buffer_list_t &arg_values);copy_buffer_list_into_frame1414,43808
void copy_buffer_to_frame(ptx_thread_info * thread, const arg_buffer_t &a);copy_buffer_to_frame1415,43899
struct textureInfo {textureInfo1418,43977
   unsigned int texel_size; //size in bytes, e.g. (channelDesc.x+y+z+w)/8texel_size1419,43998
   unsigned int texel_size; //size in bytes, e.g. (channelDesc.x+y+z+w)/8textureInfo::texel_size1419,43998
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blockTx1420,44072
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blocktextureInfo::Tx1420,44072
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blockTy1420,44072
   unsigned int Tx,Ty; //tiling factor dimensions of layout of texels per 64B cache blocktextureInfo::Ty1420,44072
   unsigned int Tx_numbits,Ty_numbits; //log2(T)Tx_numbits1421,44162
   unsigned int Tx_numbits,Ty_numbits; //log2(T)textureInfo::Tx_numbits1421,44162
   unsigned int Tx_numbits,Ty_numbits; //log2(T)Ty_numbits1421,44162
   unsigned int Tx_numbits,Ty_numbits; //log2(T)textureInfo::Ty_numbits1421,44162
   unsigned int texel_size_numbits; //log2(texel_size)texel_size_numbits1422,44211
   unsigned int texel_size_numbits; //log2(texel_size)textureInfo::texel_size_numbits1422,44211
void gpgpu_ptx_assemble( std::string kname, void *kinfo );gpgpu_ptx_assemble1430,44383
void ptx_reg_options(option_parser_t opp);ptx_reg_options1432,44472
unsigned ptx_kernel_shmem_size( void *kernel_impl );ptx_kernel_shmem_size1433,44515
unsigned ptx_kernel_nregs( void *kernel_impl );ptx_kernel_nregs1434,44568

cuda-sim/ptx-stats.h,1442
void ptx_file_line_stats_options(option_parser_t opp);ptx_file_line_stats_options35,1723
void ptx_file_line_stats_write_file();ptx_file_line_stats_write_file38,1805
void ptx_file_line_stats_add_exec_count(const ptx_instruction *pInsn);ptx_file_line_stats_add_exec_count43,1928
void ptx_file_line_stats_add_latency(unsigned pc, unsigned latency);ptx_file_line_stats_add_latency47,2049
void ptx_file_line_stats_add_dram_traffic(unsigned pc, unsigned dram_traffic);ptx_file_line_stats_add_dram_traffic48,2118
void ptx_file_line_stats_add_smem_bank_conflict(unsigned pc, unsigned n_way_bkconflict);ptx_file_line_stats_add_smem_bank_conflict49,2197
void ptx_file_line_stats_add_uncoalesced_gmem(unsigned pc, unsigned n_access);ptx_file_line_stats_add_uncoalesced_gmem50,2286
void ptx_file_line_stats_create_exposed_latency_tracker(int n_shader_cores);ptx_file_line_stats_create_exposed_latency_tracker52,2366
void ptx_file_line_stats_add_inflight_memory_insn(int sc_id, unsigned pc);ptx_file_line_stats_add_inflight_memory_insn53,2443
void ptx_file_line_stats_sub_inflight_memory_insn(int sc_id, unsigned pc);ptx_file_line_stats_sub_inflight_memory_insn54,2518
void ptx_file_line_stats_commit_exposed_latency(int sc_id, int exposed_latency);ptx_file_line_stats_commit_exposed_latency55,2593
void ptx_file_line_stats_add_warp_divergence(unsigned pc, unsigned n_way_divergence);ptx_file_line_stats_add_warp_divergence57,2675

cuda-sim/instructions.cc,16276
unsigned ptx_instruction::g_num_ptx_inst_uid=0;g_num_ptx_inst_uid46,2037
unsigned ptx_instruction::g_num_ptx_inst_uid=0;ptx_instruction::g_num_ptx_inst_uid46,2037
#define OP_DEF(OP_DEF49,2131
#undef OP_DEFOP_DEF51,2206
const char *g_opcode_string[NUM_OPCODES] = {g_opcode_string48,2086
void inst_not_implemented( const ptx_instruction * pI ) ;inst_not_implemented54,2224
ptx_reg_t srcOperandModifiers(ptx_reg_t opData, operand_info opInfo, operand_info dstInfo, unsigned type, ptx_thread_info *thread);srcOperandModifiers55,2282
void sign_extend( ptx_reg_t &data, unsigned src_size, const operand_info &dst );sign_extend57,2415
void ptx_thread_info::set_reg( const symbol *reg, const ptx_reg_t &value ) set_reg59,2497
void ptx_thread_info::set_reg( const symbol *reg, const ptx_reg_t &value ) ptx_thread_info::set_reg59,2497
ptx_reg_t ptx_thread_info::get_reg( const symbol *reg )get_reg71,2857
ptx_reg_t ptx_thread_info::get_reg( const symbol *reg )ptx_thread_info::get_reg71,2857
ptx_reg_t ptx_thread_info::get_operand_value( const operand_info &op, operand_info dstInfo, unsigned opType, ptx_thread_info *thread, int derefFlag )get_operand_value98,3980
ptx_reg_t ptx_thread_info::get_operand_value( const operand_info &op, operand_info dstInfo, unsigned opType, ptx_thread_info *thread, int derefFlag )ptx_thread_info::get_operand_value98,3980
unsigned get_operand_nbits( const operand_info &op )get_operand_nbits296,11962
void ptx_thread_info::get_vector_operand_values( const operand_info &op, ptx_reg_t* ptx_regs, unsigned num_elements )get_vector_operand_values327,12863
void ptx_thread_info::get_vector_operand_values( const operand_info &op, ptx_reg_t* ptx_regs, unsigned num_elements )ptx_thread_info::get_vector_operand_values327,12863
void sign_extend( ptx_reg_t &data, unsigned src_size, const operand_info &dst )sign_extend343,13420
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI, int overflow, int carry )set_operand_value365,13932
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI, int overflow, int carry )ptx_thread_info::set_operand_value365,13932
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI )set_operand_value392,14702
void ptx_thread_info::set_operand_value( const operand_info &dst, const ptx_reg_t &data, unsigned type, ptx_thread_info *thread, const ptx_instruction *pI )ptx_thread_info::set_operand_value392,14702
void ptx_thread_info::set_vector_operand_values( const operand_info &dst, set_vector_operand_values613,21848
void ptx_thread_info::set_vector_operand_values( const operand_info &dst, ptx_thread_info::set_vector_operand_values613,21848
#define my_abs(my_abs636,22675
#define MY_MAX_I(MY_MAX_I638,22713
#define MY_MAX_F(MY_MAX_F639,22751
#define MY_MIN_I(MY_MIN_I641,22820
#define MY_MIN_F(MY_MIN_F642,22858
#define MY_INC_I(MY_INC_I644,22927
#define MY_DEC_I(MY_DEC_I645,22968
#define MY_CAS_I(MY_CAS_I647,23023
#define MY_EXCH(MY_EXCH649,23065
void abs_impl( const ptx_instruction *pI, ptx_thread_info *thread ) abs_impl651,23089
void addp_impl( const ptx_instruction *pI, ptx_thread_info *thread )addp_impl679,23965
void add_impl( const ptx_instruction *pI, ptx_thread_info *thread ) add_impl750,27074
void addc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }addc_impl817,29738
void and_impl( const ptx_instruction *pI, ptx_thread_info *thread ) and_impl819,29838
void andn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) andn_impl841,30532
void atom_callback( const inst_t* inst, ptx_thread_info* thread )atom_callback868,31380
void atom_impl( const ptx_instruction *pI, ptx_thread_info *thread )atom_impl1180,40334
void bar_sync_impl( const ptx_instruction *pI, ptx_thread_info *thread ) bar_sync_impl1224,41925
void bfe_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfe_impl1231,42210
void bfi_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfi_impl1232,42308
void bfind_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }bfind_impl1233,42406
void bra_impl( const ptx_instruction *pI, ptx_thread_info *thread ) bra_impl1235,42507
void brx_impl( const ptx_instruction *pI, ptx_thread_info *thread ) brx_impl1244,42780
void break_impl( const ptx_instruction *pI, ptx_thread_info *thread ) break_impl1253,43053
void breakaddr_impl( const ptx_instruction *pI, ptx_thread_info *thread ) breakaddr_impl1262,43342
void brev_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }brev_impl1269,43603
void brkpt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }brkpt_impl1270,43702
void call_impl( const ptx_instruction *pI, ptx_thread_info *thread ) call_impl1272,43803
void callp_impl( const ptx_instruction *pI, ptx_thread_info *thread )callp_impl1331,46048
void clz_impl( const ptx_instruction *pI, ptx_thread_info *thread )clz_impl1353,46809
void cnot_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cnot_impl1389,47589
void cos_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cos_impl1412,48295
ptx_reg_t chop( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )chop1435,48829
ptx_reg_t sext( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )sext1447,49174
ptx_reg_t sexd( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )sexd1461,49768
ptx_reg_t zext( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )zext1474,50256
int saturatei(int a, int max, int min) saturatei1479,50448
unsigned int saturatei(unsigned int a, unsigned int max) saturatei1486,50561
ptx_reg_t f2x( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )f2x1492,50662
double saturated2i (double a, double max, double min) {saturated2i1547,52549
ptx_reg_t d2x( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )d2x1553,52676
ptx_reg_t s2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )s2f1600,54118
ptx_reg_t u2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )u2f1642,55577
ptx_reg_t f2f( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )f2f1684,57045
ptx_reg_t d2d( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, int rounding_mode, int saturation_mode )d2d1734,58323
ptx_reg_t (*g_cvt_fn[11][11])( ptx_reg_t x, unsigned from_width, unsigned to_width, int to_sign, g_cvt_fn1766,59097
void ptx_round(ptx_reg_t& data, int rounding_mode, int type)ptx_round1781,60043
void ptx_saturate(ptx_reg_t& data, int saturation_mode, int type)ptx_saturate1889,62874
void cvt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cvt_impl1919,63609
void cvta_impl( const ptx_instruction *pI, ptx_thread_info *thread ) cvta_impl1987,65402
void div_impl( const ptx_instruction *pI, ptx_thread_info *thread ) div_impl2025,66886
void ex2_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ex2_impl2072,68489
void exit_impl( const ptx_instruction *pI, ptx_thread_info *thread ) exit_impl2096,69090
void mad_def( const ptx_instruction *pI, ptx_thread_info *thread, bool use_carry = false );mad_def2103,69238
void fma_impl( const ptx_instruction *pI, ptx_thread_info *thread ) fma_impl2105,69331
void isspacep_impl( const ptx_instruction *pI, ptx_thread_info *thread ) isspacep_impl2110,69428
void decode_space( memory_space_t &space, ptx_thread_info *thread, const operand_info &op, memory_space *&mem, addr_t &addr)decode_space2137,70131
void ld_exec( const ptx_instruction *pI, ptx_thread_info *thread ) ld_exec2189,72152
void ld_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ld_impl2233,73642
void ldu_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ldu_impl2237,73737
void lg2_impl( const ptx_instruction *pI, ptx_thread_info *thread ) lg2_impl2242,73835
void mad24_impl( const ptx_instruction *pI, ptx_thread_info *thread )mad24_impl2266,74377
void mad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mad_impl2311,75708
void madp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) madp_impl2316,75813
void mad_def( const ptx_instruction *pI, ptx_thread_info *thread, bool use_carry ) mad_def2321,75918
bool isNaN(float x)isNaN2438,79948
bool isNaN(double x)isNaN2443,79993
void max_impl( const ptx_instruction *pI, ptx_thread_info *thread ) max_impl2448,80039
void membar_impl( const ptx_instruction *pI, ptx_thread_info *thread ) membar_impl2478,81089
void min_impl( const ptx_instruction *pI, ptx_thread_info *thread ) min_impl2483,81202
void mov_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mov_impl2513,82251
void mul24_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mul24_impl2594,85613
void mul_impl( const ptx_instruction *pI, ptx_thread_info *thread ) mul_impl2640,86976
void neg_impl( const ptx_instruction *pI, ptx_thread_info *thread ) neg_impl2741,89938
void nandn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) nandn_impl2773,90883
void norn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) norn_impl2797,91656
void not_impl( const ptx_instruction *pI, ptx_thread_info *thread ) not_impl2820,92351
void or_impl( const ptx_instruction *pI, ptx_thread_info *thread ) or_impl2844,93016
void orn_impl( const ptx_instruction *pI, ptx_thread_info *thread ) orn_impl2864,93707
void pmevent_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }pmevent_impl2884,94399
void popc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) popc_impl2885,94501
void prefetch_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prefetch_impl2911,95214
void prefetchu_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prefetchu_impl2912,95317
void prmt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }prmt_impl2913,95421
void rcp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rcp_impl2915,95521
void red_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }red_impl2942,96191
void rem_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rem_impl2944,96290
void ret_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ret_impl2961,96821
void retp_impl( const ptx_instruction *pI, ptx_thread_info *thread )retp_impl2972,97070
void rsqrt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) rsqrt_impl2982,97285
#define SAD(SAD3027,98432
void sad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sad_impl3029,98486
void selp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) selp_impl3061,99637
bool isFloat(int type) isFloat3082,100397
bool CmpOp( int type, ptx_reg_t a, ptx_reg_t b, unsigned cmpop )CmpOp3095,100576
void setp_impl( const ptx_instruction *pI, ptx_thread_info *thread ) setp_impl3257,106900
void set_impl( const ptx_instruction *pI, ptx_thread_info *thread ) set_impl3283,107687
void shl_impl( const ptx_instruction *pI, ptx_thread_info *thread ) shl_impl3331,109112
void shr_impl( const ptx_instruction *pI, ptx_thread_info *thread )shr_impl3373,110178
void sin_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sin_impl3454,112006
void slct_impl( const ptx_instruction *pI, ptx_thread_info *thread ) slct_impl3477,112540
void sqrt_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sqrt_impl3515,113606
void ssy_impl( const ptx_instruction *pI, ptx_thread_info *thread ) ssy_impl3546,114335
void st_impl( const ptx_instruction *pI, ptx_thread_info *thread ) st_impl3552,114527
void sub_impl( const ptx_instruction *pI, ptx_thread_info *thread ) sub_impl3604,116515
void nop_impl( const ptx_instruction *pI, ptx_thread_info *thread ) nop_impl3665,118984
void subc_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }subc_impl3670,119075
void suld_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }suld_impl3671,119174
void sured_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }sured_impl3672,119273
void sust_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }sust_impl3673,119373
void suq_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }suq_impl3674,119472
ptx_reg_t* ptx_tex_regs = NULL;ptx_tex_regs3676,119571
union intfloat {intfloat3678,119604
   int a;a3679,119621
   int a;intfloat::a3679,119621
   float b;b3680,119631
   float b;intfloat::b3680,119631
float reduce_precision( float x, unsigned bits )reduce_precision3683,119647
unsigned wrap( unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size )wrap3696,119932
unsigned clamp( unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size )clamp3703,120099
typedef unsigned (*texAddr_t) (unsigned x, unsigned y, unsigned mx, unsigned my, size_t elem_size);texAddr_t3711,120308
float tex_linf_sampling(memory_space* mem, unsigned tex_array_base, tex_linf_sampling3712,120408
float textureNormalizeElementSigned(int element, int bits)textureNormalizeElementSigned3734,121220
float textureNormalizeElementUnsigned(unsigned int element, int bits)textureNormalizeElementUnsigned3750,121600
void textureNormalizeOutput( const struct cudaChannelFormatDesc& desc, ptx_reg_t& datax, ptx_reg_t& datay, ptx_reg_t& dataz, ptx_reg_t& dataw ) textureNormalizeOutput3761,121887
void tex_impl( const ptx_instruction *pI, ptx_thread_info *thread ) tex_impl3778,122839
void txq_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }txq_impl4051,132797
void trap_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }trap_impl4052,132895
void vabsdiff_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vabsdiff_impl4053,132994
void vadd_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vadd_impl4054,133097
void vmad_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmad_impl4055,133196
void vmax_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmax_impl4056,133295
void vmin_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vmin_impl4057,133394
void vset_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vset_impl4058,133493
void vshl_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vshl_impl4059,133592
void vshr_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vshr_impl4060,133691
void vsub_impl( const ptx_instruction *pI, ptx_thread_info *thread ) { inst_not_implemented(pI); }vsub_impl4061,133790
void vote_impl( const ptx_instruction *pI, ptx_thread_info *thread ) vote_impl4063,133890
void xor_impl( const ptx_instruction *pI, ptx_thread_info *thread ) xor_impl4133,136380
void inst_not_implemented( const ptx_instruction * pI ) inst_not_implemented4154,137073
ptx_reg_t srcOperandModifiers(ptx_reg_t opData, operand_info opInfo, operand_info dstInfo, unsigned type, ptx_thread_info *thread)srcOperandModifiers4163,137327

cuda-sim/ptx_ir.cc,10646
#define STR_SIZE STR_SIZE42,1880
unsigned symbol::sm_next_uid = 1;sm_next_uid44,1903
unsigned symbol::sm_next_uid = 1;symbol::sm_next_uid44,1903
unsigned symbol::get_uid()get_uid46,1938
unsigned symbol::get_uid()symbol::get_uid46,1938
void symbol::add_initializer( const std::list<operand_info> &init )add_initializer52,2024
void symbol::add_initializer( const std::list<operand_info> &init )symbol::add_initializer52,2024
void symbol::print_info(FILE *fp) constprint_info57,2122
void symbol::print_info(FILE *fp) constsymbol::print_info57,2122
symbol_table::symbol_table() symbol_table80,2750
symbol_table::symbol_table() symbol_table::symbol_table80,2750
symbol_table::symbol_table( const char *scope_name, unsigned entry_point, symbol_table *parent )symbol_table85,2801
symbol_table::symbol_table( const char *scope_name, unsigned entry_point, symbol_table *parent )symbol_table::symbol_table85,2801
void symbol_table::set_name( const char *name )set_name100,3202
void symbol_table::set_name( const char *name )symbol_table::set_name100,3202
const ptx_version &symbol_table::get_ptx_version() const get_ptx_version105,3292
const ptx_version &symbol_table::get_ptx_version() const symbol_table::get_ptx_version105,3292
unsigned symbol_table::get_sm_target() const get_sm_target111,3449
unsigned symbol_table::get_sm_target() const symbol_table::get_sm_target111,3449
void symbol_table::set_ptx_version( float ver, unsigned ext ) set_ptx_version118,3608
void symbol_table::set_ptx_version( float ver, unsigned ext ) symbol_table::set_ptx_version118,3608
void symbol_table::set_sm_target( const char *target, const char *ext, const char *ext2 )set_sm_target123,3719
void symbol_table::set_sm_target( const char *target, const char *ext, const char *ext2 )symbol_table::set_sm_target123,3719
symbol *symbol_table::lookup( const char *identifier ) lookup128,3860
symbol *symbol_table::lookup( const char *identifier ) symbol_table::lookup128,3860
symbol *symbol_table::add_variable( const char *identifier, const type_info *type, unsigned size, const char *filename, unsigned line )add_variable141,4171
symbol *symbol_table::add_variable( const char *identifier, const type_info *type, unsigned size, const char *filename, unsigned line )symbol_table::add_variable141,4171
void symbol_table::add_function( function_info *func, const char *filename, unsigned linenumber )add_function160,4736
void symbol_table::add_function( function_info *func, const char *filename, unsigned linenumber )symbol_table::add_function160,4736
void register_ptx_function( const char *name, function_info *impl ); // either libcuda or libopenclregister_ptx_function173,5205
bool symbol_table::add_function_decl( const char *name, int entry_point, function_info **func_info, symbol_table **sym_table )add_function_decl175,5306
bool symbol_table::add_function_decl( const char *name, int entry_point, function_info **func_info, symbol_table **sym_table )symbol_table::add_function_decl175,5306
type_info *symbol_table::add_type( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec )add_type220,7291
type_info *symbol_table::add_type( memory_space_t space_spec, int scalar_type_spec, int vector_spec, int alignment_spec, int extern_spec )symbol_table::add_type220,7291
type_info *symbol_table::add_type( function_info *func )add_type230,7675
type_info *symbol_table::add_type( function_info *func )symbol_table::add_type230,7675
type_info *symbol_table::get_array_type( type_info *base_type, unsigned array_dim ) get_array_type239,7840
type_info *symbol_table::get_array_type( type_info *base_type, unsigned array_dim ) symbol_table::get_array_type239,7840
void symbol_table::set_label_address( const symbol *label, unsigned addr )set_label_address248,8080
void symbol_table::set_label_address( const symbol *label, unsigned addr )symbol_table::set_label_address248,8080
void symbol_table::dump()dump256,8330
void symbol_table::dump()symbol_table::dump256,8330
unsigned operand_info::sm_next_uid=1;sm_next_uid272,8750
unsigned operand_info::sm_next_uid=1;operand_info::sm_next_uid272,8750
unsigned operand_info::get_uid()get_uid274,8789
unsigned operand_info::get_uid()operand_info::get_uid274,8789
std::list<ptx_instruction*>::iterator function_info::find_next_real_instruction( std::list<ptx_instruction*>::iterator i)find_next_real_instruction280,8881
std::list<ptx_instruction*>::iterator function_info::find_next_real_instruction( std::list<ptx_instruction*>::iterator i)function_info::find_next_real_instruction280,8881
void function_info::create_basic_blocks()create_basic_blocks287,9093
void function_info::create_basic_blocks()function_info::create_basic_blocks287,9093
void function_info::print_basic_blocks()print_basic_blocks354,11372
void function_info::print_basic_blocks()function_info::print_basic_blocks354,11372
void function_info::print_basic_block_links()print_basic_block_links385,12545
void function_info::print_basic_block_links()function_info::print_basic_block_links385,12545
operand_info* function_info::find_break_target( ptx_instruction * p_break_insn ) //find the target of a break instruction find_break_target409,13431
operand_info* function_info::find_break_target( ptx_instruction * p_break_insn ) //find the target of a break instruction function_info::find_break_target409,13431
void function_info::connect_basic_blocks( ) //iterate across m_basic_blocks of function, connecting basic blocks togetherconnect_basic_blocks443,14646
void function_info::connect_basic_blocks( ) //iterate across m_basic_blocks of function, connecting basic blocks togetherfunction_info::connect_basic_blocks443,14646
bool function_info::connect_break_targets() //connecting break instructions with proper targetsconnect_break_targets491,17086
bool function_info::connect_break_targets() //connecting break instructions with proper targetsfunction_info::connect_break_targets491,17086
void intersect( std::set<int> &A, const std::set<int> &B )intersect538,19189
bool is_equal( const std::set<int> &A, const std::set<int> &B )is_equal552,19530
void print_set(const std::set<int> &A)print_set562,19788
void function_info::find_dominators( )find_dominators571,19954
void function_info::find_dominators( )function_info::find_dominators571,19954
void function_info::find_postdominators( )find_postdominators609,21686
void function_info::find_postdominators( )function_info::find_postdominators609,21686
void function_info::find_ipostdominators( )find_ipostdominators640,23172
void function_info::find_ipostdominators( )function_info::find_ipostdominators640,23172
void function_info::find_idominators( )find_idominators683,25286
void function_info::find_idominators( )function_info::find_idominators683,25286
void function_info::print_dominators()print_dominators729,27483
void function_info::print_dominators()function_info::print_dominators729,27483
void function_info::print_postdominators()print_postdominators741,27909
void function_info::print_postdominators()function_info::print_postdominators741,27909
void function_info::print_ipostdominators()print_ipostdominators753,28351
void function_info::print_ipostdominators()function_info::print_ipostdominators753,28351
void function_info::print_idominators()print_idominators763,28687
void function_info::print_idominators()function_info::print_idominators763,28687
unsigned function_info::get_num_reconvergence_pairs()get_num_reconvergence_pairs773,29011
unsigned function_info::get_num_reconvergence_pairs()function_info::get_num_reconvergence_pairs773,29011
void function_info::get_reconvergence_pairs(gpgpu_recon_t* recon_points)get_reconvergence_pairs787,29454
void function_info::get_reconvergence_pairs(gpgpu_recon_t* recon_points)function_info::get_reconvergence_pairs787,29454
void function_info::print_basic_block_dot()print_basic_block_dot826,31309
void function_info::print_basic_block_dot()function_info::print_basic_block_dot826,31309
unsigned ptx_kernel_shmem_size( void *kernel_impl )ptx_kernel_shmem_size843,31857
unsigned ptx_kernel_nregs( void *kernel_impl )ptx_kernel_nregs850,32073
unsigned type_info_key::type_decode( size_t &size, int &basic_type ) consttype_decode857,32284
unsigned type_info_key::type_decode( size_t &size, int &basic_type ) consttype_info_key::type_decode857,32284
unsigned type_info_key::type_decode( int type, size_t &size, int &basic_type )type_decode863,32438
unsigned type_info_key::type_decode( int type, size_t &size, int &basic_type )type_info_key::type_decode863,32438
arg_buffer_t copy_arg_to_buffer(ptx_thread_info * thread, operand_info actual_param_op, const symbol * formal_param)copy_arg_to_buffer894,33784
void copy_args_into_buffer_list( const ptx_instruction * pI, copy_args_into_buffer_list913,34644
void copy_buffer_to_frame(ptx_thread_info * thread, const arg_buffer_t &a) copy_buffer_to_frame927,35287
void copy_buffer_list_into_frame(ptx_thread_info * thread, arg_buffer_list_t &arg_values) copy_buffer_list_into_frame943,35879
static std::list<operand_info> check_operands( int opcode,check_operands953,36117
ptx_instruction::ptx_instruction( int opcode, ptx_instruction998,37977
ptx_instruction::ptx_instruction( int opcode, ptx_instruction::ptx_instruction998,37977
void ptx_instruction::print_insn() constprint_insn1203,44010
void ptx_instruction::print_insn() constptx_instruction::print_insn1203,44010
void ptx_instruction::print_insn( FILE *fp ) constprint_insn1209,44098
void ptx_instruction::print_insn( FILE *fp ) constptx_instruction::print_insn1209,44098
std::string ptx_instruction::to_string() constto_string1214,44200
std::string ptx_instruction::to_string() constptx_instruction::to_string1214,44200
unsigned function_info::sm_next_uid = 1;sm_next_uid1230,44783
unsigned function_info::sm_next_uid = 1;function_info::sm_next_uid1230,44783
function_info::function_info(int entry_point ) function_info1232,44825
function_info::function_info(int entry_point ) function_info::function_info1232,44825
unsigned function_info::print_insn( unsigned pc, FILE * fp ) constprint_insn1248,45238
unsigned function_info::print_insn( unsigned pc, FILE * fp ) constfunction_info::print_insn1248,45238
std::string function_info::get_insn_str( unsigned pc ) constget_insn_str1272,46025
std::string function_info::get_insn_str( unsigned pc ) constfunction_info::get_insn_str1272,46025
void gpgpu_ptx_assemble( std::string kname, void *kinfo )gpgpu_ptx_assemble1292,46664

cuda-sim/ptx_loader.cc,1394
memory_space *g_global_mem;g_global_mem38,1766
memory_space *g_tex_mem;g_tex_mem39,1794
memory_space *g_surf_mem;g_surf_mem40,1819
memory_space *g_param_mem;g_param_mem41,1845
bool g_override_embedded_ptx = false;g_override_embedded_ptx42,1872
extern int ptx_parse();ptx_parse46,1934
extern int ptx__scan_string(const char*);ptx__scan_string47,1958
const char *g_ptxinfo_filename;g_ptxinfo_filename49,2001
extern int ptxinfo_parse();ptxinfo_parse50,2033
static bool g_save_embedded_ptx;g_save_embedded_ptx54,2113
bool g_keep_intermediate_files;g_keep_intermediate_files55,2146
bool m_ptx_save_converted_ptxplus;m_ptx_save_converted_ptxplus56,2178
bool keep_intermediate_files() {return g_keep_intermediate_files;}keep_intermediate_files58,2214
void ptx_reg_options(option_parser_t opp)ptx_reg_options60,2282
void print_ptx_file( const char *p, unsigned source_num, const char *filename )print_ptx_file74,2907
char* gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus(const std::string ptxfilename, const std::string elffilename, const std::string sassfilename)gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus100,3640
symbol_table *gpgpu_ptx_sim_load_ptx_from_string( const char *p, unsigned source_num )gpgpu_ptx_sim_load_ptx_from_string153,5279
void gpgpu_ptxinfo_load_from_string( const char *p_for_info, unsigned source_num )gpgpu_ptxinfo_load_from_string185,6233

cuda-sim/ptx_sim.cc,5834
void feature_not_implemented( const char *f );feature_not_implemented35,1764
std::set<unsigned long long> g_ptx_cta_info_sm_idx_used;g_ptx_cta_info_sm_idx_used37,1812
unsigned long long g_ptx_cta_info_uid = 1;g_ptx_cta_info_uid38,1869
ptx_cta_info::ptx_cta_info( unsigned sm_idx )ptx_cta_info40,1913
ptx_cta_info::ptx_cta_info( unsigned sm_idx )ptx_cta_info::ptx_cta_info40,1913
void ptx_cta_info::add_thread( ptx_thread_info *thd )add_thread49,2156
void ptx_cta_info::add_thread( ptx_thread_info *thd )ptx_cta_info::add_thread49,2156
unsigned ptx_cta_info::num_threads() constnum_threads54,2248
unsigned ptx_cta_info::num_threads() constptx_cta_info::num_threads54,2248
void ptx_cta_info::check_cta_thread_status_and_reset()check_cta_thread_status_and_reset59,2331
void ptx_cta_info::check_cta_thread_status_and_reset()ptx_cta_info::check_cta_thread_status_and_reset59,2331
void ptx_cta_info::register_thread_exit( ptx_thread_info *thd )register_thread_exit115,4422
void ptx_cta_info::register_thread_exit( ptx_thread_info *thd )ptx_cta_info::register_thread_exit115,4422
void ptx_cta_info::register_deleted_thread( ptx_thread_info *thd )register_deleted_thread121,4621
void ptx_cta_info::register_deleted_thread( ptx_thread_info *thd )ptx_cta_info::register_deleted_thread121,4621
unsigned ptx_cta_info::get_sm_idx() constget_sm_idx126,4729
unsigned ptx_cta_info::get_sm_idx() constptx_cta_info::get_sm_idx126,4729
unsigned g_ptx_thread_info_uid_next=1;g_ptx_thread_info_uid_next131,4796
unsigned g_ptx_thread_info_delete_count=0;g_ptx_thread_info_delete_count132,4835
ptx_thread_info::~ptx_thread_info()~ptx_thread_info134,4879
ptx_thread_info::~ptx_thread_info()ptx_thread_info::~ptx_thread_info134,4879
ptx_thread_info::ptx_thread_info( kernel_info_t &kernel )ptx_thread_info139,4957
ptx_thread_info::ptx_thread_info( kernel_info_t &kernel )ptx_thread_info::ptx_thread_info139,4957
const ptx_version &ptx_thread_info::get_ptx_version() const get_ptx_version178,6001
const ptx_version &ptx_thread_info::get_ptx_version() const ptx_thread_info::get_ptx_version178,6001
void ptx_thread_info::set_done() set_done183,6111
void ptx_thread_info::set_done() ptx_thread_info::set_done183,6111
unsigned ptx_thread_info::get_builtin( int builtin_id, unsigned dim_mod ) get_builtin190,6237
unsigned ptx_thread_info::get_builtin( int builtin_id, unsigned dim_mod ) ptx_thread_info::get_builtin190,6237
void ptx_thread_info::set_info( function_info *func ) set_info280,8943
void ptx_thread_info::set_info( function_info *func ) ptx_thread_info::set_info280,8943
void ptx_thread_info::cpy_tid_to_reg( dim3 tid )cpy_tid_to_reg287,9095
void ptx_thread_info::cpy_tid_to_reg( dim3 tid )ptx_thread_info::cpy_tid_to_reg287,9095
void ptx_thread_info::print_insn( unsigned pc, FILE * fp ) constprint_insn302,9423
void ptx_thread_info::print_insn( unsigned pc, FILE * fp ) constptx_thread_info::print_insn302,9423
static void print_reg( FILE *fp, std::string name, ptx_reg_t value, symbol_table *symtab )print_reg307,9528
static void print_reg( std::string name, ptx_reg_t value, symbol_table *symtab )print_reg346,11441
void ptx_thread_info::callstack_push( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )callstack_push351,11567
void ptx_thread_info::callstack_push( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )ptx_thread_info::callstack_push351,11567
void ptx_thread_info::callstack_push_plus( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )callstack_push_plus365,12185
void ptx_thread_info::callstack_push_plus( unsigned pc, unsigned rpc, const symbol *return_var_src, const symbol *return_var_dst, unsigned call_uid )ptx_thread_info::callstack_push_plus365,12185
bool ptx_thread_info::callstack_pop()callstack_pop379,12777
bool ptx_thread_info::callstack_pop()ptx_thread_info::callstack_pop379,12777
bool ptx_thread_info::callstack_pop_plus()callstack_pop_plus413,13953
bool ptx_thread_info::callstack_pop_plus()ptx_thread_info::callstack_pop_plus413,13953
void ptx_thread_info::dump_callstack() constdump_callstack446,15102
void ptx_thread_info::dump_callstack() constptx_thread_info::dump_callstack446,15102
std::string ptx_thread_info::get_location() constget_location474,16117
std::string ptx_thread_info::get_location() constptx_thread_info::get_location474,16117
const ptx_instruction *ptx_thread_info::get_inst() constget_inst482,16356
const ptx_instruction *ptx_thread_info::get_inst() constptx_thread_info::get_inst482,16356
const ptx_instruction *ptx_thread_info::get_inst( addr_t pc ) constget_inst487,16464
const ptx_instruction *ptx_thread_info::get_inst( addr_t pc ) constptx_thread_info::get_inst487,16464
void ptx_thread_info::dump_regs( FILE *fp )dump_regs492,16581
void ptx_thread_info::dump_regs( FILE *fp )ptx_thread_info::dump_regs492,16581
void ptx_thread_info::dump_modifiedregs(FILE *fp)dump_modifiedregs507,17017
void ptx_thread_info::dump_modifiedregs(FILE *fp)ptx_thread_info::dump_modifiedregs507,17017
void ptx_thread_info::push_breakaddr(const operand_info &breakaddr) push_breakaddr535,18032
void ptx_thread_info::push_breakaddr(const operand_info &breakaddr) ptx_thread_info::push_breakaddr535,18032
const operand_info& ptx_thread_info::pop_breakaddr() pop_breakaddr540,18139
const operand_info& ptx_thread_info::pop_breakaddr() ptx_thread_info::pop_breakaddr540,18139
void ptx_thread_info::set_npc( const function_info *f )set_npc551,18383
void ptx_thread_info::set_npc( const function_info *f )ptx_thread_info::set_npc551,18383
void feature_not_implemented( const char *f ) feature_not_implemented559,18572

cuda-sim/ptx_loader.h,573
#define PTX_LOADER_H_INCLUDEDPTX_LOADER_H_INCLUDED29,1633
class symbol_table *gpgpu_ptx_sim_load_ptx_from_string( const char *p, unsigned source_num );gpgpu_ptx_sim_load_ptx_from_string34,1721
void gpgpu_ptxinfo_load_from_string( const char *p_for_info, unsigned source_num );gpgpu_ptxinfo_load_from_string35,1815
char* gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus(const std::string ptx_str, const std::string sass_str, const std::string elf_str);gpgpu_ptx_sim_convert_ptx_and_sass_to_ptxplus36,1899
bool keep_intermediate_files();keep_intermediate_files37,2034

cuda-sim/cuda-sim.cc,12200
int gpgpu_ptx_instruction_classification;gpgpu_ptx_instruction_classification52,2178
void ** g_inst_classification_stat = NULL;g_inst_classification_stat53,2220
void ** g_inst_op_classification_stat= NULL;g_inst_op_classification_stat54,2263
int g_ptx_kernel_count = -1; // used for classification stat collection purposes g_ptx_kernel_count55,2308
int g_debug_execution = 0;g_debug_execution56,2390
int g_debug_thread_uid = 0;g_debug_thread_uid57,2417
addr_t g_debug_pc = 0xBEEF1518;g_debug_pc58,2445
unsigned g_ptx_sim_num_insn = 0;g_ptx_sim_num_insn61,2522
unsigned gpgpu_param_num_shaders = 0;gpgpu_param_num_shaders62,2555
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_int64,2594
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_fp64,2594
char *opcode_latency_int, *opcode_latency_fp, *opcode_latency_dp;opcode_latency_dp64,2594
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_int65,2660
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_fp65,2660
char *opcode_initiation_int, *opcode_initiation_fp, *opcode_initiation_dp;opcode_initiation_dp65,2660
void ptx_opcocde_latency_options (option_parser_t opp) {ptx_opcocde_latency_options67,2736
static address_type get_converge_point(address_type pc);get_converge_point94,4065
void gpgpu_t::gpgpu_ptx_sim_bindNameToTexture(const char* name, const struct textureReference* texref, int dim, int readmode, int ext)gpgpu_ptx_sim_bindNameToTexture96,4123
void gpgpu_t::gpgpu_ptx_sim_bindNameToTexture(const char* name, const struct textureReference* texref, int dim, int readmode, int ext)gpgpu_t::gpgpu_ptx_sim_bindNameToTexture96,4123
const char* gpgpu_t::gpgpu_ptx_sim_findNamefromTexture(const struct textureReference* texref)gpgpu_ptx_sim_findNamefromTexture104,4503
const char* gpgpu_t::gpgpu_ptx_sim_findNamefromTexture(const struct textureReference* texref)gpgpu_t::gpgpu_ptx_sim_findNamefromTexture104,4503
unsigned int intLOGB2( unsigned int v ) {intLOGB2117,4895
void gpgpu_t::gpgpu_ptx_sim_bindTextureToArray(const struct textureReference* texref, const struct cudaArray* array)gpgpu_ptx_sim_bindTextureToArray132,5348
void gpgpu_t::gpgpu_ptx_sim_bindTextureToArray(const struct textureReference* texref, const struct cudaArray* array)gpgpu_t::gpgpu_ptx_sim_bindTextureToArray132,5348
unsigned g_assemble_code_next_pc=0; g_assemble_code_next_pc177,7355
std::map<unsigned,function_info*> g_pc_to_finfo;g_pc_to_finfo178,7392
std::vector<ptx_instruction*> function_info::s_g_pc_to_insn;s_g_pc_to_insn179,7441
std::vector<ptx_instruction*> function_info::s_g_pc_to_insn;function_info::s_g_pc_to_insn179,7441
#define MAX_INST_SIZE MAX_INST_SIZE181,7503
void function_info::ptx_assemble()ptx_assemble183,7538
void function_info::ptx_assemble()function_info::ptx_assemble183,7538
addr_t shared_to_generic( unsigned smid, addr_t addr )shared_to_generic284,11126
addr_t global_to_generic( addr_t addr )global_to_generic290,11293
bool isspace_shared( unsigned smid, addr_t addr )isspace_shared295,11354
bool isspace_global( addr_t addr )isspace_global304,11623
memory_space_t whichspace( addr_t addr )whichspace309,11733
addr_t generic_to_shared( unsigned smid, addr_t addr )generic_to_shared320,11993
addr_t local_to_generic( unsigned smid, unsigned hwtid, addr_t addr )local_to_generic326,12159
bool isspace_local( unsigned smid, unsigned hwtid, addr_t addr )isspace_local332,12376
addr_t generic_to_local( unsigned smid, unsigned hwtid, addr_t addr )generic_to_local341,12736
addr_t generic_to_global( addr_t addr )generic_to_global347,12959
void* gpgpu_t::gpu_malloc( size_t size )gpu_malloc353,13021
void* gpgpu_t::gpu_malloc( size_t size )gpgpu_t::gpu_malloc353,13021
void* gpgpu_t::gpu_mallocarray( size_t size )gpu_mallocarray365,13412
void* gpgpu_t::gpu_mallocarray( size_t size )gpgpu_t::gpu_mallocarray365,13412
void gpgpu_t::memcpy_to_gpu( size_t dst_start_addr, const void *src, size_t count )memcpy_to_gpu378,13809
void gpgpu_t::memcpy_to_gpu( size_t dst_start_addr, const void *src, size_t count )gpgpu_t::memcpy_to_gpu378,13809
void gpgpu_t::memcpy_from_gpu( void *dst, size_t src_start_addr, size_t count )memcpy_from_gpu393,14341
void gpgpu_t::memcpy_from_gpu( void *dst, size_t src_start_addr, size_t count )gpgpu_t::memcpy_from_gpu393,14341
void gpgpu_t::memcpy_gpu_to_gpu( size_t dst, size_t src, size_t count )memcpy_gpu_to_gpu408,14874
void gpgpu_t::memcpy_gpu_to_gpu( size_t dst, size_t src, size_t count )gpgpu_t::memcpy_gpu_to_gpu408,14874
void gpgpu_t::gpu_memset( size_t dst_start_addr, int c, size_t count )gpu_memset426,15415
void gpgpu_t::gpu_memset( size_t dst_start_addr, int c, size_t count )gpgpu_t::gpu_memset426,15415
void ptx_print_insn( address_type pc, FILE *fp )ptx_print_insn442,15952
std::string ptx_get_insn_str( address_type pc )ptx_get_insn_str454,16283
       #define STR_SIZE STR_SIZE458,16444
void ptx_instruction::set_fp_or_int_archop(){set_fp_or_int_archop469,16740
void ptx_instruction::set_fp_or_int_archop(){ptx_instruction::set_fp_or_int_archop469,16740
void ptx_instruction::set_mul_div_or_other_archop(){set_mul_div_or_other_archop484,17483
void ptx_instruction::set_mul_div_or_other_archop(){ptx_instruction::set_mul_div_or_other_archop484,17483
void ptx_instruction::set_opcode_and_latency()set_opcode_and_latency544,18858
void ptx_instruction::set_opcode_and_latency()ptx_instruction::set_opcode_and_latency544,18858
void ptx_thread_info::ptx_fetch_inst( inst_t &inst ) constptx_fetch_inst746,24007
void ptx_thread_info::ptx_fetch_inst( inst_t &inst ) constptx_thread_info::ptx_fetch_inst746,24007
static unsigned datatype2size( unsigned data_type )datatype2size754,24218
void ptx_instruction::pre_decode()pre_decode786,24924
void ptx_instruction::pre_decode()ptx_instruction::pre_decode786,24924
#define OP_DEF(OP_DEF813,25588
#undef OP_DEFOP_DEF815,25694
void function_info::add_param_name_type_size( unsigned index, std::string name, int type, size_t size, bool ptr, memory_space_t space )add_param_name_type_size943,30454
void function_info::add_param_name_type_size( unsigned index, std::string name, int type, size_t size, bool ptr, memory_space_t space )function_info::add_param_name_type_size943,30454
void function_info::add_param_data( unsigned argn, struct gpgpu_ptx_sim_arg *args )add_param_data958,31150
void function_info::add_param_data( unsigned argn, struct gpgpu_ptx_sim_arg *args )function_info::add_param_data958,31150
void function_info::finalize( memory_space *param_mem ) finalize1034,34309
void function_info::finalize( memory_space *param_mem ) function_info::finalize1034,34309
void function_info::param_to_shared( memory_space *shared_mem, symbol_table *symtab ) param_to_shared1066,35899
void function_info::param_to_shared( memory_space *shared_mem, symbol_table *symtab ) function_info::param_to_shared1066,35899
void function_info::list_param( FILE *fout ) constlist_param1095,37037
void function_info::list_param( FILE *fout ) constfunction_info::list_param1095,37037
bool ptx_debug_exec_dump_cond(int thd_uid, addr_t pc)ptx_debug_exec_dump_cond1108,37518
void init_inst_classification_stat() init_inst_classification_stat1125,37952
   #define MAX_CLASS_KER MAX_CLASS_KER1132,38132
static unsigned get_tex_datasize( const ptx_instruction *pI, ptx_thread_info *thread )get_tex_datasize1143,38916
void ptx_thread_info::ptx_exec_inst( warp_inst_t &inst, unsigned lane_id)ptx_exec_inst1156,39354
void ptx_thread_info::ptx_exec_inst( warp_inst_t &inst, unsigned lane_id)ptx_thread_info::ptx_exec_inst1156,39354
#define OP_DEF(OP_DEF1208,40929
#undef OP_DEFOP_DEF1210,41066
void set_param_gpgpu_num_shaders(int num_shaders)set_param_gpgpu_num_shaders1342,46032
const struct gpgpu_ptx_sim_kernel_info* ptx_sim_kernel_info(const function_info *kernel) ptx_sim_kernel_info1347,46129
const warp_inst_t *ptx_fetch_inst( address_type pc )ptx_fetch_inst1352,46261
unsigned ptx_sim_init_thread( kernel_info_t &kernel,ptx_sim_init_thread1357,46368
size_t get_kernel_code_size( class function_info *entry )get_kernel_code_size1498,51625
kernel_info_t *gpgpu_opencl_ptx_sim_init_grid(class function_info *entry,gpgpu_opencl_ptx_sim_init_grid1504,51727
void print_splash()print_splash1526,52493
std::map<const void*,std::string>   g_const_name_lookup; // indexed by hostVarg_const_name_lookup1537,52798
std::map<const void*,std::string>   g_global_name_lookup; // indexed by hostVarg_global_name_lookup1538,52877
std::set<std::string>   g_globals;g_globals1539,52957
std::set<std::string>   g_constants;g_constants1540,52992
void gpgpu_ptx_sim_register_const_variable(void *hostVar, const char *deviceName, size_t size )gpgpu_ptx_sim_register_const_variable1542,53030
void gpgpu_ptx_sim_register_global_variable(void *hostVar, const char *deviceName, size_t size )gpgpu_ptx_sim_register_global_variable1548,53278
void gpgpu_ptx_sim_memcpy_symbol(const char *hostVar, const void *src, size_t count, size_t offset, int to, gpgpu_t *gpu )gpgpu_ptx_sim_memcpy_symbol1554,53516
int g_ptx_sim_mode; // if non-zero run functional simulation only (i.e., no notion of a clock cycle)g_ptx_sim_mode1624,56077
bool g_cuda_launch_blocking = false;g_cuda_launch_blocking1628,56202
void read_sim_environment_variables() read_sim_environment_variables1630,56240
ptx_cta_info *g_func_cta_info = NULL;g_func_cta_info1688,58296
#define MAX(MAX1690,58335
void gpgpu_cuda_ptx_sim_main_func( kernel_info_t &kernel, bool openCL )gpgpu_cuda_ptx_sim_main_func1696,58525
void functionalCoreSim::initializeCTA()initializeCTA1748,60836
void functionalCoreSim::initializeCTA()functionalCoreSim::initializeCTA1748,60836
void  functionalCoreSim::createWarp(unsigned warpId)createWarp1770,61508
void  functionalCoreSim::createWarp(unsigned warpId)functionalCoreSim::createWarp1770,61508
void functionalCoreSim::execute()execute1785,62018
void functionalCoreSim::execute()functionalCoreSim::execute1785,62018
void functionalCoreSim::executeWarp(unsigned i, bool &allAtBarrier, bool & someOneLive)executeWarp1804,62475
void functionalCoreSim::executeWarp(unsigned i, bool &allAtBarrier, bool & someOneLive)functionalCoreSim::executeWarp1804,62475
unsigned translate_pc_to_ptxlineno(unsigned pc)translate_pc_to_ptxlineno1817,63011
int g_ptxinfo_error_detected;g_ptxinfo_error_detected1829,63405
static char *g_ptxinfo_kname = NULL;g_ptxinfo_kname1831,63436
static struct gpgpu_ptx_sim_kernel_info g_ptxinfo_kinfo;g_ptxinfo_kinfo1832,63473
const char *get_ptxinfo_kname() get_ptxinfo_kname1834,63531
void print_ptxinfo()print_ptxinfo1839,63599
struct gpgpu_ptx_sim_kernel_info get_ptxinfo_kinfo()get_ptxinfo_kinfo1850,63881
void ptxinfo_function(const char *fname )ptxinfo_function1855,63967
void ptxinfo_regs( unsigned nregs )ptxinfo_regs1861,64072
void ptxinfo_lmem( unsigned declared, unsigned system )ptxinfo_lmem1866,64145
void ptxinfo_smem( unsigned declared, unsigned system )ptxinfo_smem1871,64248
void ptxinfo_cmem( unsigned nbytes, unsigned bank )ptxinfo_cmem1876,64351
void clear_ptxinfo()clear_ptxinfo1881,64442
void ptxinfo_opencl_addinfo( std::map<std::string,function_info*> &kernels )ptxinfo_opencl_addinfo1894,64702
struct rec_pts {rec_pts1919,65606
   gpgpu_recon_t *s_kernel_recon_points;s_kernel_recon_points1920,65623
   gpgpu_recon_t *s_kernel_recon_points;rec_pts::s_kernel_recon_points1920,65623
   int s_num_recon;s_num_recon1921,65664
   int s_num_recon;rec_pts::s_num_recon1921,65664
struct std::map<function_info*,rec_pts> g_rpts;g_rpts1924,65688
struct rec_pts find_reconvergence_points( function_info *finfo )find_reconvergence_points1926,65737
address_type get_return_pc( void *thd )get_return_pc1957,66943
address_type get_converge_point( address_type pc ) get_converge_point1965,67147
void functionalCoreSim::warp_exit( unsigned warp_id )warp_exit1989,68033
void functionalCoreSim::warp_exit( unsigned warp_id )functionalCoreSim::warp_exit1989,68033

cuda-sim/ptxinfo.l,0

cuda-sim/ptx_parser.cc,7376
extern int ptx_error( const char *s );ptx_error33,1720
static const struct core_config *g_shader_core_config;g_shader_core_config36,1783
void set_ptx_warp_size(const struct core_config * warp_size)set_ptx_warp_size37,1838
static bool g_debug_ir_generation=false;g_debug_ir_generation42,1939
const char *g_filename;g_filename43,1980
unsigned g_max_regs_per_thread = 0;g_max_regs_per_thread44,2004
static symbol_table *g_global_allfiles_symbol_table = NULL;g_global_allfiles_symbol_table47,2087
static symbol_table *g_global_symbol_table = NULL;g_global_symbol_table48,2147
std::map<std::string,symbol_table*> g_sym_name_to_symbol_table;g_sym_name_to_symbol_table49,2198
static symbol_table *g_current_symbol_table = NULL;g_current_symbol_table50,2262
static std::list<ptx_instruction*> g_instructions;g_instructions51,2314
static symbol *g_last_symbol = NULL;g_last_symbol52,2365
int g_error_detected = 0;g_error_detected54,2403
memory_space_t g_space_spec = undefined_space;g_space_spec57,2455
memory_space_t g_ptr_spec = undefined_space;g_ptr_spec58,2502
int g_scalar_type_spec = -1;g_scalar_type_spec59,2547
int g_vector_spec = -1;g_vector_spec60,2576
int g_alignment_spec = -1;g_alignment_spec61,2600
int g_extern_spec = 0;g_extern_spec62,2627
type_info *g_var_type = NULL;g_var_type65,2682
const symbol *g_pred;g_pred68,2746
int g_neg_pred;g_neg_pred69,2768
int g_pred_mod;g_pred_mod70,2784
symbol *g_label;g_label71,2800
int g_opcode = -1;g_opcode72,2817
std::list<operand_info> g_operands;g_operands73,2836
std::list<int> g_options;g_options74,2872
std::list<int> g_scalar_type;g_scalar_type75,2898
#define PTX_PARSE_DPRINTF(PTX_PARSE_DPRINTF77,2929
static unsigned g_entry_func_param_index=0;g_entry_func_param_index86,3181
static function_info *g_func_info = NULL;g_func_info87,3225
static std::map<unsigned,std::string> g_ptx_token_decode;g_ptx_token_decode88,3267
static operand_info g_return_var;g_return_var89,3325
const char *decode_token( int type )decode_token91,3360
void read_parser_environment_variables() read_parser_environment_variables96,3446
symbol_table *init_parser( const char *ptx_filename )init_parser108,3784
#define DEF(DEF120,4259
#undef DEFDEF122,4336
void init_directive_state()init_directive_state127,4384
void init_instruction_state()init_instruction_state142,4712
static int g_entry_point;g_entry_point155,4972
void start_function( int entry_point ) start_function157,4999
char *g_add_identifier_cached__identifier = NULL;g_add_identifier_cached__identifier167,5226
int g_add_identifier_cached__array_dim;g_add_identifier_cached__array_dim168,5276
int g_add_identifier_cached__array_ident;g_add_identifier_cached__array_ident169,5316
void add_function_name( const char *name ) add_function_name171,5359
void add_directive() add_directive190,6215
#define mymax(mymax196,6308
void end_function() end_function198,6346
#define parse_error(parse_error213,6866
#define parse_assert(parse_assert214,6952
void parse_error_impl( const char *file, unsigned line, const char *msg, ... )parse_error_impl216,7053
void parse_assert_impl( int test_value, const char *file, unsigned line, const char *msg, ... )parse_assert_impl231,7398
void set_return()set_return246,7696
std::map<std::string,std::map<unsigned,const ptx_instruction*> > g_inst_lookup;g_inst_lookup253,7893
const ptx_instruction *ptx_instruction_lookup( const char *filename, unsigned linenumber )ptx_instruction_lookup255,7974
void add_instruction() add_instruction266,8391
void add_variables() add_variables289,9474
void set_variable_type()set_variable_type299,9694
bool check_for_duplicates( const char *identifier )check_for_duplicates313,10468
int g_func_decl = 0;g_func_decl322,10702
int g_ident_add_uid = 0;g_ident_add_uid323,10723
unsigned g_const_alloc = 1;g_const_alloc324,10748
int pad_address (new_addr_type address, unsigned size, unsigned maxalign) {pad_address332,11079
void add_identifier( const char *identifier, int array_dim, unsigned array_ident ) add_identifier343,11423
void add_constptr(const char* identifier1, const char* identifier2, int offset)add_constptr517,18247
void add_function_arg()add_function_arg532,18831
void add_extern_spec() add_extern_spec540,19015
void add_alignment_spec( int spec )add_alignment_spec546,19107
void add_ptr_spec( enum _memory_space_t spec ) add_ptr_spec553,19331
void add_space_spec( enum _memory_space_t spec, int value ) add_space_spec561,19707
void add_vector_spec(int spec ) add_vector_spec580,20357
void add_scalar_type_spec( int type_spec ) add_scalar_type_spec587,20544
void add_label( const char *identifier ) add_label599,21051
void add_opcode( int opcode ) add_opcode610,21345
void add_pred( const char *identifier, int neg, int predModifier ) add_pred615,21403
void add_option( int option ) add_option628,21795
void add_double_operand( const char *d1, const char *d2 )add_double_operand634,21901
void add_1vector_operand( const char *d1 ) add_1vector_operand647,22418
void add_2vector_operand( const char *d1, const char *d2 ) add_2vector_operand656,22783
void add_3vector_operand( const char *d1, const char *d2, const char *d3 ) add_3vector_operand665,23152
void add_4vector_operand( const char *d1, const char *d2, const char *d3, const char *d4 ) add_4vector_operand675,23607
void add_builtin_operand( int builtin, int dim_modifier ) add_builtin_operand690,24317
void add_memory_operand() add_memory_operand696,24489
void change_memory_addr_space(const char *identifier) change_memory_addr_space704,24680
void change_operand_lohi( int lohi )change_operand_lohi751,26230
void set_immediate_operand_type ()set_immediate_operand_type765,26517
void change_double_operand_type( int operand_type )change_double_operand_type772,26692
void change_operand_neg( )change_operand_neg804,27698
void add_literal_int( int value ) add_literal_int813,27850
void add_literal_float( float value ) add_literal_float819,27979
void add_literal_double( double value ) add_literal_double825,28114
void add_scalar_operand( const char *identifier ) add_scalar_operand831,28252
void add_neg_pred_operand( const char *identifier ) add_neg_pred_operand847,28828
void add_address_operand( const char *identifier, int offset ) add_address_operand859,29190
void add_address_operand2( int offset )add_address_operand2870,29572
void add_array_initializer()add_array_initializer876,29721
void add_version_info( float ver, unsigned ext )add_version_info881,29802
void add_file( unsigned num, const char *filename )add_file886,29908
void *reset_symtab()reset_symtab913,30444
void set_symtab(void*symtab)set_symtab920,30581
void add_pragma( const char *str )add_pragma925,30666
void version_header(double a) {}  //intentional dummy functionversion_header930,30775
void target_header(char* a) target_header932,30839
void target_header2(char* a, char* b) target_header2937,30927
void target_header3(char* a, char* b, char* c) target_header3942,31022
void func_header(const char* a) {} //intentional dummy functionfunc_header947,31123
void func_header_info(const char* a) {} //intentional dummy functionfunc_header_info948,31187
void func_header_info_int(const char* a, int b) {} //intentional dummy functionfunc_header_info_int949,31256

cuda-sim/cuda_device_printf.h,238
#define CUDA_DEVICE_PRINTF_INCLUDEDCUDA_DEVICE_PRINTF_INCLUDED29,1639
void gpgpusim_cuda_vprintf(const class ptx_instruction * pI, class ptx_thread_info * thread, const class function_info * target_func );gpgpusim_cuda_vprintf31,1676

cuda-sim/decuda_pred_table/decuda_pred_table.cc,63
bool pred_lookup(int condition, int flags)pred_lookup31,1565

cuda-sim/decuda_pred_table/decuda_pred_table.h,60
bool pred_lookup(int condition, int flags);pred_lookup1,0

cuda-sim/memory.cc,1996
template<unsigned BSIZE> memory_space_impl<BSIZE>::memory_space_impl( std::string name, unsigned hash_size )memory_space_impl32,1685
template<unsigned BSIZE> memory_space_impl<BSIZE>::memory_space_impl( std::string name, unsigned hash_size )memory_space_impl::memory_space_impl32,1685
template<unsigned BSIZE> void memory_space_impl<BSIZE>::write( mem_addr_t addr, size_t length, const void *data, class ptx_thread_info *thd, const ptx_instruction *pI)write47,2111
template<unsigned BSIZE> void memory_space_impl<BSIZE>::write( mem_addr_t addr, size_t length, const void *data, class ptx_thread_info *thd, const ptx_instruction *pI)memory_space_impl::write47,2111
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read_single_block( mem_addr_t blk_idx, mem_addr_t addr, size_t length, void *data) constread_single_block89,3691
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read_single_block( mem_addr_t blk_idx, mem_addr_t addr, size_t length, void *data) constmemory_space_impl::read_single_block89,3691
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read( mem_addr_t addr, size_t length, void *data ) constread110,4704
template<unsigned BSIZE> void memory_space_impl<BSIZE>::read( mem_addr_t addr, size_t length, void *data ) constmemory_space_impl::read110,4704
template<unsigned BSIZE> void memory_space_impl<BSIZE>::print( const char *format, FILE *fout ) constprint142,5815
template<unsigned BSIZE> void memory_space_impl<BSIZE>::print( const char *format, FILE *fout ) constmemory_space_impl::print142,5815
template<unsigned BSIZE> void memory_space_impl<BSIZE>::set_watch( addr_t addr, unsigned watchpoint ) set_watch151,6145
template<unsigned BSIZE> void memory_space_impl<BSIZE>::set_watch( addr_t addr, unsigned watchpoint ) memory_space_impl::set_watch151,6145
void g_print_memory_space(memory_space *mem, const char *format = "%08x", FILE *fout = stdout) g_print_memory_space161,6448
int main(int argc, char *argv[] )main168,6596

cuda-sim/ptx.y,4385
input:	/* empty */input207,5120
function_defn: function_decl { set_symtab($1); func_header(".skip"); } statement_block { end_function(); }function_defn213,5218
block_spec: MAXNTID_DIRECTIVE INT_OPERAND COMMA INT_OPERAND COMMA INT_OPERAND {func_header_info_int(".maxntid", $2);block_spec217,5444
block_spec_list: block_specblock_spec_list224,5933
function_decl: function_decl_header LEFT_PAREN { start_function($1); func_header_info("(");} param_entry RIGHT_PAREN {func_header_info(")");} function_ident_param { $$ = reset_symtab(); }function_decl228,5995
function_ident_param: IDENTIFIER { add_function_name($1); } LEFT_PAREN {func_header_info("(");} param_list RIGHT_PAREN { g_func_decl=0; func_header_info(")"); } function_ident_param233,6388
function_decl_header: ENTRY_DIRECTIVE { $$ = 1; g_func_decl=1; func_header(".entry"); }function_decl_header237,6611
param_list: /*empty*/param_list243,6939
param_entry: PARAM_DIRECTIVE { add_space_spec(param_space_unclassified,0); } variable_spec ptr_spec identifier_spec { add_function_arg(); }param_entry247,7076
ptr_spec: /*empty*/ptr_spec250,7321
ptr_space_spec: GLOBAL_DIRECTIVE { add_ptr_spec(global_space); }ptr_space_spec254,7435
ptr_align_spec: ALIGN_DIRECTIVE INT_OPERANDptr_align_spec258,7630
statement_block: LEFT_BRACE statement_list RIGHT_BRACE statement_block260,7675
statement_list: directive_statement { add_directive(); }statement_list262,7732
directive_statement: variable_declaration SEMI_COLONdirective_statement270,8016
variable_declaration: variable_spec identifier_list { add_variables(); }variable_declaration283,8702
variable_spec: var_spec_list { set_variable_type(); }variable_spec289,9032
identifier_list: identifier_specidentifier_list291,9087
identifier_spec: IDENTIFIER { add_identifier($1,0,NON_ARRAY_IDENTIFIER); func_header_info($1);}identifier_spec294,9163
var_spec_list: var_spec var_spec_list311,10009
var_spec: space_spec var_spec314,10063
align_spec: ALIGN_DIRECTIVE INT_OPERAND { add_alignment_spec($2); }align_spec320,10159
space_spec: REG_DIRECTIVE {  add_space_spec(reg_space,0); }space_spec322,10228
addressable_spec: CONST_DIRECTIVE {  add_space_spec(const_space,$1); }addressable_spec327,10365
type_spec: scalar_type type_spec336,10799
vector_spec:  V2_TYPE {  add_option(V2_TYPE); func_header_info(".v2");}vector_spec340,10856
scalar_type: S8_TYPE { add_scalar_type_spec( S8_TYPE ); }scalar_type345,11062
initializer_list: LEFT_BRACE literal_list RIGHT_BRACE { add_array_initializer(); } initializer_list369,12249
literal_list: literal_operandliteral_list372,12407
instruction_statement:  instruction SEMI_COLONinstruction_statement375,12477
instruction: opcode_spec LEFT_PAREN operand RIGHT_PAREN { set_return(); } COMMA operand COMMA LEFT_PAREN operand_list RIGHT_PARENinstruction379,12605
opcode_spec: OPCODE { add_opcode($1); } option_listopcode_spec386,12900
pred_spec: PRED IDENTIFIER  { add_pred($2,0, -1); }pred_spec389,12983
option_list: optionoption_list404,13677
option: type_specoption407,13722
atomic_operation_spec: ATOMIC_AND { add_option(ATOMIC_AND); } atomic_operation_spec441,15008
rounding_mode: floating_point_rounding_moderounding_mode453,15462
floating_point_rounding_mode: RN_OPTION { add_option(RN_OPTION); } floating_point_rounding_mode456,15533
integer_rounding_mode: RNI_OPTION { add_option(RNI_OPTION); } integer_rounding_mode462,15731
compare_spec:EQ_OPTION { add_option(EQ_OPTION); } compare_spec468,15929
operand_list: operandoperand_list488,16698
operand: IDENTIFIER  { add_scalar_operand( $1 ); }operand491,16752
vector_operand: LEFT_BRACE IDENTIFIER COMMA IDENTIFIER RIGHT_BRACE { add_2vector_operand($2,$4); }vector_operand513,18213
tex_operand: LEFT_SQUARE_BRACKET IDENTIFIER COMMA { add_scalar_operand($2); }tex_operand519,18617
builtin_operand: SPECIAL_REGISTER DIMENSION_MODIFIER { add_builtin_operand($1,$2); }builtin_operand524,18744
memory_operand : LEFT_SQUARE_BRACKET address_expression RIGHT_SQUARE_BRACKET { add_memory_operand(); }memory_operand528,18892
twin_operand : IDENTIFIER PLUS IDENTIFIER { add_double_operand($1,$3); change_double_operand_type(1); }twin_operand535,19414
literal_operand : INT_OPERAND { add_literal_int($1); }literal_operand544,20242
address_expression: IDENTIFIER { add_address_operand($1,0); }address_expression549,20391

abstract_hardware_model.h,59843
#define ABSTRACT_HARDWARE_MODEL_INCLUDEDABSTRACT_HARDWARE_MODEL_INCLUDED29,1663
enum _memory_space_t {_memory_space_t36,1769
   undefined_space=0,undefined_space37,1792
   reg_space,reg_space38,1814
   local_space,local_space39,1828
   shared_space,shared_space40,1844
   param_space_unclassified,param_space_unclassified41,1861
   param_space_kernel,  /* global to all threads in a kernel : read-only */param_space_kernel42,1890
   param_space_local,   /* local to a thread : read-writable */param_space_local43,1966
   const_space,const_space44,2030
   tex_space,tex_space45,2046
   surf_space,surf_space46,2060
   global_space,global_space47,2075
   generic_space,generic_space48,2092
   instruction_spaceinstruction_space49,2110
enum FuncCacheFuncCache53,2136
  FuncCachePreferNone = 0,FuncCachePreferNone55,2153
  FuncCachePreferShared = 1,FuncCachePreferShared56,2180
  FuncCachePreferL1 = 2FuncCachePreferL157,2209
typedef unsigned long long new_addr_type;new_addr_type66,2298
typedef unsigned address_type;address_type67,2340
typedef unsigned addr_t;addr_t68,2371
enum uarch_op_t {uarch_op_t72,2456
   NO_OP=-1,NO_OP73,2474
   ALU_OP=1,ALU_OP74,2487
   SFU_OP,SFU_OP75,2500
   ALU_SFU_OP,ALU_SFU_OP76,2511
   LOAD_OP,LOAD_OP77,2526
   STORE_OP,STORE_OP78,2538
   BRANCH_OP,BRANCH_OP79,2551
   BARRIER_OP,BARRIER_OP80,2565
   MEMORY_BARRIER_OP,MEMORY_BARRIER_OP81,2580
   CALL_OPS,CALL_OPS82,2602
   RET_OPSRET_OPS83,2615
typedef enum uarch_op_t op_type;op_type85,2629
enum uarch_operand_type_t {uarch_operand_type_t87,2663
	UN_OP=-1,UN_OP88,2691
    INT_OP,INT_OP89,2702
    FP_OPFP_OP90,2714
typedef enum uarch_operand_type_t types_of_operands;types_of_operands92,2727
enum special_operations_t {special_operations_t94,2781
    OTHER_OP,OTHER_OP95,2809
    INT__OP,INT__OP96,2823
	INT_MUL24_OP,INT_MUL24_OP97,2836
	INT_MUL32_OP,INT_MUL32_OP98,2851
	INT_MUL_OP,INT_MUL_OP99,2866
    INT_DIV_OP,INT_DIV_OP100,2879
    FP_MUL_OP,FP_MUL_OP101,2895
    FP_DIV_OP,FP_DIV_OP102,2910
    FP__OP,FP__OP103,2925
	FP_SQRT_OP,FP_SQRT_OP104,2937
	FP_LG_OP,FP_LG_OP105,2950
	FP_SIN_OP,FP_SIN_OP106,2961
	FP_EXP_OPFP_EXP_OP107,2973
typedef enum special_operations_t special_ops; // Required to identify for the power modelspecial_ops109,2987
enum operation_pipeline_t {operation_pipeline_t110,3078
    UNKOWN_OP,UNKOWN_OP111,3106
    SP__OP,SP__OP112,3121
    SFU__OP,SFU__OP113,3133
    MEM__OPMEM__OP114,3146
typedef enum operation_pipeline_t operation_pipeline;operation_pipeline116,3161
enum mem_operation_t {mem_operation_t117,3215
    NOT_TEX,NOT_TEX118,3238
    TEXTEX119,3251
typedef enum mem_operation_t mem_operation;mem_operation121,3262
enum _memory_op_t {_memory_op_t123,3307
	no_memory_op = 0,no_memory_op124,3327
	memory_load,memory_load125,3346
	memory_storememory_store126,3360
struct dim3 {dim3138,3536
   unsigned int x, y, z;x139,3550
   unsigned int x, y, z;dim3::x139,3550
   unsigned int x, y, z;y139,3550
   unsigned int x, y, z;dim3::y139,3550
   unsigned int x, y, z;z139,3550
   unsigned int x, y, z;dim3::z139,3550
void increment_x_then_y_then_z( dim3 &i, const dim3 &bound);increment_x_then_y_then_z143,3586
class kernel_info_t {kernel_info_t145,3648
   kernel_info_t( dim3 gridDim, dim3 blockDim, class function_info *entry );kernel_info_t155,3839
   kernel_info_t( dim3 gridDim, dim3 blockDim, class function_info *entry );kernel_info_t::kernel_info_t155,3839
   ~kernel_info_t();~kernel_info_t156,3916
   ~kernel_info_t();kernel_info_t::~kernel_info_t156,3916
   void inc_running() { m_num_cores_running++; }inc_running158,3938
   void inc_running() { m_num_cores_running++; }kernel_info_t::inc_running158,3938
   void dec_running()dec_running159,3987
   void dec_running()kernel_info_t::dec_running159,3987
   bool running() const { return m_num_cores_running>0; }running164,4092
   bool running() const { return m_num_cores_running>0; }kernel_info_t::running164,4092
   bool done() const done165,4150
   bool done() const kernel_info_t::done165,4150
   class function_info *entry() { return m_kernel_entry; }entry169,4233
   class function_info *entry() { return m_kernel_entry; }kernel_info_t::entry169,4233
   const class function_info *entry() const { return m_kernel_entry; }entry170,4292
   const class function_info *entry() const { return m_kernel_entry; }kernel_info_t::entry170,4292
   size_t num_blocks() constnum_blocks172,4364
   size_t num_blocks() constkernel_info_t::num_blocks172,4364
   size_t threads_per_cta() constthreads_per_cta177,4461
   size_t threads_per_cta() constkernel_info_t::threads_per_cta177,4461
   dim3 get_grid_dim() const { return m_grid_dim; }get_grid_dim182,4567
   dim3 get_grid_dim() const { return m_grid_dim; }kernel_info_t::get_grid_dim182,4567
   dim3 get_cta_dim() const { return m_block_dim; }get_cta_dim183,4619
   dim3 get_cta_dim() const { return m_block_dim; }kernel_info_t::get_cta_dim183,4619
   void increment_cta_id() increment_cta_id185,4672
   void increment_cta_id() kernel_info_t::increment_cta_id185,4672
   dim3 get_next_cta_id() const { return m_next_cta; }get_next_cta_id192,4834
   dim3 get_next_cta_id() const { return m_next_cta; }kernel_info_t::get_next_cta_id192,4834
   bool no_more_ctas_to_run() const no_more_ctas_to_run193,4889
   bool no_more_ctas_to_run() const kernel_info_t::no_more_ctas_to_run193,4889
   void increment_thread_id() { increment_x_then_y_then_z(m_next_tid,m_block_dim); }increment_thread_id198,5047
   void increment_thread_id() { increment_x_then_y_then_z(m_next_tid,m_block_dim); }kernel_info_t::increment_thread_id198,5047
   dim3 get_next_thread_id_3d() const  { return m_next_tid; }get_next_thread_id_3d199,5132
   dim3 get_next_thread_id_3d() const  { return m_next_tid; }kernel_info_t::get_next_thread_id_3d199,5132
   unsigned get_next_thread_id() const get_next_thread_id200,5194
   unsigned get_next_thread_id() const kernel_info_t::get_next_thread_id200,5194
   bool more_threads_in_cta() const more_threads_in_cta204,5344
   bool more_threads_in_cta() const kernel_info_t::more_threads_in_cta204,5344
   unsigned get_uid() const { return m_uid; }get_uid208,5498
   unsigned get_uid() const { return m_uid; }kernel_info_t::get_uid208,5498
   std::string name() const;name209,5544
   std::string name() const;kernel_info_t::name209,5544
   std::list<class ptx_thread_info *> &active_threads() { return m_active_threads; }active_threads211,5574
   std::list<class ptx_thread_info *> &active_threads() { return m_active_threads; }kernel_info_t::active_threads211,5574
   class memory_space *get_param_memory() { return m_param_mem; }get_param_memory212,5659
   class memory_space *get_param_memory() { return m_param_mem; }kernel_info_t::get_param_memory212,5659
   kernel_info_t( const kernel_info_t & ); // disable copy constructorkernel_info_t215,5735
   kernel_info_t( const kernel_info_t & ); // disable copy constructorkernel_info_t::kernel_info_t215,5735
   void operator=( const kernel_info_t & ); // disable copy operatoroperator =216,5806
   void operator=( const kernel_info_t & ); // disable copy operatorkernel_info_t::operator =216,5806
   class function_info *m_kernel_entry;m_kernel_entry218,5876
   class function_info *m_kernel_entry;kernel_info_t::m_kernel_entry218,5876
   unsigned m_uid;m_uid220,5917
   unsigned m_uid;kernel_info_t::m_uid220,5917
   static unsigned m_next_uid;m_next_uid221,5936
   static unsigned m_next_uid;kernel_info_t::m_next_uid221,5936
   dim3 m_grid_dim;m_grid_dim223,5968
   dim3 m_grid_dim;kernel_info_t::m_grid_dim223,5968
   dim3 m_block_dim;m_block_dim224,5988
   dim3 m_block_dim;kernel_info_t::m_block_dim224,5988
   dim3 m_next_cta;m_next_cta225,6009
   dim3 m_next_cta;kernel_info_t::m_next_cta225,6009
   dim3 m_next_tid;m_next_tid226,6029
   dim3 m_next_tid;kernel_info_t::m_next_tid226,6029
   unsigned m_num_cores_running;m_num_cores_running228,6050
   unsigned m_num_cores_running;kernel_info_t::m_num_cores_running228,6050
   std::list<class ptx_thread_info *> m_active_threads;m_active_threads230,6084
   std::list<class ptx_thread_info *> m_active_threads;kernel_info_t::m_active_threads230,6084
   class memory_space *m_param_mem;m_param_mem231,6140
   class memory_space *m_param_mem;kernel_info_t::m_param_mem231,6140
struct core_config {core_config234,6180
    core_config() core_config235,6201
    core_config() core_config::core_config235,6201
    virtual void init() = 0;init244,6469
    virtual void init() = 0;core_config::init244,6469
    bool m_valid;m_valid246,6499
    bool m_valid;core_config::m_valid246,6499
    unsigned warp_size;warp_size247,6517
    unsigned warp_size;core_config::warp_size247,6517
    int gpgpu_coalesce_arch;gpgpu_coalesce_arch250,6597
    int gpgpu_coalesce_arch;core_config::gpgpu_coalesce_arch250,6597
    bool shmem_limited_broadcast;shmem_limited_broadcast253,6682
    bool shmem_limited_broadcast;core_config::shmem_limited_broadcast253,6682
    static const address_type WORD_SIZE=4;WORD_SIZE254,6716
    static const address_type WORD_SIZE=4;core_config::WORD_SIZE254,6716
    unsigned num_shmem_bank;num_shmem_bank255,6759
    unsigned num_shmem_bank;core_config::num_shmem_bank255,6759
    unsigned shmem_bank_func(address_type addr) constshmem_bank_func256,6788
    unsigned shmem_bank_func(address_type addr) constcore_config::shmem_bank_func256,6788
    unsigned mem_warp_parts;  mem_warp_parts260,6906
    unsigned mem_warp_parts;  core_config::mem_warp_parts260,6906
    mutable unsigned gpgpu_shmem_size;gpgpu_shmem_size261,6937
    mutable unsigned gpgpu_shmem_size;core_config::gpgpu_shmem_size261,6937
    unsigned gpgpu_shmem_sizeDefault;gpgpu_shmem_sizeDefault262,6976
    unsigned gpgpu_shmem_sizeDefault;core_config::gpgpu_shmem_sizeDefault262,6976
    unsigned gpgpu_shmem_sizePrefL1;gpgpu_shmem_sizePrefL1263,7014
    unsigned gpgpu_shmem_sizePrefL1;core_config::gpgpu_shmem_sizePrefL1263,7014
    unsigned gpgpu_shmem_sizePrefShared;gpgpu_shmem_sizePrefShared264,7051
    unsigned gpgpu_shmem_sizePrefShared;core_config::gpgpu_shmem_sizePrefShared264,7051
    unsigned gpgpu_cache_texl1_linesize;gpgpu_cache_texl1_linesize267,7184
    unsigned gpgpu_cache_texl1_linesize;core_config::gpgpu_cache_texl1_linesize267,7184
    unsigned gpgpu_cache_constl1_linesize;gpgpu_cache_constl1_linesize268,7225
    unsigned gpgpu_cache_constl1_linesize;core_config::gpgpu_cache_constl1_linesize268,7225
	unsigned gpgpu_max_insn_issue_per_warp;gpgpu_max_insn_issue_per_warp270,7269
	unsigned gpgpu_max_insn_issue_per_warp;core_config::gpgpu_max_insn_issue_per_warp270,7269
const unsigned MAX_WARP_SIZE = 32;MAX_WARP_SIZE274,7407
typedef std::bitset<MAX_WARP_SIZE> active_mask_t;active_mask_t275,7442
#define MAX_WARP_SIZE_SIMT_STACK MAX_WARP_SIZE_SIMT_STACK276,7492
typedef std::bitset<MAX_WARP_SIZE_SIMT_STACK> simt_mask_t;simt_mask_t277,7540
typedef std::vector<address_type> addr_vector_t;addr_vector_t278,7599
class simt_stack {simt_stack280,7649
    simt_stack( unsigned wid,  unsigned warpSize);simt_stack282,7676
    simt_stack( unsigned wid,  unsigned warpSize);simt_stack::simt_stack282,7676
    void reset();reset284,7728
    void reset();simt_stack::reset284,7728
    void launch( address_type start_pc, const simt_mask_t &active_mask );launch285,7746
    void launch( address_type start_pc, const simt_mask_t &active_mask );simt_stack::launch285,7746
    void update( simt_mask_t &thread_done, addr_vector_t &next_pc, address_type recvg_pc, op_type next_inst_op );update286,7820
    void update( simt_mask_t &thread_done, addr_vector_t &next_pc, address_type recvg_pc, op_type next_inst_op );simt_stack::update286,7820
    const simt_mask_t &get_active_mask() const;get_active_mask288,7935
    const simt_mask_t &get_active_mask() const;simt_stack::get_active_mask288,7935
    void     get_pdom_stack_top_info( unsigned *pc, unsigned *rpc ) const;get_pdom_stack_top_info289,7983
    void     get_pdom_stack_top_info( unsigned *pc, unsigned *rpc ) const;simt_stack::get_pdom_stack_top_info289,7983
    unsigned get_rp() const;get_rp290,8058
    unsigned get_rp() const;simt_stack::get_rp290,8058
    void     print(FILE*fp) const;print291,8087
    void     print(FILE*fp) const;simt_stack::print291,8087
    unsigned m_warp_id;m_warp_id294,8134
    unsigned m_warp_id;simt_stack::m_warp_id294,8134
    unsigned m_warp_size;m_warp_size295,8158
    unsigned m_warp_size;simt_stack::m_warp_size295,8158
    enum stack_entry_type {stack_entry_type297,8185
    enum stack_entry_type {simt_stack::stack_entry_type297,8185
        STACK_ENTRY_TYPE_NORMAL = 0,STACK_ENTRY_TYPE_NORMAL298,8213
        STACK_ENTRY_TYPE_NORMAL = 0,simt_stack::STACK_ENTRY_TYPE_NORMAL298,8213
        STACK_ENTRY_TYPE_CALLSTACK_ENTRY_TYPE_CALL299,8250
        STACK_ENTRY_TYPE_CALLsimt_stack::STACK_ENTRY_TYPE_CALL299,8250
    struct simt_stack_entry {simt_stack_entry302,8288
    struct simt_stack_entry {simt_stack::simt_stack_entry302,8288
        address_type m_pc;m_pc303,8318
        address_type m_pc;simt_stack::simt_stack_entry::m_pc303,8318
        unsigned int m_calldepth;m_calldepth304,8345
        unsigned int m_calldepth;simt_stack::simt_stack_entry::m_calldepth304,8345
        simt_mask_t m_active_mask;m_active_mask305,8379
        simt_mask_t m_active_mask;simt_stack::simt_stack_entry::m_active_mask305,8379
        address_type m_recvg_pc;m_recvg_pc306,8414
        address_type m_recvg_pc;simt_stack::simt_stack_entry::m_recvg_pc306,8414
        unsigned long long m_branch_div_cycle;m_branch_div_cycle307,8447
        unsigned long long m_branch_div_cycle;simt_stack::simt_stack_entry::m_branch_div_cycle307,8447
        stack_entry_type m_type;m_type308,8494
        stack_entry_type m_type;simt_stack::simt_stack_entry::m_type308,8494
        simt_stack_entry() :simt_stack_entry309,8527
        simt_stack_entry() :simt_stack::simt_stack_entry::simt_stack_entry309,8527
    std::deque<simt_stack_entry> m_stack;m_stack313,8695
    std::deque<simt_stack_entry> m_stack;simt_stack::m_stack313,8695
#define GLOBAL_HEAP_START GLOBAL_HEAP_START316,8741
#define SHARED_MEM_SIZE_MAX SHARED_MEM_SIZE_MAX318,8875
#define LOCAL_MEM_SIZE_MAX LOCAL_MEM_SIZE_MAX319,8913
#define MAX_STREAMING_MULTIPROCESSORS MAX_STREAMING_MULTIPROCESSORS320,8949
#define MAX_THREAD_PER_SM MAX_THREAD_PER_SM321,8990
#define TOTAL_LOCAL_MEM_PER_SM TOTAL_LOCAL_MEM_PER_SM322,9021
#define TOTAL_SHARED_MEM TOTAL_SHARED_MEM323,9091
#define TOTAL_LOCAL_MEM TOTAL_LOCAL_MEM324,9168
#define SHARED_GENERIC_START SHARED_GENERIC_START325,9261
#define LOCAL_GENERIC_START LOCAL_GENERIC_START326,9327
#define STATIC_ALLOC_LIMIT STATIC_ALLOC_LIMIT327,9394
enum cudaChannelFormatKind {cudaChannelFormatKind331,9517
   cudaChannelFormatKindSigned,cudaChannelFormatKindSigned332,9546
   cudaChannelFormatKindUnsigned,cudaChannelFormatKindUnsigned333,9578
   cudaChannelFormatKindFloatcudaChannelFormatKindFloat334,9612
struct cudaChannelFormatDesc {cudaChannelFormatDesc337,9646
   int                        x;x338,9677
   int                        x;cudaChannelFormatDesc::x338,9677
   int                        y;y339,9710
   int                        y;cudaChannelFormatDesc::y339,9710
   int                        z;z340,9743
   int                        z;cudaChannelFormatDesc::z340,9743
   int                        w;w341,9776
   int                        w;cudaChannelFormatDesc::w341,9776
   enum cudaChannelFormatKind f;f342,9809
   enum cudaChannelFormatKind f;cudaChannelFormatDesc::f342,9809
struct cudaArray {cudaArray345,9846
   void *devPtr;devPtr346,9865
   void *devPtr;cudaArray::devPtr346,9865
   int devPtr32;devPtr32347,9882
   int devPtr32;cudaArray::devPtr32347,9882
   struct cudaChannelFormatDesc desc;desc348,9899
   struct cudaChannelFormatDesc desc;cudaArray::desc348,9899
   int width;width349,9937
   int width;cudaArray::width349,9937
   int height;height350,9951
   int height;cudaArray::height350,9951
   int size; //in bytessize351,9966
   int size; //in bytescudaArray::size351,9966
   unsigned dimensions;dimensions352,9990
   unsigned dimensions;cudaArray::dimensions352,9990
enum cudaTextureAddressMode {cudaTextureAddressMode355,10018
   cudaAddressModeWrap,cudaAddressModeWrap356,10048
   cudaAddressModeClampcudaAddressModeClamp357,10072
enum cudaTextureFilterMode {cudaTextureFilterMode360,10100
   cudaFilterModePoint,cudaFilterModePoint361,10129
   cudaFilterModeLinearcudaFilterModeLinear362,10153
enum cudaTextureReadMode {cudaTextureReadMode365,10181
   cudaReadModeElementType,cudaReadModeElementType366,10208
   cudaReadModeNormalizedFloatcudaReadModeNormalizedFloat367,10236
struct textureReference {textureReference370,10271
   int                           normalized;normalized371,10297
   int                           normalized;textureReference::normalized371,10297
   enum cudaTextureFilterMode    filterMode;filterMode372,10342
   enum cudaTextureFilterMode    filterMode;textureReference::filterMode372,10342
   enum cudaTextureAddressMode   addressMode[3];addressMode373,10387
   enum cudaTextureAddressMode   addressMode[3];textureReference::addressMode373,10387
   struct cudaChannelFormatDesc  channelDesc;channelDesc374,10436
   struct cudaChannelFormatDesc  channelDesc;textureReference::channelDesc374,10436
struct textureReferenceAttr {textureReferenceAttr381,10632
    const struct textureReference *m_texref; m_texref382,10662
    const struct textureReference *m_texref; textureReferenceAttr::m_texref382,10662
    int m_dim; m_dim383,10708
    int m_dim; textureReferenceAttr::m_dim383,10708
    enum cudaTextureReadMode m_readmode; m_readmode384,10724
    enum cudaTextureReadMode m_readmode; textureReferenceAttr::m_readmode384,10724
    int m_ext; m_ext385,10766
    int m_ext; textureReferenceAttr::m_ext385,10766
    textureReferenceAttr(const struct textureReference *texref, textureReferenceAttr386,10782
    textureReferenceAttr(const struct textureReference *texref, textureReferenceAttr::textureReferenceAttr386,10782
class gpgpu_functional_sim_config gpgpu_functional_sim_config394,11060
    void reg_options(class OptionParser * opp);reg_options397,11105
    void reg_options(class OptionParser * opp);gpgpu_functional_sim_config::reg_options397,11105
    void ptx_set_tex_cache_linesize(unsigned linesize);ptx_set_tex_cache_linesize399,11154
    void ptx_set_tex_cache_linesize(unsigned linesize);gpgpu_functional_sim_config::ptx_set_tex_cache_linesize399,11154
    unsigned get_forced_max_capability() const { return m_ptx_force_max_capability; }get_forced_max_capability401,11211
    unsigned get_forced_max_capability() const { return m_ptx_force_max_capability; }gpgpu_functional_sim_config::get_forced_max_capability401,11211
    bool convert_to_ptxplus() const { return m_ptx_convert_to_ptxplus; }convert_to_ptxplus402,11297
    bool convert_to_ptxplus() const { return m_ptx_convert_to_ptxplus; }gpgpu_functional_sim_config::convert_to_ptxplus402,11297
    bool use_cuobjdump() const { return m_ptx_use_cuobjdump; }use_cuobjdump403,11370
    bool use_cuobjdump() const { return m_ptx_use_cuobjdump; }gpgpu_functional_sim_config::use_cuobjdump403,11370
    bool experimental_lib_support() const { return m_experimental_lib_support; }experimental_lib_support404,11433
    bool experimental_lib_support() const { return m_experimental_lib_support; }gpgpu_functional_sim_config::experimental_lib_support404,11433
    int         get_ptx_inst_debug_to_file() const { return g_ptx_inst_debug_to_file; }get_ptx_inst_debug_to_file406,11515
    int         get_ptx_inst_debug_to_file() const { return g_ptx_inst_debug_to_file; }gpgpu_functional_sim_config::get_ptx_inst_debug_to_file406,11515
    const char* get_ptx_inst_debug_file() const  { return g_ptx_inst_debug_file; }get_ptx_inst_debug_file407,11603
    const char* get_ptx_inst_debug_file() const  { return g_ptx_inst_debug_file; }gpgpu_functional_sim_config::get_ptx_inst_debug_file407,11603
    int         get_ptx_inst_debug_thread_uid() const { return g_ptx_inst_debug_thread_uid; }get_ptx_inst_debug_thread_uid408,11686
    int         get_ptx_inst_debug_thread_uid() const { return g_ptx_inst_debug_thread_uid; }gpgpu_functional_sim_config::get_ptx_inst_debug_thread_uid408,11686
    unsigned    get_texcache_linesize() const { return m_texcache_linesize; }get_texcache_linesize409,11780
    unsigned    get_texcache_linesize() const { return m_texcache_linesize; }gpgpu_functional_sim_config::get_texcache_linesize409,11780
    int m_ptx_convert_to_ptxplus;m_ptx_convert_to_ptxplus413,11887
    int m_ptx_convert_to_ptxplus;gpgpu_functional_sim_config::m_ptx_convert_to_ptxplus413,11887
    int m_ptx_use_cuobjdump;m_ptx_use_cuobjdump414,11921
    int m_ptx_use_cuobjdump;gpgpu_functional_sim_config::m_ptx_use_cuobjdump414,11921
    int m_experimental_lib_support;m_experimental_lib_support415,11950
    int m_experimental_lib_support;gpgpu_functional_sim_config::m_experimental_lib_support415,11950
    unsigned m_ptx_force_max_capability;m_ptx_force_max_capability416,11986
    unsigned m_ptx_force_max_capability;gpgpu_functional_sim_config::m_ptx_force_max_capability416,11986
    int   g_ptx_inst_debug_to_file;g_ptx_inst_debug_to_file418,12028
    int   g_ptx_inst_debug_to_file;gpgpu_functional_sim_config::g_ptx_inst_debug_to_file418,12028
    char* g_ptx_inst_debug_file;g_ptx_inst_debug_file419,12064
    char* g_ptx_inst_debug_file;gpgpu_functional_sim_config::g_ptx_inst_debug_file419,12064
    int   g_ptx_inst_debug_thread_uid;g_ptx_inst_debug_thread_uid420,12097
    int   g_ptx_inst_debug_thread_uid;gpgpu_functional_sim_config::g_ptx_inst_debug_thread_uid420,12097
    unsigned m_texcache_linesize;m_texcache_linesize422,12137
    unsigned m_texcache_linesize;gpgpu_functional_sim_config::m_texcache_linesize422,12137
class gpgpu_t {gpgpu_t425,12175
    gpgpu_t( const gpgpu_functional_sim_config &config );gpgpu_t427,12199
    gpgpu_t( const gpgpu_functional_sim_config &config );gpgpu_t::gpgpu_t427,12199
    void* gpu_malloc( size_t size );gpu_malloc428,12257
    void* gpu_malloc( size_t size );gpgpu_t::gpu_malloc428,12257
    void* gpu_mallocarray( size_t count );gpu_mallocarray429,12294
    void* gpu_mallocarray( size_t count );gpgpu_t::gpu_mallocarray429,12294
    void  gpu_memset( size_t dst_start_addr, int c, size_t count );gpu_memset430,12337
    void  gpu_memset( size_t dst_start_addr, int c, size_t count );gpgpu_t::gpu_memset430,12337
    void  memcpy_to_gpu( size_t dst_start_addr, const void *src, size_t count );memcpy_to_gpu431,12405
    void  memcpy_to_gpu( size_t dst_start_addr, const void *src, size_t count );gpgpu_t::memcpy_to_gpu431,12405
    void  memcpy_from_gpu( void *dst, size_t src_start_addr, size_t count );memcpy_from_gpu432,12486
    void  memcpy_from_gpu( void *dst, size_t src_start_addr, size_t count );gpgpu_t::memcpy_from_gpu432,12486
    void  memcpy_gpu_to_gpu( size_t dst, size_t src, size_t count );memcpy_gpu_to_gpu433,12563
    void  memcpy_gpu_to_gpu( size_t dst, size_t src, size_t count );gpgpu_t::memcpy_gpu_to_gpu433,12563
    class memory_space *get_global_memory() { return m_global_mem; }get_global_memory435,12637
    class memory_space *get_global_memory() { return m_global_mem; }gpgpu_t::get_global_memory435,12637
    class memory_space *get_tex_memory() { return m_tex_mem; }get_tex_memory436,12706
    class memory_space *get_tex_memory() { return m_tex_mem; }gpgpu_t::get_tex_memory436,12706
    class memory_space *get_surf_memory() { return m_surf_mem; }get_surf_memory437,12769
    class memory_space *get_surf_memory() { return m_surf_mem; }gpgpu_t::get_surf_memory437,12769
    void gpgpu_ptx_sim_bindTextureToArray(const struct textureReference* texref, const struct cudaArray* array);gpgpu_ptx_sim_bindTextureToArray439,12835
    void gpgpu_ptx_sim_bindTextureToArray(const struct textureReference* texref, const struct cudaArray* array);gpgpu_t::gpgpu_ptx_sim_bindTextureToArray439,12835
    void gpgpu_ptx_sim_bindNameToTexture(const char* name, const struct textureReference* texref, int dim, int readmode, int ext);gpgpu_ptx_sim_bindNameToTexture440,12948
    void gpgpu_ptx_sim_bindNameToTexture(const char* name, const struct textureReference* texref, int dim, int readmode, int ext);gpgpu_t::gpgpu_ptx_sim_bindNameToTexture440,12948
    const char* gpgpu_ptx_sim_findNamefromTexture(const struct textureReference* texref);gpgpu_ptx_sim_findNamefromTexture441,13079
    const char* gpgpu_ptx_sim_findNamefromTexture(const struct textureReference* texref);gpgpu_t::gpgpu_ptx_sim_findNamefromTexture441,13079
    const struct textureReference* get_texref(const std::string &texname) constget_texref443,13170
    const struct textureReference* get_texref(const std::string &texname) constgpgpu_t::get_texref443,13170
    const struct cudaArray* get_texarray( const struct textureReference *texref ) constget_texarray449,13451
    const struct cudaArray* get_texarray( const struct textureReference *texref ) constgpgpu_t::get_texarray449,13451
    const struct textureInfo* get_texinfo( const struct textureReference *texref ) constget_texinfo455,13758
    const struct textureInfo* get_texinfo( const struct textureReference *texref ) constgpgpu_t::get_texinfo455,13758
    const struct textureReferenceAttr* get_texattr( const struct textureReference *texref ) constget_texattr462,14072
    const struct textureReferenceAttr* get_texattr( const struct textureReference *texref ) constgpgpu_t::get_texattr462,14072
    const gpgpu_functional_sim_config &get_config() const { return m_function_model_config; }get_config469,14402
    const gpgpu_functional_sim_config &get_config() const { return m_function_model_config; }gpgpu_t::get_config469,14402
    FILE* get_ptx_inst_debug_file() { return ptx_inst_debug_file; }get_ptx_inst_debug_file470,14496
    FILE* get_ptx_inst_debug_file() { return ptx_inst_debug_file; }gpgpu_t::get_ptx_inst_debug_file470,14496
    const gpgpu_functional_sim_config &m_function_model_config;m_function_model_config473,14576
    const gpgpu_functional_sim_config &m_function_model_config;gpgpu_t::m_function_model_config473,14576
    FILE* ptx_inst_debug_file;ptx_inst_debug_file474,14640
    FILE* ptx_inst_debug_file;gpgpu_t::ptx_inst_debug_file474,14640
    class memory_space *m_global_mem;m_global_mem476,14672
    class memory_space *m_global_mem;gpgpu_t::m_global_mem476,14672
    class memory_space *m_tex_mem;m_tex_mem477,14710
    class memory_space *m_tex_mem;gpgpu_t::m_tex_mem477,14710
    class memory_space *m_surf_mem;m_surf_mem478,14745
    class memory_space *m_surf_mem;gpgpu_t::m_surf_mem478,14745
    unsigned long long m_dev_malloc;m_dev_malloc480,14786
    unsigned long long m_dev_malloc;gpgpu_t::m_dev_malloc480,14786
    std::map<std::string, const struct textureReference*> m_NameToTextureRef;m_NameToTextureRef482,14828
    std::map<std::string, const struct textureReference*> m_NameToTextureRef;gpgpu_t::m_NameToTextureRef482,14828
    std::map<const struct textureReference*,const struct cudaArray*> m_TextureRefToCudaArray;m_TextureRefToCudaArray483,14906
    std::map<const struct textureReference*,const struct cudaArray*> m_TextureRefToCudaArray;gpgpu_t::m_TextureRefToCudaArray483,14906
    std::map<const struct textureReference*, const struct textureInfo*> m_TextureRefToTexureInfo;m_TextureRefToTexureInfo484,15000
    std::map<const struct textureReference*, const struct textureInfo*> m_TextureRefToTexureInfo;gpgpu_t::m_TextureRefToTexureInfo484,15000
    std::map<const struct textureReference*, const struct textureReferenceAttr*> m_TextureRefToAttribute;m_TextureRefToAttribute485,15098
    std::map<const struct textureReference*, const struct textureReferenceAttr*> m_TextureRefToAttribute;gpgpu_t::m_TextureRefToAttribute485,15098
struct gpgpu_ptx_sim_kernel_info gpgpu_ptx_sim_kernel_info488,15208
   int lmem;lmem492,15373
   int lmem;gpgpu_ptx_sim_kernel_info::lmem492,15373
   int smem;smem493,15386
   int smem;gpgpu_ptx_sim_kernel_info::smem493,15386
   int cmem;cmem494,15399
   int cmem;gpgpu_ptx_sim_kernel_info::cmem494,15399
   int regs;regs495,15412
   int regs;gpgpu_ptx_sim_kernel_info::regs495,15412
   unsigned ptx_version;ptx_version496,15425
   unsigned ptx_version;gpgpu_ptx_sim_kernel_info::ptx_version496,15425
   unsigned sm_target;sm_target497,15450
   unsigned sm_target;gpgpu_ptx_sim_kernel_info::sm_target497,15450
struct gpgpu_ptx_sim_arg {gpgpu_ptx_sim_arg500,15477
   gpgpu_ptx_sim_arg() { m_start=NULL; }gpgpu_ptx_sim_arg501,15504
   gpgpu_ptx_sim_arg() { m_start=NULL; }gpgpu_ptx_sim_arg::gpgpu_ptx_sim_arg501,15504
   gpgpu_ptx_sim_arg(const void *arg, size_t size, size_t offset)gpgpu_ptx_sim_arg502,15545
   gpgpu_ptx_sim_arg(const void *arg, size_t size, size_t offset)gpgpu_ptx_sim_arg::gpgpu_ptx_sim_arg502,15545
   const void *m_start;m_start508,15684
   const void *m_start;gpgpu_ptx_sim_arg::m_start508,15684
   size_t m_nbytes;m_nbytes509,15708
   size_t m_nbytes;gpgpu_ptx_sim_arg::m_nbytes509,15708
   size_t m_offset;m_offset510,15728
   size_t m_offset;gpgpu_ptx_sim_arg::m_offset510,15728
typedef std::list<gpgpu_ptx_sim_arg> gpgpu_ptx_sim_arg_list_t;gpgpu_ptx_sim_arg_list_t513,15752
class memory_space_t {memory_space_t515,15816
   memory_space_t() { m_type = undefined_space; m_bank=0; }memory_space_t517,15847
   memory_space_t() { m_type = undefined_space; m_bank=0; }memory_space_t::memory_space_t517,15847
   memory_space_t( const enum _memory_space_t &from ) { m_type = from; m_bank = 0; }memory_space_t518,15907
   memory_space_t( const enum _memory_space_t &from ) { m_type = from; m_bank = 0; }memory_space_t::memory_space_t518,15907
   bool operator==( const memory_space_t &x ) const { return (m_bank == x.m_bank) && (m_type == x.m_type); }operator ==519,15992
   bool operator==( const memory_space_t &x ) const { return (m_bank == x.m_bank) && (m_type == x.m_type); }memory_space_t::operator ==519,15992
   bool operator!=( const memory_space_t &x ) const { return !(*this == x); }operator !=520,16101
   bool operator!=( const memory_space_t &x ) const { return !(*this == x); }memory_space_t::operator !=520,16101
   bool operator<( const memory_space_t &x ) const operator <521,16179
   bool operator<( const memory_space_t &x ) const memory_space_t::operator <521,16179
   enum _memory_space_t get_type() const { return m_type; }get_type531,16426
   enum _memory_space_t get_type() const { return m_type; }memory_space_t::get_type531,16426
   unsigned get_bank() const { return m_bank; }get_bank532,16486
   unsigned get_bank() const { return m_bank; }memory_space_t::get_bank532,16486
   void set_bank( unsigned b ) { m_bank = b; }set_bank533,16534
   void set_bank( unsigned b ) { m_bank = b; }memory_space_t::set_bank533,16534
   bool is_const() const { return (m_type == const_space) || (m_type == param_space_kernel); }is_const534,16581
   bool is_const() const { return (m_type == const_space) || (m_type == param_space_kernel); }memory_space_t::is_const534,16581
   bool is_local() const { return (m_type == local_space) || (m_type == param_space_local); }is_local535,16676
   bool is_local() const { return (m_type == local_space) || (m_type == param_space_local); }memory_space_t::is_local535,16676
   bool is_global() const { return (m_type == global_space); }is_global536,16770
   bool is_global() const { return (m_type == global_space); }memory_space_t::is_global536,16770
   enum _memory_space_t m_type;m_type539,16843
   enum _memory_space_t m_type;memory_space_t::m_type539,16843
   unsigned m_bank; // n in ".const[n]"; note .const == .const[0] (see PTX 2.1 manual, sec. 5.1.3)m_bank540,16875
   unsigned m_bank; // n in ".const[n]"; note .const == .const[0] (see PTX 2.1 manual, sec. 5.1.3)memory_space_t::m_bank540,16875
const unsigned MAX_MEMORY_ACCESS_SIZE = 128;MAX_MEMORY_ACCESS_SIZE543,16978
typedef std::bitset<MAX_MEMORY_ACCESS_SIZE> mem_access_byte_mask_t;mem_access_byte_mask_t544,17023
#define NO_PARTIAL_WRITE NO_PARTIAL_WRITE545,17091
#define MEM_ACCESS_TYPE_TUP_DEF MEM_ACCESS_TYPE_TUP_DEF547,17144
#define MA_TUP_BEGIN(MA_TUP_BEGIN563,17594
#define MA_TUP(MA_TUP564,17627
#define MA_TUP_END(MA_TUP_END565,17647
#undef MA_TUP_BEGINMA_TUP_BEGIN567,17696
#undef MA_TUPMA_TUP568,17716
#undef MA_TUP_ENDMA_TUP_END569,17730
const char * mem_access_type_str(enum mem_access_type access_type); mem_access_type_str571,17749
enum cache_operator_type {cache_operator_type573,17819
    CACHE_UNDEFINED, CACHE_UNDEFINED574,17846
    CACHE_ALL,          // .caCACHE_ALL577,17882
    CACHE_LAST_USE,     // .luCACHE_LAST_USE578,17913
    CACHE_VOLATILE,     // .cvCACHE_VOLATILE579,17944
    CACHE_STREAMING,    // .csCACHE_STREAMING582,18024
    CACHE_GLOBAL,       // .cgCACHE_GLOBAL583,18055
    CACHE_WRITE_BACK,   // .wbCACHE_WRITE_BACK586,18101
    CACHE_WRITE_THROUGH // .wtCACHE_WRITE_THROUGH587,18132
class mem_access_t {mem_access_t590,18167
   mem_access_t() { init(); }mem_access_t592,18196
   mem_access_t() { init(); }mem_access_t::mem_access_t592,18196
   mem_access_t( mem_access_type type, mem_access_t593,18226
   mem_access_t( mem_access_type type, mem_access_t::mem_access_t593,18226
   mem_access_t( mem_access_type type, mem_access_t604,18485
   mem_access_t( mem_access_type type, mem_access_t::mem_access_t604,18485
   new_addr_type get_addr() const { return m_addr; }get_addr619,18906
   new_addr_type get_addr() const { return m_addr; }mem_access_t::get_addr619,18906
   void set_addr(new_addr_type addr) {m_addr=addr;}set_addr620,18959
   void set_addr(new_addr_type addr) {m_addr=addr;}mem_access_t::set_addr620,18959
   unsigned get_size() const { return m_req_size; }get_size621,19011
   unsigned get_size() const { return m_req_size; }mem_access_t::get_size621,19011
   const active_mask_t &get_warp_mask() const { return m_warp_mask; }get_warp_mask622,19063
   const active_mask_t &get_warp_mask() const { return m_warp_mask; }mem_access_t::get_warp_mask622,19063
   bool is_write() const { return m_write; }is_write623,19133
   bool is_write() const { return m_write; }mem_access_t::is_write623,19133
   enum mem_access_type get_type() const { return m_type; }get_type624,19178
   enum mem_access_type get_type() const { return m_type; }mem_access_t::get_type624,19178
   mem_access_byte_mask_t get_byte_mask() const { return m_byte_mask; }get_byte_mask625,19238
   mem_access_byte_mask_t get_byte_mask() const { return m_byte_mask; }mem_access_t::get_byte_mask625,19238
   void print(FILE *fp) constprint627,19311
   void print(FILE *fp) constmem_access_t::print627,19311
   void init() init645,20069
   void init() mem_access_t::init645,20069
   unsigned      m_uid;m_uid652,20166
   unsigned      m_uid;mem_access_t::m_uid652,20166
   new_addr_type m_addr;     // request addressm_addr653,20190
   new_addr_type m_addr;     // request addressmem_access_t::m_addr653,20190
   bool          m_write;m_write654,20238
   bool          m_write;mem_access_t::m_write654,20238
   unsigned      m_req_size; // bytesm_req_size655,20264
   unsigned      m_req_size; // bytesmem_access_t::m_req_size655,20264
   mem_access_type m_type;m_type656,20302
   mem_access_type m_type;mem_access_t::m_type656,20302
   active_mask_t m_warp_mask;m_warp_mask657,20329
   active_mask_t m_warp_mask;mem_access_t::m_warp_mask657,20329
   mem_access_byte_mask_t m_byte_mask;m_byte_mask658,20359
   mem_access_byte_mask_t m_byte_mask;mem_access_t::m_byte_mask658,20359
   static unsigned sm_next_access_uid;sm_next_access_uid660,20399
   static unsigned sm_next_access_uid;mem_access_t::sm_next_access_uid660,20399
class mem_fetch_interface {mem_fetch_interface665,20460
    virtual bool full( unsigned size, bool write ) const = 0;full667,20496
    virtual bool full( unsigned size, bool write ) const = 0;mem_fetch_interface::full667,20496
    virtual void push( mem_fetch *mf ) = 0;push668,20558
    virtual void push( mem_fetch *mf ) = 0;mem_fetch_interface::push668,20558
class mem_fetch_allocator {mem_fetch_allocator671,20606
    virtual mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const = 0;alloc673,20642
    virtual mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const = 0;mem_fetch_allocator::alloc673,20642
    virtual mem_fetch *alloc( const class warp_inst_t &inst, const mem_access_t &access ) const = 0;alloc674,20750
    virtual mem_fetch *alloc( const class warp_inst_t &inst, const mem_access_t &access ) const = 0;mem_fetch_allocator::alloc674,20750
#define MAX_REG_OPERANDS MAX_REG_OPERANDS678,20944
struct dram_callback_t {dram_callback_t680,20972
   dram_callback_t() { function=NULL; instruction=NULL; thread=NULL; }dram_callback_t681,20997
   dram_callback_t() { function=NULL; instruction=NULL; thread=NULL; }dram_callback_t::dram_callback_t681,20997
   void (*function)(const class inst_t*, class ptx_thread_info*);function682,21068
   void (*function)(const class inst_t*, class ptx_thread_info*);dram_callback_t::function682,21068
   const class inst_t* instruction;instruction683,21134
   const class inst_t* instruction;dram_callback_t::instruction683,21134
   class ptx_thread_info *thread;thread684,21170
   class ptx_thread_info *thread;dram_callback_t::thread684,21170
class inst_t {inst_t687,21208
    inst_t()inst_t689,21231
    inst_t()inst_t::inst_t689,21231
    bool valid() const { return m_decoded; }valid715,21926
    bool valid() const { return m_decoded; }inst_t::valid715,21926
    virtual void print_insn( FILE *fp ) const print_insn716,21971
    virtual void print_insn( FILE *fp ) const inst_t::print_insn716,21971
    bool is_load() const { return (op == LOAD_OP || memory_op == memory_load); }is_load720,22079
    bool is_load() const { return (op == LOAD_OP || memory_op == memory_load); }inst_t::is_load720,22079
    bool is_store() const { return (op == STORE_OP || memory_op == memory_store); }is_store721,22160
    bool is_store() const { return (op == STORE_OP || memory_op == memory_store); }inst_t::is_store721,22160
    unsigned get_num_operands() const {return num_operands;}get_num_operands722,22244
    unsigned get_num_operands() const {return num_operands;}inst_t::get_num_operands722,22244
    unsigned get_num_regs() const {return num_regs;}get_num_regs723,22305
    unsigned get_num_regs() const {return num_regs;}inst_t::get_num_regs723,22305
    void set_num_regs(unsigned num) {num_regs=num;}set_num_regs724,22358
    void set_num_regs(unsigned num) {num_regs=num;}inst_t::set_num_regs724,22358
    void set_num_operands(unsigned num) {num_operands=num;}set_num_operands725,22410
    void set_num_operands(unsigned num) {num_operands=num;}inst_t::set_num_operands725,22410
    address_type pc;        // program counter address of instructionpc727,22471
    address_type pc;        // program counter address of instructioninst_t::pc727,22471
    unsigned isize;         // size of instruction in bytes isize728,22541
    unsigned isize;         // size of instruction in bytes inst_t::isize728,22541
    op_type op;             // opcode (uarch visible)op729,22602
    op_type op;             // opcode (uarch visible)inst_t::op729,22602
    types_of_operands oprnd_type;     // code (uarch visible) identify if the operation is an interger or a floating pointoprnd_type730,22656
    types_of_operands oprnd_type;     // code (uarch visible) identify if the operation is an interger or a floating pointinst_t::oprnd_type730,22656
    special_ops sp_op;           // code (uarch visible) identify if int_alu, fp_alu, int_mul ....sp_op731,22779
    special_ops sp_op;           // code (uarch visible) identify if int_alu, fp_alu, int_mul ....inst_t::sp_op731,22779
    operation_pipeline op_pipe;  // code (uarch visible) identify the pipeline of the operation (SP, SFU or MEM)op_pipe732,22878
    operation_pipeline op_pipe;  // code (uarch visible) identify the pipeline of the operation (SP, SFU or MEM)inst_t::op_pipe732,22878
    mem_operation mem_op;        // code (uarch visible) identify memory typemem_op733,22991
    mem_operation mem_op;        // code (uarch visible) identify memory typeinst_t::mem_op733,22991
    _memory_op_t memory_op; // memory_op used by ptxplus memory_op734,23069
    _memory_op_t memory_op; // memory_op used by ptxplus inst_t::memory_op734,23069
    unsigned num_operands;num_operands735,23127
    unsigned num_operands;inst_t::num_operands735,23127
    unsigned num_regs; // count vector operand as one register operandnum_regs736,23154
    unsigned num_regs; // count vector operand as one register operandinst_t::num_regs736,23154
    address_type reconvergence_pc; // -1 => not a branch, -2 => use function return addressreconvergence_pc738,23226
    address_type reconvergence_pc; // -1 => not a branch, -2 => use function return addressinst_t::reconvergence_pc738,23226
    unsigned out[4];out740,23323
    unsigned out[4];inst_t::out740,23323
    unsigned in[4];in741,23344
    unsigned in[4];inst_t::in741,23344
    unsigned char is_vectorin;is_vectorin742,23364
    unsigned char is_vectorin;inst_t::is_vectorin742,23364
    unsigned char is_vectorout;is_vectorout743,23395
    unsigned char is_vectorout;inst_t::is_vectorout743,23395
    int pred; // predicate register numberpred744,23427
    int pred; // predicate register numberinst_t::pred744,23427
    int ar1, ar2;ar1745,23470
    int ar1, ar2;inst_t::ar1745,23470
    int ar1, ar2;ar2745,23470
    int ar1, ar2;inst_t::ar2745,23470
        int dst[MAX_REG_OPERANDS];dst748,23553
        int dst[MAX_REG_OPERANDS];inst_t::__anon32::dst748,23553
        int src[MAX_REG_OPERANDS];src749,23588
        int src[MAX_REG_OPERANDS];inst_t::__anon32::src749,23588
    } arch_reg;arch_reg750,23623
    } arch_reg;inst_t::arch_reg750,23623
    unsigned latency; // operation latency latency752,23725
    unsigned latency; // operation latency inst_t::latency752,23725
    unsigned initiation_interval;initiation_interval753,23769
    unsigned initiation_interval;inst_t::initiation_interval753,23769
    unsigned data_size; // what is the size of the word being operated on?data_size755,23804
    unsigned data_size; // what is the size of the word being operated on?inst_t::data_size755,23804
    memory_space_t space;space756,23879
    memory_space_t space;inst_t::space756,23879
    cache_operator_type cache_op;cache_op757,23905
    cache_operator_type cache_op;inst_t::cache_op757,23905
    bool m_decoded;m_decoded760,23951
    bool m_decoded;inst_t::m_decoded760,23951
    virtual void pre_decode() {}pre_decode761,23971
    virtual void pre_decode() {}inst_t::pre_decode761,23971
enum divergence_support_t {divergence_support_t764,24008
   POST_DOMINATOR = 1,POST_DOMINATOR765,24036
   NUM_SIMD_MODELNUM_SIMD_MODEL766,24059
const unsigned MAX_ACCESSES_PER_INSN_PER_THREAD = 8;MAX_ACCESSES_PER_INSN_PER_THREAD769,24081
class warp_inst_t: public inst_t {warp_inst_t771,24135
    warp_inst_t() warp_inst_t774,24198
    warp_inst_t() warp_inst_t::warp_inst_t774,24198
    warp_inst_t( const core_config *config ) warp_inst_t780,24293
    warp_inst_t( const core_config *config ) warp_inst_t::warp_inst_t780,24293
    virtual ~warp_inst_t(){~warp_inst_t792,24627
    virtual ~warp_inst_t(){warp_inst_t::~warp_inst_t792,24627
    void do_atomic(bool forceDo=false);do_atomic796,24679
    void do_atomic(bool forceDo=false);warp_inst_t::do_atomic796,24679
    void do_atomic( const active_mask_t& access_mask, bool forceDo=false );do_atomic797,24719
    void do_atomic( const active_mask_t& access_mask, bool forceDo=false );warp_inst_t::do_atomic797,24719
    void clear() clear798,24795
    void clear() warp_inst_t::clear798,24795
    void issue( const active_mask_t &mask, unsigned warp_id, unsigned long long cycle, int dynamic_warp_id ) issue802,24849
    void issue( const active_mask_t &mask, unsigned warp_id, unsigned long long cycle, int dynamic_warp_id ) warp_inst_t::issue802,24849
    const active_mask_t & get_active_mask() constget_active_mask814,25264
    const active_mask_t & get_active_mask() constwarp_inst_t::get_active_mask814,25264
    void completed( unsigned long long cycle ) const;  // stat collection: called when the instruction is completed  completed818,25358
    void completed( unsigned long long cycle ) const;  // stat collection: called when the instruction is completed  warp_inst_t::completed818,25358
    void set_addr( unsigned n, new_addr_type addr ) set_addr819,25476
    void set_addr( unsigned n, new_addr_type addr ) warp_inst_t::set_addr819,25476
    void set_addr( unsigned n, new_addr_type* addr, unsigned num_addrs )set_addr827,25752
    void set_addr( unsigned n, new_addr_type* addr, unsigned num_addrs )warp_inst_t::set_addr827,25752
    struct transaction_info {transaction_info838,26163
    struct transaction_info {warp_inst_t::transaction_info838,26163
        std::bitset<4> chunks; // bitmask: 32-byte chunks accessedchunks839,26193
        std::bitset<4> chunks; // bitmask: 32-byte chunks accessedwarp_inst_t::transaction_info::chunks839,26193
        mem_access_byte_mask_t bytes;bytes840,26260
        mem_access_byte_mask_t bytes;warp_inst_t::transaction_info::bytes840,26260
        active_mask_t active; // threads in this transactionactive841,26298
        active_mask_t active; // threads in this transactionwarp_inst_t::transaction_info::active841,26298
        bool test_bytes(unsigned start_bit, unsigned end_bit) {test_bytes843,26360
        bool test_bytes(unsigned start_bit, unsigned end_bit) {warp_inst_t::transaction_info::test_bytes843,26360
    void generate_mem_accesses();generate_mem_accesses851,26585
    void generate_mem_accesses();warp_inst_t::generate_mem_accesses851,26585
    void memory_coalescing_arch_13( bool is_write, mem_access_type access_type );memory_coalescing_arch_13852,26619
    void memory_coalescing_arch_13( bool is_write, mem_access_type access_type );warp_inst_t::memory_coalescing_arch_13852,26619
    void memory_coalescing_arch_13_atomic( bool is_write, mem_access_type access_type );memory_coalescing_arch_13_atomic853,26701
    void memory_coalescing_arch_13_atomic( bool is_write, mem_access_type access_type );warp_inst_t::memory_coalescing_arch_13_atomic853,26701
    void memory_coalescing_arch_13_reduce_and_send( bool is_write, mem_access_type access_type, const transaction_info &info, new_addr_type addr, unsigned segment_size );memory_coalescing_arch_13_reduce_and_send854,26790
    void memory_coalescing_arch_13_reduce_and_send( bool is_write, mem_access_type access_type, const transaction_info &info, new_addr_type addr, unsigned segment_size );warp_inst_t::memory_coalescing_arch_13_reduce_and_send854,26790
    void add_callback( unsigned lane_id, add_callback856,26962
    void add_callback( unsigned lane_id, warp_inst_t::add_callback856,26962
    void set_active( const active_mask_t &active );set_active870,27584
    void set_active( const active_mask_t &active );warp_inst_t::set_active870,27584
    void clear_active( const active_mask_t &inactive );clear_active872,27637
    void clear_active( const active_mask_t &inactive );warp_inst_t::clear_active872,27637
    void set_not_active( unsigned lane_id );set_not_active873,27693
    void set_not_active( unsigned lane_id );warp_inst_t::set_not_active873,27693
    virtual void print_insn(FILE *fp) const print_insn876,27756
    virtual void print_insn(FILE *fp) const warp_inst_t::print_insn876,27756
    bool active( unsigned thread ) const { return m_warp_active_mask.test(thread); }active882,27987
    bool active( unsigned thread ) const { return m_warp_active_mask.test(thread); }warp_inst_t::active882,27987
    unsigned active_count() const { return m_warp_active_mask.count(); }active_count883,28072
    unsigned active_count() const { return m_warp_active_mask.count(); }warp_inst_t::active_count883,28072
    unsigned issued_count() const { assert(m_empty == false); return m_warp_issued_mask.count(); }  // for instruction counting issued_count884,28145
    unsigned issued_count() const { assert(m_empty == false); return m_warp_issued_mask.count(); }  // for instruction counting warp_inst_t::issued_count884,28145
    bool empty() const { return m_empty; }empty885,28274
    bool empty() const { return m_empty; }warp_inst_t::empty885,28274
    unsigned warp_id() const warp_id886,28317
    unsigned warp_id() const warp_inst_t::warp_id886,28317
    unsigned dynamic_warp_id() const dynamic_warp_id891,28415
    unsigned dynamic_warp_id() const warp_inst_t::dynamic_warp_id891,28415
    bool has_callback( unsigned n ) consthas_callback896,28529
    bool has_callback( unsigned n ) constwarp_inst_t::has_callback896,28529
    new_addr_type get_addr( unsigned n ) constget_addr901,28715
    new_addr_type get_addr( unsigned n ) constwarp_inst_t::get_addr901,28715
    bool isatomic() const { return m_isatomic; }isatomic907,28873
    bool isatomic() const { return m_isatomic; }warp_inst_t::isatomic907,28873
    unsigned warp_size() const { return m_config->warp_size; }warp_size909,28923
    unsigned warp_size() const { return m_config->warp_size; }warp_inst_t::warp_size909,28923
    bool accessq_empty() const { return m_accessq.empty(); }accessq_empty911,28987
    bool accessq_empty() const { return m_accessq.empty(); }warp_inst_t::accessq_empty911,28987
    unsigned accessq_count() const { return m_accessq.size(); }accessq_count912,29048
    unsigned accessq_count() const { return m_accessq.size(); }warp_inst_t::accessq_count912,29048
    const mem_access_t &accessq_back() { return m_accessq.back(); }accessq_back913,29112
    const mem_access_t &accessq_back() { return m_accessq.back(); }warp_inst_t::accessq_back913,29112
    void accessq_pop_back() { m_accessq.pop_back(); }accessq_pop_back914,29180
    void accessq_pop_back() { m_accessq.pop_back(); }warp_inst_t::accessq_pop_back914,29180
    bool dispatch_delay()dispatch_delay916,29235
    bool dispatch_delay()warp_inst_t::dispatch_delay916,29235
    bool has_dispatch_delay(){has_dispatch_delay923,29350
    bool has_dispatch_delay(){warp_inst_t::has_dispatch_delay923,29350
    void print( FILE *fout ) const;print927,29412
    void print( FILE *fout ) const;warp_inst_t::print927,29412
    unsigned get_uid() const { return m_uid; }get_uid928,29448
    unsigned get_uid() const { return m_uid; }warp_inst_t::get_uid928,29448
    unsigned m_uid;m_uid932,29508
    unsigned m_uid;warp_inst_t::m_uid932,29508
    bool m_empty;m_empty933,29528
    bool m_empty;warp_inst_t::m_empty933,29528
    bool m_cache_hit;m_cache_hit934,29546
    bool m_cache_hit;warp_inst_t::m_cache_hit934,29546
    unsigned long long issue_cycle;issue_cycle935,29568
    unsigned long long issue_cycle;warp_inst_t::issue_cycle935,29568
    unsigned cycles; // used for implementing initiation interval delaycycles936,29604
    unsigned cycles; // used for implementing initiation interval delaywarp_inst_t::cycles936,29604
    bool m_isatomic;m_isatomic937,29676
    bool m_isatomic;warp_inst_t::m_isatomic937,29676
    bool m_is_printf;m_is_printf938,29697
    bool m_is_printf;warp_inst_t::m_is_printf938,29697
    unsigned m_warp_id;m_warp_id939,29719
    unsigned m_warp_id;warp_inst_t::m_warp_id939,29719
    unsigned m_dynamic_warp_id; m_dynamic_warp_id940,29743
    unsigned m_dynamic_warp_id; warp_inst_t::m_dynamic_warp_id940,29743
    const core_config *m_config; m_config941,29776
    const core_config *m_config; warp_inst_t::m_config941,29776
    active_mask_t m_warp_active_mask; // dynamic active mask for timing model (after predication)m_warp_active_mask942,29810
    active_mask_t m_warp_active_mask; // dynamic active mask for timing model (after predication)warp_inst_t::m_warp_active_mask942,29810
    active_mask_t m_warp_issued_mask; // active mask at issue (prior to predication test) -- for instruction countingm_warp_issued_mask943,29908
    active_mask_t m_warp_issued_mask; // active mask at issue (prior to predication test) -- for instruction countingwarp_inst_t::m_warp_issued_mask943,29908
    struct per_thread_info {per_thread_info945,30027
    struct per_thread_info {warp_inst_t::per_thread_info945,30027
        per_thread_info() {per_thread_info946,30056
        per_thread_info() {warp_inst_t::per_thread_info::per_thread_info946,30056
        dram_callback_t callback;callback950,30200
        dram_callback_t callback;warp_inst_t::per_thread_info::callback950,30200
        new_addr_type memreqaddr[MAX_ACCESSES_PER_INSN_PER_THREAD]; // effective address, upto 8 different requests (to support 32B access in 8 chunks of 4B each)memreqaddr951,30234
        new_addr_type memreqaddr[MAX_ACCESSES_PER_INSN_PER_THREAD]; // effective address, upto 8 different requests (to support 32B access in 8 chunks of 4B each)warp_inst_t::per_thread_info::memreqaddr951,30234
    bool m_per_scalar_thread_valid;m_per_scalar_thread_valid953,30404
    bool m_per_scalar_thread_valid;warp_inst_t::m_per_scalar_thread_valid953,30404
    std::vector<per_thread_info> m_per_scalar_thread;m_per_scalar_thread954,30440
    std::vector<per_thread_info> m_per_scalar_thread;warp_inst_t::m_per_scalar_thread954,30440
    bool m_mem_accesses_created;m_mem_accesses_created955,30494
    bool m_mem_accesses_created;warp_inst_t::m_mem_accesses_created955,30494
    std::list<mem_access_t> m_accessq;m_accessq956,30527
    std::list<mem_access_t> m_accessq;warp_inst_t::m_accessq956,30527
    static unsigned sm_next_uid;sm_next_uid958,30567
    static unsigned sm_next_uid;warp_inst_t::sm_next_uid958,30567
void move_warp( warp_inst_t *&dst, warp_inst_t *&src );move_warp961,30604
size_t get_kernel_code_size( class function_info *entry );get_kernel_code_size963,30661
class core_t {core_t969,30884
        core_t( gpgpu_sim *gpu, core_t971,30911
        core_t( gpgpu_sim *gpu, core_t::core_t971,30911
        virtual ~core_t() { free(m_thread); }~core_t993,31803
        virtual ~core_t() { free(m_thread); }core_t::~core_t993,31803
        virtual void warp_exit( unsigned warp_id ) = 0;warp_exit994,31849
        virtual void warp_exit( unsigned warp_id ) = 0;core_t::warp_exit994,31849
        virtual bool warp_waiting_at_barrier( unsigned warp_id ) const = 0;warp_waiting_at_barrier995,31905
        virtual bool warp_waiting_at_barrier( unsigned warp_id ) const = 0;core_t::warp_waiting_at_barrier995,31905
        virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)=0;checkExecutionStatusAndUpdate996,31981
        virtual void checkExecutionStatusAndUpdate(warp_inst_t &inst, unsigned t, unsigned tid)=0;core_t::checkExecutionStatusAndUpdate996,31981
        class gpgpu_sim * get_gpu() {return m_gpu;}get_gpu997,32080
        class gpgpu_sim * get_gpu() {return m_gpu;}core_t::get_gpu997,32080
        void execute_warp_inst_t(warp_inst_t &inst, unsigned warpId =(unsigned)-1);execute_warp_inst_t998,32132
        void execute_warp_inst_t(warp_inst_t &inst, unsigned warpId =(unsigned)-1);core_t::execute_warp_inst_t998,32132
        bool  ptx_thread_done( unsigned hw_thread_id ) const ;ptx_thread_done999,32216
        bool  ptx_thread_done( unsigned hw_thread_id ) const ;core_t::ptx_thread_done999,32216
        void updateSIMTStack(unsigned warpId, warp_inst_t * inst);updateSIMTStack1000,32279
        void updateSIMTStack(unsigned warpId, warp_inst_t * inst);core_t::updateSIMTStack1000,32279
        void initilizeSIMTStack(unsigned warp_count, unsigned warps_size);initilizeSIMTStack1001,32346
        void initilizeSIMTStack(unsigned warp_count, unsigned warps_size);core_t::initilizeSIMTStack1001,32346
        void deleteSIMTStack();deleteSIMTStack1002,32421
        void deleteSIMTStack();core_t::deleteSIMTStack1002,32421
        warp_inst_t getExecuteWarp(unsigned warpId);getExecuteWarp1003,32453
        warp_inst_t getExecuteWarp(unsigned warpId);core_t::getExecuteWarp1003,32453
        void get_pdom_stack_top_info( unsigned warpId, unsigned *pc, unsigned *rpc ) const;get_pdom_stack_top_info1004,32506
        void get_pdom_stack_top_info( unsigned warpId, unsigned *pc, unsigned *rpc ) const;core_t::get_pdom_stack_top_info1004,32506
        kernel_info_t * get_kernel_info(){ return m_kernel;}get_kernel_info1005,32598
        kernel_info_t * get_kernel_info(){ return m_kernel;}core_t::get_kernel_info1005,32598
        unsigned get_warp_size() const { return m_warp_size; }get_warp_size1006,32659
        unsigned get_warp_size() const { return m_warp_size; }core_t::get_warp_size1006,32659
        class gpgpu_sim *m_gpu;m_gpu1008,32737
        class gpgpu_sim *m_gpu;core_t::m_gpu1008,32737
        kernel_info_t *m_kernel;m_kernel1009,32769
        kernel_info_t *m_kernel;core_t::m_kernel1009,32769
        simt_stack  **m_simt_stack; // pdom based reconvergence context for each warpm_simt_stack1010,32802
        simt_stack  **m_simt_stack; // pdom based reconvergence context for each warpcore_t::m_simt_stack1010,32802
        class ptx_thread_info ** m_thread;m_thread1011,32888
        class ptx_thread_info ** m_thread;core_t::m_thread1011,32888
        unsigned m_warp_size;m_warp_size1012,32931
        unsigned m_warp_size;core_t::m_warp_size1012,32931
        unsigned m_warp_count;m_warp_count1013,32961
        unsigned m_warp_count;core_t::m_warp_count1013,32961
class register_set {register_set1018,33045
	register_set(unsigned num, const char* name){register_set1020,33074
	register_set(unsigned num, const char* name){register_set::register_set1020,33074
	bool has_free(){has_free1026,33223
	bool has_free(){register_set::has_free1026,33223
	bool has_ready(){has_ready1034,33362
	bool has_ready(){register_set::has_ready1034,33362
	void move_in( warp_inst_t *&src ){move_in1043,33507
	void move_in( warp_inst_t *&src ){register_set::move_in1043,33507
	void move_out_to( warp_inst_t *&dest ){move_out_to1050,33692
	void move_out_to( warp_inst_t *&dest ){register_set::move_out_to1050,33692
	warp_inst_t** get_ready(){get_ready1055,33799
	warp_inst_t** get_ready(){register_set::get_ready1055,33799
	void print(FILE* fp) const{print1070,34104
	void print(FILE* fp) const{register_set::print1070,34104
	warp_inst_t ** get_free(){get_free1079,34302
	warp_inst_t ** get_free(){register_set::get_free1079,34302
	std::vector<warp_inst_t*> regs;regs1090,34506
	std::vector<warp_inst_t*> regs;register_set::regs1090,34506
	const char* m_name;m_name1091,34539
	const char* m_name;register_set::m_name1091,34539

intersim/buffer_state.hpp,2194
#define _BUFFER_STATE_HPP__BUFFER_STATE_HPP_2,28
class BufferState : public Module {BufferState9,156
   int  _wait_for_tail_credit;_wait_for_tail_credit11,195
   int  _wait_for_tail_credit;BufferState::_wait_for_tail_credit11,195
   int  _buf_size;_buf_size12,227
   int  _buf_size;BufferState::_buf_size12,227
   int  _vcs;_vcs13,247
   int  _vcs;BufferState::_vcs13,247
   int  _last_avail;_last_avail15,264
   int  _last_avail;BufferState::_last_avail15,264
   bool *_in_use;_in_use17,288
   bool *_in_use;BufferState::_in_use17,288
   bool *_tail_sent;_tail_sent18,307
   bool *_tail_sent;BufferState::_tail_sent18,307
   int  *_cur_occupied;_cur_occupied19,329
   int  *_cur_occupied;BufferState::_cur_occupied19,329
   void _Init( const Configuration& config );_Init21,356
   void _Init( const Configuration& config );BufferState::_Init21,356
    BufferState() : Module( ) {}BufferState24,414
    BufferState() : Module( ) {}BufferState::BufferState24,414
   void init( const Configuration& config );init25,448
   void init( const Configuration& config );BufferState::init25,448
   BufferState( const Configuration& config, BufferState26,494
   BufferState( const Configuration& config, BufferState::BufferState26,494
   ~BufferState( );~BufferState28,596
   ~BufferState( );BufferState::~BufferState28,596
   void ProcessCredit( Credit *c );ProcessCredit30,619
   void ProcessCredit( Credit *c );BufferState::ProcessCredit30,619
   void SendingFlit( Flit *f );SendingFlit31,656
   void SendingFlit( Flit *f );BufferState::SendingFlit31,656
   void TakeBuffer( int vc = 0 );TakeBuffer33,691
   void TakeBuffer( int vc = 0 );BufferState::TakeBuffer33,691
   bool IsFullFor( int vc = 0 ) const;IsFullFor35,728
   bool IsFullFor( int vc = 0 ) const;BufferState::IsFullFor35,728
   bool IsAvailableFor( int vc = 0 ) const;IsAvailableFor36,768
   bool IsAvailableFor( int vc = 0 ) const;BufferState::IsAvailableFor36,768
   int FindAvailable( );FindAvailable38,815
   int FindAvailable( );BufferState::FindAvailable38,815
   void Display( ) const;Display40,843
   void Display( ) const;BufferState::Display40,843

intersim/iq_router.cpp,1902
IQRouter::IQRouter( const Configuration& config,IQRouter9,132
IQRouter::IQRouter( const Configuration& config,IQRouter::IQRouter9,132
IQRouter::~IQRouter( )~IQRouter126,3824
IQRouter::~IQRouter( )IQRouter::~IQRouter126,3824
void IQRouter::ReadInputs( )ReadInputs154,4336
void IQRouter::ReadInputs( )IQRouter::ReadInputs154,4336
void IQRouter::InternalStep( )InternalStep160,4420
void IQRouter::InternalStep( )IQRouter::InternalStep160,4420
void IQRouter::WriteOutputs( )WriteOutputs181,4830
void IQRouter::WriteOutputs( )IQRouter::WriteOutputs181,4830
void IQRouter::_ReceiveFlits( )_ReceiveFlits195,5174
void IQRouter::_ReceiveFlits( )IQRouter::_ReceiveFlits195,5174
void IQRouter::_ReceiveCredits( )_ReceiveCredits208,5402
void IQRouter::_ReceiveCredits( )IQRouter::_ReceiveCredits208,5402
void IQRouter::_InputQueuing( )_InputQueuing221,5643
void IQRouter::_InputQueuing( )IQRouter::_InputQueuing221,5643
void IQRouter::_Route( )_Route276,7017
void IQRouter::_Route( )IQRouter::_Route276,7017
void IQRouter::_AddVCRequests( VC* cur_vc, int input_index, bool watch )_AddVCRequests294,7406
void IQRouter::_AddVCRequests( VC* cur_vc, int input_index, bool watch )IQRouter::_AddVCRequests294,7406
void IQRouter::_VCAlloc( )_VCAlloc335,8888
void IQRouter::_VCAlloc( )IQRouter::_VCAlloc335,8888
void IQRouter::_SWAlloc( )_SWAlloc405,10791
void IQRouter::_SWAlloc( )IQRouter::_SWAlloc405,10791
void IQRouter::_OutputQueuing( )_OutputQueuing565,16063
void IQRouter::_OutputQueuing( )IQRouter::_OutputQueuing565,16063
void IQRouter::_SendFlits( )_SendFlits591,16671
void IQRouter::_SendFlits( )IQRouter::_SendFlits591,16671
void IQRouter::_SendCredits( )_SendCredits610,17115
void IQRouter::_SendCredits( )IQRouter::_SendCredits610,17115
void IQRouter::Display( ) constDisplay626,17451
void IQRouter::Display( ) constIQRouter::Display626,17451

intersim/fly.cpp,1046
KNFly::KNFly( const Configuration &config ) :KNFly10,137
KNFly::KNFly( const Configuration &config ) :KNFly::KNFly10,137
void KNFly::_ComputeSize( const Configuration &config )_ComputeSize18,279
void KNFly::_ComputeSize( const Configuration &config )KNFly::_ComputeSize18,279
void KNFly::_BuildNet( const Configuration &config )_BuildNet35,655
void KNFly::_BuildNet( const Configuration &config )KNFly::_BuildNet35,655
int KNFly::_OutChannel( int stage, int addr, int port ) const_OutChannel93,2431
int KNFly::_OutChannel( int stage, int addr, int port ) constKNFly::_OutChannel93,2431
int KNFly::_InChannel( int stage, int addr, int port ) const_InChannel98,2546
int KNFly::_InChannel( int stage, int addr, int port ) constKNFly::_InChannel98,2546
int KNFly::GetN( ) constGetN119,3110
int KNFly::GetN( ) constKNFly::GetN119,3110
int KNFly::GetK( ) constGetK124,3159
int KNFly::GetK( ) constKNFly::GetK124,3159
double KNFly::Capacity( ) constCapacity129,3208
double KNFly::Capacity( ) constKNFly::Capacity129,3208

intersim/pipefifo.hpp,2188
#define _PIPEFIFO_HPP__PIPEFIFO_HPP_2,24
template<class T> class PipelineFIFO : public Module {PipelineFIFO6,75
   int _lanes;_lanes7,131
   int _lanes;PipelineFIFO::_lanes7,131
   int _depth;_depth8,147
   int _depth;PipelineFIFO::_depth8,147
   int _pipe_len;_pipe_len10,165
   int _pipe_len;PipelineFIFO::_pipe_len10,165
   int _pipe_ptr;_pipe_ptr11,184
   int _pipe_ptr;PipelineFIFO::_pipe_ptr11,184
   T ***_data;_data13,205
   T ***_data;PipelineFIFO::_data13,205
   PipelineFIFO( Module *parent, const string& name, int lanes, int depth );PipelineFIFO16,232
   PipelineFIFO( Module *parent, const string& name, int lanes, int depth );PipelineFIFO::PipelineFIFO16,232
   ~PipelineFIFO( );~PipelineFIFO17,310
   ~PipelineFIFO( );PipelineFIFO::~PipelineFIFO17,310
   void Write( T* val, int lane = 0 );Write19,334
   void Write( T* val, int lane = 0 );PipelineFIFO::Write19,334
   void WriteAll( T* val );WriteAll20,374
   void WriteAll( T* val );PipelineFIFO::WriteAll20,374
   T*   Read( int lane = 0 );Read22,405
   T*   Read( int lane = 0 );PipelineFIFO::Read22,405
   void Advance( );Advance24,438
   void Advance( );PipelineFIFO::Advance24,438
template<class T> PipelineFIFO<T>::PipelineFIFO( Module *parent, PipelineFIFO27,465
template<class T> PipelineFIFO<T>::PipelineFIFO( Module *parent, PipelineFIFO::PipelineFIFO27,465
template<class T> PipelineFIFO<T>::~PipelineFIFO( ) ~PipelineFIFO46,995
template<class T> PipelineFIFO<T>::~PipelineFIFO( ) PipelineFIFO::~PipelineFIFO46,995
template<class T> void PipelineFIFO<T>::Write( T* val, int lane )Write54,1152
template<class T> void PipelineFIFO<T>::Write( T* val, int lane )PipelineFIFO::Write54,1152
template<class T> void PipelineFIFO<T>::WriteAll( T* val )WriteAll59,1261
template<class T> void PipelineFIFO<T>::WriteAll( T* val )PipelineFIFO::WriteAll59,1261
template<class T> T* PipelineFIFO<T>::Read( int lane )Read66,1410
template<class T> T* PipelineFIFO<T>::Read( int lane )PipelineFIFO::Read66,1410
template<class T> void PipelineFIFO<T>::Advance( )Advance71,1509
template<class T> void PipelineFIFO<T>::Advance( )PipelineFIFO::Advance71,1509

intersim/network.cpp,2047
int gK = 0;gK7,110
int gN = 0;gN8,123
int gNodes = 0;gNodes9,136
Network::Network( const Configuration &config ) :Network11,155
Network::Network( const Configuration &config ) :Network::Network11,155
Network::~Network( )~Network20,320
Network::~Network( )Network::~Network20,320
void Network::_Alloc( )_Alloc39,627
void Network::_Alloc( )Network::_Alloc39,627
int Network::NumSources( ) constNumSources66,1246
int Network::NumSources( ) constNetwork::NumSources66,1246
int Network::NumDests( ) constNumDests71,1309
int Network::NumDests( ) constNetwork::NumDests71,1309
void Network::ReadInputs( )ReadInputs76,1368
void Network::ReadInputs( )Network::ReadInputs76,1368
void Network::InternalStep( )InternalStep83,1486
void Network::InternalStep( )Network::InternalStep83,1486
void Network::WriteOutputs( )WriteOutputs90,1608
void Network::WriteOutputs( )Network::WriteOutputs90,1608
void Network::WriteFlit( Flit *f, int source )WriteFlit104,1866
void Network::WriteFlit( Flit *f, int source )Network::WriteFlit104,1866
Flit *Network::ReadFlit( int dest )ReadFlit110,2003
Flit *Network::ReadFlit( int dest )Network::ReadFlit110,2003
void Network::WriteCredit( Credit *c, int dest )WriteCredit116,2123
void Network::WriteCredit( Credit *c, int dest )Network::WriteCredit116,2123
Credit *Network::ReadCredit( int source )ReadCredit122,2258
Credit *Network::ReadCredit( int source )Network::ReadCredit122,2258
void Network::InsertRandomFaults( const Configuration &config )InsertRandomFaults128,2398
void Network::InsertRandomFaults( const Configuration &config )Network::InsertRandomFaults128,2398
void Network::OutChannelFault( int r, int c, bool fault )OutChannelFault133,2541
void Network::OutChannelFault( int r, int c, bool fault )Network::OutChannelFault133,2541
double Network::Capacity( ) constCapacity139,2697
double Network::Capacity( ) constNetwork::Capacity139,2697
void Network::Display( ) constDisplay144,2756
void Network::Display( ) constNetwork::Display144,2756

intersim/trafficmanager.hpp,11482
#define _TRAFFICMANAGER_HPP__TRAFFICMANAGER_HPP_2,30
class flitp_compare {flitp_compare19,367
   bool operator()( const Flit *a, const Flit *b ) const {operator ()21,399
   bool operator()( const Flit *a, const Flit *b ) const {flitp_compare::operator ()21,399
class TrafficManager : public Module {TrafficManager26,503
   int _sources;_sources28,552
   int _sources;TrafficManager::_sources28,552
   int _dests;_dests29,570
   int _dests;TrafficManager::_dests29,570
   Network *_net;_net31,588
   Network *_net;TrafficManager::_net31,588
   enum ePriority {ePriority35,664
   enum ePriority {TrafficManager::ePriority35,664
      class_based, age_based, noneclass_based36,685
      class_based, age_based, noneTrafficManager::class_based36,685
      class_based, age_based, noneage_based36,685
      class_based, age_based, noneTrafficManager::age_based36,685
      class_based, age_based, nonenone36,685
      class_based, age_based, noneTrafficManager::none36,685
   ePriority _pri_type;_pri_type39,730
   ePriority _pri_type;TrafficManager::_pri_type39,730
   int       _classes;_classes40,755
   int       _classes;TrafficManager::_classes40,755
   BufferState **_buf_states;_buf_states44,838
   BufferState **_buf_states;TrafficManager::_buf_states44,838
   int          _voqing;_voqing48,924
   int          _voqing;TrafficManager::_voqing48,924
   int          **_qtime;_qtime49,950
   int          **_qtime;TrafficManager::_qtime49,950
   bool         **_qdrained;_qdrained50,977
   bool         **_qdrained;TrafficManager::_qdrained50,977
   list<Flit *> **_partial_packets;_partial_packets51,1007
   list<Flit *> **_partial_packets;TrafficManager::_partial_packets51,1007
   bool         _use_lagging;_use_lagging53,1046
   bool         _use_lagging;TrafficManager::_use_lagging53,1046
   list<Flit *> **_voq;_voq55,1079
   list<Flit *> **_voq;TrafficManager::_voq55,1079
   list<int>    *_active_list;_active_list56,1104
   list<int>    *_active_list;TrafficManager::_active_list56,1104
   bool         **_active_vc;_active_vc57,1136
   bool         **_active_vc;TrafficManager::_active_vc57,1136
   int           _measured_in_flight;_measured_in_flight59,1169
   int           _measured_in_flight;TrafficManager::_measured_in_flight59,1169
   int           _total_in_flight;_total_in_flight60,1208
   int           _total_in_flight;TrafficManager::_total_in_flight60,1208
   map<int,bool> _in_flight;_in_flight61,1244
   map<int,bool> _in_flight;TrafficManager::_in_flight61,1244
   bool          _empty_network;_empty_network62,1274
   bool          _empty_network;TrafficManager::_empty_network62,1274
   int          _split_packets; _split_packets64,1310
   int          _split_packets; TrafficManager::_split_packets64,1310
   queue<Flit *> * credit_return_queue; //keeps flits that their corresponding credits are not sent yetcredit_return_queue66,1346
   queue<Flit *> * credit_return_queue; //keeps flits that their corresponding credits are not sent yetTrafficManager::credit_return_queue66,1346
   bool _reorder;_reorder69,1502
   bool _reorder;TrafficManager::_reorder69,1502
   int                    **_inject_sqn;_inject_sqn71,1523
   int                    **_inject_sqn;TrafficManager::_inject_sqn71,1523
   int                    **_rob_sqn;_rob_sqn72,1565
   int                    **_rob_sqn;TrafficManager::_rob_sqn72,1565
   int                    **_rob_sqn_max;_rob_sqn_max73,1604
   int                    **_rob_sqn_max;TrafficManager::_rob_sqn_max73,1604
   int                     *_rob_pri;_rob_pri74,1647
   int                     *_rob_pri;TrafficManager::_rob_pri74,1647
   priority_queue<Flit *, vector<Flit *>, flitp_compare> **_rob;_rob76,1688
   priority_queue<Flit *, vector<Flit *>, flitp_compare> **_rob;TrafficManager::_rob76,1688
   Stats **_latency_stats;     _latency_stats80,1802
   Stats **_latency_stats;     TrafficManager::_latency_stats80,1802
   Stats **_overall_latency;_overall_latency81,1835
   Stats **_overall_latency;TrafficManager::_overall_latency81,1835
   Stats *_rob_latency;_rob_latency82,1865
   Stats *_rob_latency;TrafficManager::_rob_latency82,1865
   Stats *_rob_size;_rob_size83,1890
   Stats *_rob_size;TrafficManager::_rob_size83,1890
   Stats **_pair_latency;_pair_latency85,1914
   Stats **_pair_latency;TrafficManager::_pair_latency85,1914
   Stats *_hop_stats;_hop_stats86,1941
   Stats *_hop_stats;TrafficManager::_hop_stats86,1941
   Stats **_accepted_packets;_accepted_packets88,1966
   Stats **_accepted_packets;TrafficManager::_accepted_packets88,1966
   Stats *_overall_accepted;_overall_accepted89,1997
   Stats *_overall_accepted;TrafficManager::_overall_accepted89,1997
   Stats *_overall_accepted_min;_overall_accepted_min90,2027
   Stats *_overall_accepted_min;TrafficManager::_overall_accepted_min90,2027
   int   **_latest_packet;_latest_packet92,2063
   int   **_latest_packet;TrafficManager::_latest_packet92,2063
   bool  _flit_timing;_flit_timing94,2093
   bool  _flit_timing;TrafficManager::_flit_timing94,2093
   enum eSimState {eSimState98,2177
   enum eSimState {TrafficManager::eSimState98,2177
      warming_up, running, draining, donewarming_up99,2198
      warming_up, running, draining, doneTrafficManager::warming_up99,2198
      warming_up, running, draining, donerunning99,2198
      warming_up, running, draining, doneTrafficManager::running99,2198
      warming_up, running, draining, donedraining99,2198
      warming_up, running, draining, doneTrafficManager::draining99,2198
      warming_up, running, draining, donedone99,2198
      warming_up, running, draining, doneTrafficManager::done99,2198
   eSimState _sim_state;_sim_state101,2248
   eSimState _sim_state;TrafficManager::_sim_state101,2248
   enum eSimMode {eSimMode103,2276
   enum eSimMode {TrafficManager::eSimMode103,2276
      latency, throughputlatency104,2296
      latency, throughputTrafficManager::latency104,2296
      latency, throughputthroughput104,2296
      latency, throughputTrafficManager::throughput104,2296
   eSimMode _sim_mode;_sim_mode106,2330
   eSimMode _sim_mode;TrafficManager::_sim_mode106,2330
   int   _warmup_time;_warmup_time108,2356
   int   _warmup_time;TrafficManager::_warmup_time108,2356
   int   _drain_time;_drain_time109,2380
   int   _drain_time;TrafficManager::_drain_time109,2380
   float _load;_load111,2405
   float _load;TrafficManager::_load111,2405
   int   _packet_size;_packet_size112,2422
   int   _packet_size;TrafficManager::_packet_size112,2422
   int   _total_sims;_total_sims114,2448
   int   _total_sims;TrafficManager::_total_sims114,2448
   int   _sample_period;_sample_period115,2471
   int   _sample_period;TrafficManager::_sample_period115,2471
   int   _max_samples;_max_samples116,2497
   int   _max_samples;TrafficManager::_max_samples116,2497
   int   _warmup_periods;_warmup_periods117,2521
   int   _warmup_periods;TrafficManager::_warmup_periods117,2521
   int   _include_queuing;_include_queuing119,2550
   int   _include_queuing;TrafficManager::_include_queuing119,2550
   double _latency_thres;_latency_thres121,2580
   double _latency_thres;TrafficManager::_latency_thres121,2580
   float _internal_speedup;_internal_speedup123,2609
   float _internal_speedup;TrafficManager::_internal_speedup123,2609
   float _partial_internal_cycles;_partial_internal_cycles124,2638
   float _partial_internal_cycles;TrafficManager::_partial_internal_cycles124,2638
   int _cur_id;_cur_id126,2676
   int _cur_id;TrafficManager::_cur_id126,2676
   int _time;_time127,2693
   int _time;TrafficManager::_time127,2693
   list<Flit *> _used_flits;_used_flits129,2710
   list<Flit *> _used_flits;TrafficManager::_used_flits129,2710
   list<Flit *> _free_flits;_free_flits130,2740
   list<Flit *> _free_flits;TrafficManager::_free_flits130,2740
   tTrafficFunction  _traffic_function;_traffic_function132,2772
   tTrafficFunction  _traffic_function;TrafficManager::_traffic_function132,2772
   tRoutingFunction  _routing_function;_routing_function133,2813
   tRoutingFunction  _routing_function;TrafficManager::_routing_function133,2813
   tInjectionProcess _injection_process;_injection_process134,2854
   tInjectionProcess _injection_process;TrafficManager::_injection_process134,2854
   Flit *_NewFlit( );_NewFlit138,2951
   Flit *_NewFlit( );TrafficManager::_NewFlit138,2951
   void _RetireFlit( Flit *f, int dest );_RetireFlit139,2974
   void _RetireFlit( Flit *f, int dest );TrafficManager::_RetireFlit139,2974
   void _FirstStep( );_FirstStep141,3019
   void _FirstStep( );TrafficManager::_FirstStep141,3019
   void _Step( );_Step142,3043
   void _Step( );TrafficManager::_Step142,3043
   Flit *_ReadROB( int dest );_ReadROB144,3064
   Flit *_ReadROB( int dest );TrafficManager::_ReadROB144,3064
   bool _PacketsOutstanding( ) const;_PacketsOutstanding146,3098
   bool _PacketsOutstanding( ) const;TrafficManager::_PacketsOutstanding146,3098
   int  _IssuePacket( int source, int cl ) const;_IssuePacket148,3139
   int  _IssuePacket( int source, int cl ) const;TrafficManager::_IssuePacket148,3139
   void _GeneratePacket( int source, int size, int cl, int time, void* data, int dest );_GeneratePacket149,3190
   void _GeneratePacket( int source, int size, int cl, int time, void* data, int dest );TrafficManager::_GeneratePacket149,3190
   void _ClassInject( );_ClassInject151,3282
   void _ClassInject( );TrafficManager::_ClassInject151,3282
   void _VOQInject( );_VOQInject152,3308
   void _VOQInject( );TrafficManager::_VOQInject152,3308
   void _ClearStats( );_ClearStats154,3334
   void _ClearStats( );TrafficManager::_ClearStats154,3334
   int  _ComputeAccepted( double *avg, double *min ) const;_ComputeAccepted156,3361
   int  _ComputeAccepted( double *avg, double *min ) const;TrafficManager::_ComputeAccepted156,3361
   bool _SingleSim( );_SingleSim158,3424
   bool _SingleSim( );TrafficManager::_SingleSim158,3424
   void _DisplayRemaining( ) const;_DisplayRemaining160,3450
   void _DisplayRemaining( ) const;TrafficManager::_DisplayRemaining160,3450
   int uid; // this traffic manger's ID useful when we have more than 1 traffic objectsuid163,3498
   int uid; // this traffic manger's ID useful when we have more than 1 traffic objectsTrafficManager::uid163,3498
   TrafficManager( const Configuration &config, Network *net,int uid );TrafficManager164,3587
   TrafficManager( const Configuration &config, Network *net,int uid );TrafficManager::TrafficManager164,3587
   ~TrafficManager( );~TrafficManager165,3660
   ~TrafficManager( );TrafficManager::~TrafficManager165,3660
   void IcntInitPerGrid  (int time);IcntInitPerGrid166,3684
   void IcntInitPerGrid  (int time);TrafficManager::IcntInitPerGrid166,3684
   void SetDrainState( );SetDrainState167,3722
   void SetDrainState( );TrafficManager::SetDrainState167,3722
   void ShowStats(); ShowStats168,3749
   void ShowStats(); TrafficManager::ShowStats168,3749
   void ShowOveralStat( );ShowOveralStat169,3772
   void ShowOveralStat( );TrafficManager::ShowOveralStat169,3772
   void IcntInitPerGrid();  IcntInitPerGrid170,3800
   void IcntInitPerGrid();  TrafficManager::IcntInitPerGrid170,3800

intersim/routefunc.cpp,2623
map<string, tRoutingFunction> gRoutingFunctionMap;gRoutingFunctionMap11,166
int gNumVCS;gNumVCS15,274
void singlerf( const Router *, const Flit *f, int, OutputSet *outputs, bool inject )singlerf21,393
int dor_next_mesh( int cur, int dest )dor_next_mesh29,635
void dor_next_torus( int cur, int dest, int in_port,dor_next_torus58,1230
void dim_order_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_mesh128,3454
void dim_order_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_ni_mesh151,4200
int rand_min_intr_mesh( int src, int dest )rand_min_intr_mesh173,5024
void romm_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_mesh198,5543
void romm_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_ni_mesh229,6360
void min_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_mesh256,7126
void planar_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )planar_adapt_mesh301,8547
void limited_adapt_mesh_old( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )limited_adapt_mesh_old451,12933
void limited_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )limited_adapt_mesh547,16038
void valiant_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_mesh601,17737
void valiant_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_torus633,18545
void valiant_ni_torus( const Router *r, const Flit *f, int in_channel, valiant_ni_torus679,19819
void dim_order_torus( const Router *r, const Flit *f, int in_channel, dim_order_torus734,21443
void dim_order_ni_torus( const Router *r, const Flit *f, int in_channel, dim_order_ni_torus770,22378
void dim_order_bal_torus( const Router *r, const Flit *f, int in_channel, dim_order_bal_torus800,23283
void min_adapt_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_torus836,24226
void dest_tag( const Router *r, const Flit *f, int in_channel, dest_tag898,26191
void chaos_torus( const Router *r, const Flit *f, chaos_torus918,26641
void chaos_mesh( const Router *r, const Flit *f, chaos_mesh954,27479
void InitializeRoutingMap( )InitializeRoutingMap983,28261
tRoutingFunction GetRoutingFunction( const Configuration& config )GetRoutingFunction1015,29473

intersim/router.cpp,1392
Router::Router( const Configuration& config,Router10,150
Router::Router( const Configuration& config,Router::Router10,150
Router::~Router( )~Router36,1076
Router::~Router( )Router::~Router36,1076
Credit *Router::_NewCredit( int vcs )_NewCredit45,1244
Credit *Router::_NewCredit( int vcs )Router::_NewCredit45,1244
void Router::_RetireCredit( Credit *c )_RetireCredit53,1349
void Router::_RetireCredit( Credit *c )Router::_RetireCredit53,1349
void Router::AddInputChannel( Flit **channel, Credit **backchannel )AddInputChannel58,1412
void Router::AddInputChannel( Flit **channel, Credit **backchannel )Router::AddInputChannel58,1412
void Router::AddOutputChannel( Flit **channel, Credit **backchannel )AddOutputChannel64,1579
void Router::AddOutputChannel( Flit **channel, Credit **backchannel )Router::AddOutputChannel64,1579
int Router::GetID( ) constGetID71,1790
int Router::GetID( ) constRouter::GetID71,1790
void Router::OutChannelFault( int c, bool fault )OutChannelFault76,1842
void Router::OutChannelFault( int c, bool fault )Router::OutChannelFault76,1842
bool Router::IsFaultyOutput( int c ) constIsFaultyOutput83,2005
bool Router::IsFaultyOutput( int c ) constRouter::IsFaultyOutput83,2005
Router *Router::NewRouter( const Configuration& config,NewRouter90,2159
Router *Router::NewRouter( const Configuration& config,Router::NewRouter90,2159

intersim/injection.hpp,275
#define _INJECTION_HPP__INJECTION_HPP_2,25
typedef int (*tInjectionProcess)( int, double );tInjectionProcess6,83
void InitializeInjectionMap( );InitializeInjectionMap8,135
tInjectionProcess GetInjectionProcess( const Configuration& config );GetInjectionProcess10,170

intersim/booksim_config.hpp,216
#define _BOOKSIM_CONFIG_HPP__BOOKSIM_CONFIG_HPP_2,30
class BookSimConfig : public Configuration {BookSimConfig6,93
   BookSimConfig( );BookSimConfig8,148
   BookSimConfig( );BookSimConfig::BookSimConfig8,148

intersim/maxsize.cpp,552
MaxSizeMatch::MaxSizeMatch( const Configuration &config,MaxSizeMatch40,727
MaxSizeMatch::MaxSizeMatch( const Configuration &config,MaxSizeMatch::MaxSizeMatch40,727
MaxSizeMatch::~MaxSizeMatch( )~MaxSizeMatch50,1066
MaxSizeMatch::~MaxSizeMatch( )MaxSizeMatch::~MaxSizeMatch50,1066
void MaxSizeMatch::Allocate( )Allocate57,1164
void MaxSizeMatch::Allocate( )MaxSizeMatch::Allocate57,1164
bool MaxSizeMatch::_ShortestAugmenting( )_ShortestAugmenting73,1517
bool MaxSizeMatch::_ShortestAugmenting( )MaxSizeMatch::_ShortestAugmenting73,1517

intersim/rng_wrapper.cpp,55
#define main main3,22
long ran_next( )ran_next6,67

intersim/flit.cpp,67
ostream& operator<<( ostream& os, const Flit& f )operator <<4,47

intersim/wavefront.hpp,531
#define _WAVEFRONT_HPP__WAVEFRONT_HPP_2,25
class Wavefront : public DenseAllocator {Wavefront6,80
   int _square;_square7,123
   int _square;Wavefront::_square7,123
   int _pri;_pri8,140
   int _pri;Wavefront::_pri8,140
   Wavefront( const Configuration &config,Wavefront11,165
   Wavefront( const Configuration &config,Wavefront::Wavefront11,165
   ~Wavefront( );~Wavefront14,302
   ~Wavefront( );Wavefront::~Wavefront14,302
   void Allocate( );Allocate16,323
   void Allocate( );Wavefront::Allocate16,323

intersim/vc.cpp,2294
void VC::init( const Configuration& config, int outputs ) init4,45
void VC::init( const Configuration& config, int outputs ) VC::init4,45
VC::VC( const Configuration& config, int outputs, VC9,143
VC::VC( const Configuration& config, int outputs, VC::VC9,143
VC::~VC( )~VC16,305
VC::~VC( )VC::~VC16,305
void VC::_Init( const Configuration& config, int outputs )_Init20,325
void VC::_Init( const Configuration& config, int outputs )VC::_Init20,325
bool VC::AddFlit( Flit *f )AddFlit41,707
bool VC::AddFlit( Flit *f )VC::AddFlit41,707
Flit *VC::FrontFlit( )FrontFlit53,892
Flit *VC::FrontFlit( )VC::FrontFlit53,892
Flit *VC::RemoveFlit( )RemoveFlit66,1048
Flit *VC::RemoveFlit( )VC::RemoveFlit66,1048
bool VC::Empty( ) constEmpty80,1228
bool VC::Empty( ) constVC::Empty80,1228
VC::eVCState VC::GetState( ) constGetState85,1290
VC::eVCState VC::GetState( ) constVC::GetState85,1290
int VC::GetStateTime( ) constGetStateTime90,1353
int VC::GetStateTime( ) constVC::GetStateTime90,1353
void VC::SetState( eVCState s )SetState95,1416
void VC::SetState( eVCState s )VC::SetState95,1416
const OutputSet *VC::GetRouteSet( ) constGetRouteSet112,1648
const OutputSet *VC::GetRouteSet( ) constVC::GetRouteSet112,1648
void VC::SetOutput( int port, int vc )SetOutput117,1722
void VC::SetOutput( int port, int vc )VC::SetOutput117,1722
int VC::GetOutputPort( ) constGetOutputPort123,1812
int VC::GetOutputPort( ) constVC::GetOutputPort123,1812
int VC::GetOutputVC( ) constGetOutputVC128,1874
int VC::GetOutputVC( ) constVC::GetOutputVC128,1874
int VC::GetPriority( ) constGetPriority133,1932
int VC::GetPriority( ) constVC::GetPriority133,1932
void VC::Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Route138,1987
void VC::Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )VC::Route138,1987
void VC::AdvanceTime( )AdvanceTime143,2141
void VC::AdvanceTime( )VC::AdvanceTime143,2141
void VC::SetWatch( bool watch )SetWatch158,2440
void VC::SetWatch( bool watch )VC::SetWatch158,2440
bool VC::IsWatched( ) constIsWatched163,2503
bool VC::IsWatched( ) constVC::IsWatched163,2503
void VC::Display( ) constDisplay168,2561
void VC::Display( ) constVC::Display168,2561

intersim/config.l,0

intersim/module.cpp,998
Module::Module( )Module7,93
Module::Module( )Module::Module7,93
Module::Module( Module *parent, const string& name )Module11,120
Module::Module( Module *parent, const string& name )Module::Module11,120
void Module::_AddChild( Module *child )_AddChild16,211
void Module::_AddChild( Module *child )Module::_AddChild16,211
void Module::SetName( Module *parent, const string& name )SetName21,294
void Module::SetName( Module *parent, const string& name )Module::SetName21,294
void Module::DisplayHierarchy( int level ) constDisplayHierarchy33,531
void Module::DisplayHierarchy( int level ) constModule::DisplayHierarchy33,531
void Module::Error( const string& msg ) constError49,889
void Module::Error( const string& msg ) constModule::Error49,889
void Module::Debug( const string& msg ) constDebug55,1022
void Module::Debug( const string& msg ) constModule::Debug55,1022
void Module::Display( ) const Display60,1138
void Module::Display( ) const Module::Display60,1138

intersim/kncube.cpp,1498
KNCube::KNCube( const Configuration &config, bool mesh ) :KNCube9,146
KNCube::KNCube( const Configuration &config, bool mesh ) :KNCube::KNCube9,146
void KNCube::_ComputeSize( const Configuration &config )_ComputeSize19,321
void KNCube::_ComputeSize( const Configuration &config )KNCube::_ComputeSize19,321
void KNCube::_BuildNet( const Configuration &config )_BuildNet33,581
void KNCube::_BuildNet( const Configuration &config )KNCube::_BuildNet33,581
int KNCube::_LeftChannel( int node, int dim )_LeftChannel91,2324
int KNCube::_LeftChannel( int node, int dim )KNCube::_LeftChannel91,2324
int KNCube::_RightChannel( int node, int dim )_RightChannel102,2559
int KNCube::_RightChannel( int node, int dim )KNCube::_RightChannel102,2559
int KNCube::_LeftNode( int node, int dim )_LeftNode113,2789
int KNCube::_LeftNode( int node, int dim )KNCube::_LeftNode113,2789
int KNCube::_RightNode( int node, int dim )_RightNode129,3152
int KNCube::_RightNode( int node, int dim )KNCube::_RightNode129,3152
int KNCube::GetN( ) constGetN145,3528
int KNCube::GetN( ) constKNCube::GetN145,3528
int KNCube::GetK( ) constGetK150,3578
int KNCube::GetK( ) constKNCube::GetK150,3578
void KNCube::InsertRandomFaults( const Configuration &config )InsertRandomFaults155,3628
void KNCube::InsertRandomFaults( const Configuration &config )KNCube::InsertRandomFaults155,3628
double KNCube::Capacity( ) constCapacity245,5896
double KNCube::Capacity( ) constKNCube::Capacity245,5896

intersim/credit.cpp,168
Credit::Credit( int max_vcs )Credit4,49
Credit::Credit( int max_vcs )Credit::Credit4,49
Credit::~Credit( )~Credit13,167
Credit::~Credit( )Credit::~Credit13,167

intersim/fly.hpp,1147
#define _FLY_HPP__FLY_HPP_2,19
class KNFly : public Network {KNFly6,66
   int _k;_k8,100
   int _k;KNFly::_k8,100
   int _n;_n9,112
   int _n;KNFly::_n9,112
   void _ComputeSize( const Configuration &config );_ComputeSize11,126
   void _ComputeSize( const Configuration &config );KNFly::_ComputeSize11,126
   void _BuildNet( const Configuration &config );_BuildNet12,180
   void _BuildNet( const Configuration &config );KNFly::_BuildNet12,180
   int _OutChannel( int stage, int addr, int port ) const;_OutChannel14,233
   int _OutChannel( int stage, int addr, int port ) const;KNFly::_OutChannel14,233
   int _InChannel( int stage, int addr, int port ) const;_InChannel15,293
   int _InChannel( int stage, int addr, int port ) const;KNFly::_InChannel15,293
   KNFly( const Configuration &config );KNFly18,363
   KNFly( const Configuration &config );KNFly::KNFly18,363
   int GetN( ) const;GetN20,407
   int GetN( ) const;KNFly::GetN20,407
   int GetK( ) const;GetK21,430
   int GetK( ) const;KNFly::GetK21,430
   double Capacity( ) const;Capacity23,455
   double Capacity( ) const;KNFly::Capacity23,455

intersim/loa.hpp,555
#define _LOA_HPP__LOA_HPP_2,19
class LOA : public DenseAllocator {LOA6,68
   int *_counts;_counts7,105
   int *_counts;LOA::_counts7,105
   int *_req;_req8,123
   int *_req;LOA::_req8,123
   int *_rptr;_rptr10,140
   int *_rptr;LOA::_rptr10,140
   int *_gptr;_gptr11,156
   int *_gptr;LOA::_gptr11,156
   LOA( const Configuration &config,LOA14,183
   LOA( const Configuration &config,LOA::LOA14,183
   ~LOA( );~LOA18,350
   ~LOA( );LOA::~LOA18,350
   void Allocate( );Allocate20,365
   void Allocate( );LOA::Allocate20,365

intersim/singlenet.hpp,621
#define _SINGLENET_HPP__SINGLENET_HPP_2,25
class SingleNet : public Network {SingleNet6,78
   void _ComputeSize( const Configuration &config );_ComputeSize8,116
   void _ComputeSize( const Configuration &config );SingleNet::_ComputeSize8,116
   void _BuildNet( const Configuration &config );_BuildNet9,170
   void _BuildNet( const Configuration &config );SingleNet::_BuildNet9,170
   SingleNet( const Configuration &config );SingleNet12,232
   SingleNet( const Configuration &config );SingleNet::SingleNet12,232
   void Display( ) const;Display14,280
   void Display( ) const;SingleNet::Display14,280

intersim/maxsize.hpp,936
#define _MAXSIZE_HPP__MAXSIZE_HPP_2,23
class MaxSizeMatch : public DenseAllocator {MaxSizeMatch6,76
   int *_from;   // array to hold breadth-first tree_from7,122
   int *_from;   // array to hold breadth-first treeMaxSizeMatch::_from7,122
   int *_s;      // stack of leaf nodes in tree_s8,176
   int *_s;      // stack of leaf nodes in treeMaxSizeMatch::_s8,176
   int *_ns;     // next stack_ns9,225
   int *_ns;     // next stackMaxSizeMatch::_ns9,225
   bool _ShortestAugmenting( );_ShortestAugmenting11,259
   bool _ShortestAugmenting( );MaxSizeMatch::_ShortestAugmenting11,259
   MaxSizeMatch( const Configuration &config,MaxSizeMatch14,303
   MaxSizeMatch( const Configuration &config,MaxSizeMatch::MaxSizeMatch14,303
   ~MaxSizeMatch( );~MaxSizeMatch17,449
   ~MaxSizeMatch( );MaxSizeMatch::~MaxSizeMatch17,449
   void Allocate( );Allocate19,473
   void Allocate( );MaxSizeMatch::Allocate19,473

intersim/misc_utils.hpp,118
#define _MISC_UTILS_HPP__MISC_UTILS_HPP_2,26
int log_two( int x );log_two4,54
int powi( int x, int y );powi5,77

intersim/traffic.cpp,1249
map<string, tTrafficFunction> gTrafficFunctionMap;gTrafficFunctionMap10,169
int gResetTraffic = 0;gResetTraffic12,223
int gStepTraffic  = 0;gStepTraffic13,247
void src_dest_bin( int source, int dest, int lg )src_dest_bin15,273
int uniform( int source, int total_nodes )uniform35,685
int bitcomp( int source, int total_nodes )bitcomp42,845
int transpose( int source, int total_nodes )transpose61,1293
int bitrev( int source, int total_nodes )bitrev82,1880
int shuffle( int source, int total_nodes )shuffle106,2484
int tornado( int source, int total_nodes )tornado125,2971
int neighbor( int source, int total_nodes )neighbor141,3306
int *gPerm = 0;gPerm157,3631
int gPermSeed;gPermSeed158,3648
void GenerateRandomPerm( int total_nodes )GenerateRandomPerm160,3666
int randperm( int source, int total_nodes )randperm202,4483
int diagonal( int source, int total_nodes )diagonal214,4742
int asymmetric( int source, int total_nodes )asymmetric233,5130
void InitializeTrafficMap( )InitializeTrafficMap245,5364
void ResetTrafficFunction( )ResetTrafficFunction271,6027
void StepTrafficFunction( )StepTrafficFunction276,6086
tTrafficFunction GetTrafficFunction( const Configuration& config )GetTrafficFunction281,6143

intersim/pim.hpp,451
#define _PIM_HPP__PIM_HPP_2,19
class PIM : public DenseAllocator {PIM6,68
   int _PIM_iter;_PIM_iter7,105
   int _PIM_iter;PIM::_PIM_iter7,105
   int *_grants;_grants9,126
   int *_grants;PIM::_grants9,126
   PIM( const Configuration &config,PIM11,153
   PIM( const Configuration &config,PIM::PIM11,153
   ~PIM( );~PIM15,274
   ~PIM( );PIM::~PIM15,274
   void Allocate( );Allocate17,289
   void Allocate( );PIM::Allocate17,289

intersim/buffer_state.cpp,1523
void BufferState::init( const Configuration& config ) init9,149
void BufferState::init( const Configuration& config ) BufferState::init9,149
BufferState::BufferState( const Configuration& config, BufferState14,234
BufferState::BufferState( const Configuration& config, BufferState::BufferState14,234
void BufferState::_Init( const Configuration& config )_Init21,411
void BufferState::_Init( const Configuration& config )BufferState::_Init21,411
BufferState::~BufferState( )~BufferState41,926
BufferState::~BufferState( )BufferState::~BufferState41,926
void BufferState::ProcessCredit( Credit *c )ProcessCredit48,1042
void BufferState::ProcessCredit( Credit *c )BufferState::ProcessCredit48,1042
void BufferState::SendingFlit( Flit *f )SendingFlit74,1730
void BufferState::SendingFlit( Flit *f )BufferState::SendingFlit74,1730
void BufferState::TakeBuffer( int vc )TakeBuffer93,2141
void BufferState::TakeBuffer( int vc )BufferState::TakeBuffer93,2141
bool BufferState::IsFullFor( int vc  ) constIsFullFor105,2368
bool BufferState::IsFullFor( int vc  ) constBufferState::IsFullFor105,2368
bool BufferState::IsAvailableFor( int vc ) constIsAvailableFor111,2527
bool BufferState::IsAvailableFor( int vc ) constBufferState::IsAvailableFor111,2527
int BufferState::FindAvailable( )FindAvailable117,2654
int BufferState::FindAvailable( )BufferState::FindAvailable117,2654
void BufferState::Display( ) constDisplay137,3035
void BufferState::Display( ) constBufferState::Display137,3035

intersim/credit.hpp,540
#define _CREDIT_HPP__CREDIT_HPP_2,22
class Credit {Credit4,46
   Credit( int max_vcs = 1 );Credit6,71
   Credit( int max_vcs = 1 );Credit::Credit6,71
   ~Credit( );~Credit7,102
   ~Credit( );Credit::~Credit7,102
   int  *vc;vc9,120
   int  *vc;Credit::vc9,120
   int  vc_cnt;vc_cnt10,134
   int  vc_cnt;Credit::vc_cnt10,134
   bool head, tail;head11,151
   bool head, tail;Credit::head11,151
   bool head, tail;tail11,151
   bool head, tail;Credit::tail11,151
   int  id;id12,172
   int  id;Credit::id12,172

intersim/islip.hpp,747
#define _ISLIP_HPP__ISLIP_HPP_2,21
class iSLIP_Sparse : public SparseAllocator {iSLIP_Sparse6,72
   int _iSLIP_iter;_iSLIP_iter7,119
   int _iSLIP_iter;iSLIP_Sparse::_iSLIP_iter7,119
   int *_grants;_grants9,142
   int *_grants;iSLIP_Sparse::_grants9,142
   int *_gptrs;_gptrs10,160
   int *_gptrs;iSLIP_Sparse::_gptrs10,160
   int *_aptrs;_aptrs11,177
   int *_aptrs;iSLIP_Sparse::_aptrs11,177
   iSLIP_Sparse( const Configuration &config,iSLIP_Sparse14,205
   iSLIP_Sparse( const Configuration &config,iSLIP_Sparse::iSLIP_Sparse14,205
   ~iSLIP_Sparse( );~iSLIP_Sparse17,351
   ~iSLIP_Sparse( );iSLIP_Sparse::~iSLIP_Sparse17,351
   void Allocate( );Allocate19,375
   void Allocate( );iSLIP_Sparse::Allocate19,375

intersim/stats.cpp,1069
Stats::Stats( Module *parent, const string &name,Stats8,110
Stats::Stats( Module *parent, const string &name,Stats::Stats8,110
Stats::~Stats( )~Stats18,338
Stats::~Stats( )Stats::~Stats18,338
void Stats::Clear( )Clear23,385
void Stats::Clear( )Stats::Clear23,385
double Stats::Average( ) constAverage35,555
double Stats::Average( ) constStats::Average35,555
double Stats::Min( ) constMin40,642
double Stats::Min( ) constStats::Min40,642
double Stats::Max( ) constMax45,695
double Stats::Max( ) constStats::Max45,695
int Stats::NumSamples( ) constNumSamples50,748
int Stats::NumSamples( ) constStats::NumSamples50,748
void Stats::AddSample( double val )AddSample55,813
void Stats::AddSample( double val )Stats::AddSample55,813
void Stats::AddSample( int val )AddSample86,1294
void Stats::AddSample( int val )Stats::AddSample86,1294
void Stats::Display( ) constDisplay91,1366
void Stats::Display( ) constStats::Display91,1366
bool Stats::NeverUsed() constNeverUsed112,1796
bool Stats::NeverUsed() constStats::NeverUsed112,1796

intersim/Makefile,795
CREATESHAREDLIB  ?=0CREATESHAREDLIB1,0
CPP = g++ $(SNOW)CPP2,21
CC = gcc $(SNOW)CC3,39
	CPP = icpcCPP6,75
	CC = iccCC7,87
YACC   = bison -dYACC11,105
LEX    = flexLEX12,123
PURIFY = /usr/bin/purifyPURIFY13,137
QUANT  = /usr/bin/quantifyQUANT14,162
OUTPUT_DIR=$(SIM_OBJ_FILES_DIR)/intersimOUTPUT_DIR16,190
INTERFACE = interconnect_interface.cppINTERFACE18,232
DEBUG = 0 DEBUG19,271
CPPFLAGS = -g -WallCPPFLAGS20,282
CPPFLAGS = -O3 -g CPPFLAGS22,321
TEST = -DUNIT_TEST TEST29,398
TEST = TEST31,441
PROG     = intersimPROG36,483
CPP_SRCS = $(INTERFACE) \CPP_SRCS39,505
LEX_OBJS  = $(OUTPUT_DIR)/configlex.oLEX_OBJS74,1067
YACC_OBJS = $(OUTPUT_DIR)/config_tab.oYACC_OBJS75,1105
OBJS = $(CPP_SRCS:%.cpp=$(OUTPUT_DIR)/%.o) $(LEX_OBJS) $(YACC_OBJS)OBJS79,1166

intersim/booksim.hpp,41
#define _BOOKSIM_HPP__BOOKSIM_HPP_2,23

intersim/statwraper.cpp,367
Stats* StatCreate (const char * name, double bin_size, int num_bins) {StatCreate5,77
void StatClear(void * st)StatClear11,254
void StatAddSample (void * st, int val)StatAddSample16,312
double StatAverage(void * st) StatAverage21,391
double StatMax(void * st) StatMax26,462
double StatMin(void * st) StatMin31,525
void StatDisp (void * st)StatDisp36,588

intersim/rng_double_wrapper.cpp,59
#define main main3,22
double ranf_next( )ranf_next6,81

intersim/statwraper.h,415
#define STAT_WRAPER_HSTAT_WRAPER_H2,22
class Stats* StatCreate (const char * name, double bin_size, int num_bins) ;StatCreate4,45
void StatClear(void * st);StatClear5,122
void StatAddSample (void * st, int val);StatAddSample6,149
double StatAverage(void * st) ;StatAverage7,190
double StatMax(void * st) ;StatMax8,222
double StatMin(void * st) ;StatMin9,250
void StatDisp (void * st);StatDisp10,278

intersim/network.hpp,3373
#define _NETWORK_HPP__NETWORK_HPP_2,23
class Network : public Module {Network19,271
   int _size;_size22,318
   int _size;Network::_size22,318
   int _sources;_sources23,333
   int _sources;Network::_sources23,333
   int _dests;_dests24,351
   int _dests;Network::_dests24,351
   int _channels;_channels25,367
   int _channels;Network::_channels25,367
   Router **_routers;_routers27,388
   Router **_routers;Network::_routers27,388
   Flit   **_inject;_inject29,413
   Flit   **_inject;Network::_inject29,413
   Credit **_inject_cred;_inject_cred30,435
   Credit **_inject_cred;Network::_inject_cred30,435
   Flit   **_eject;_eject32,464
   Flit   **_eject;Network::_eject32,464
   Credit **_eject_cred;_eject_cred33,485
   Credit **_eject_cred;Network::_eject_cred33,485
   Flit   **_chan;_chan35,513
   Flit   **_chan;Network::_chan35,513
   Credit **_chan_cred;_chan_cred36,533
   Credit **_chan_cred;Network::_chan_cred36,533
   int *_chan_use;_chan_use38,560
   int *_chan_use;Network::_chan_use38,560
   int _chan_use_cycles;_chan_use_cycles39,580
   int _chan_use_cycles;Network::_chan_use_cycles39,580
   virtual void _ComputeSize( const Configuration &config ) = 0;_ComputeSize41,608
   virtual void _ComputeSize( const Configuration &config ) = 0;Network::_ComputeSize41,608
   virtual void _BuildNet( const Configuration &config ) = 0;_BuildNet42,674
   virtual void _BuildNet( const Configuration &config ) = 0;Network::_BuildNet42,674
   void _Alloc( );_Alloc44,739
   void _Alloc( );Network::_Alloc44,739
   Network( const Configuration &config );Network47,770
   Network( const Configuration &config );Network::Network47,770
   virtual ~Network( );~Network48,814
   virtual ~Network( );Network::~Network48,814
   void WriteFlit( Flit *f, int source );WriteFlit50,841
   void WriteFlit( Flit *f, int source );Network::WriteFlit50,841
   Flit *ReadFlit( int dest );ReadFlit51,884
   Flit *ReadFlit( int dest );Network::ReadFlit51,884
   void    WriteCredit( Credit *c, int dest );WriteCredit53,918
   void    WriteCredit( Credit *c, int dest );Network::WriteCredit53,918
   Credit *ReadCredit( int source );ReadCredit54,966
   Credit *ReadCredit( int source );Network::ReadCredit54,966
   int  NumSources( ) const;NumSources56,1006
   int  NumSources( ) const;Network::NumSources56,1006
   int  NumDests( ) const;NumDests57,1036
   int  NumDests( ) const;Network::NumDests57,1036
   virtual void InsertRandomFaults( const Configuration &config );InsertRandomFaults59,1066
   virtual void InsertRandomFaults( const Configuration &config );Network::InsertRandomFaults59,1066
   void OutChannelFault( int r, int c, bool fault = true );OutChannelFault60,1134
   void OutChannelFault( int r, int c, bool fault = true );Network::OutChannelFault60,1134
   virtual double Capacity( ) const;Capacity62,1197
   virtual double Capacity( ) const;Network::Capacity62,1197
   void ReadInputs( );ReadInputs64,1237
   void ReadInputs( );Network::ReadInputs64,1237
   void InternalStep( );InternalStep65,1261
   void InternalStep( );Network::InternalStep65,1261
   void WriteOutputs( );WriteOutputs66,1287
   void WriteOutputs( );Network::WriteOutputs66,1287
   void Display( ) const;Display68,1315
   void Display( ) const;Network::Display68,1315

intersim/selalloc.hpp,661
#define _SELALLOC_HPP__SELALLOC_HPP_2,24
class SelAlloc : public SparseAllocator {SelAlloc6,78
   int _iter;_iter7,121
   int _iter;SelAlloc::_iter7,121
   int *_grants;_grants9,138
   int *_grants;SelAlloc::_grants9,138
   int *_aptrs;_aptrs10,156
   int *_aptrs;SelAlloc::_aptrs10,156
   int *_gptrs;_gptrs11,173
   int *_gptrs;SelAlloc::_gptrs11,173
   SelAlloc( const Configuration &config,SelAlloc14,201
   SelAlloc( const Configuration &config,SelAlloc::SelAlloc14,201
   ~SelAlloc( );~SelAlloc17,335
   ~SelAlloc( );SelAlloc::~SelAlloc17,335
   void Allocate( );Allocate19,355
   void Allocate( );SelAlloc::Allocate19,355

intersim/random_utils.cpp,190
void RandomSeed( long seed )RandomSeed4,55
int RandomInt( int max ) RandomInt10,140
unsigned long RandomIntLong( )RandomIntLong16,262
float RandomFloat( float max )RandomFloat21,328

intersim/selalloc.cpp,324
SelAlloc::SelAlloc( const Configuration &config,SelAlloc9,131
SelAlloc::SelAlloc( const Configuration &config,SelAlloc::SelAlloc9,131
SelAlloc::~SelAlloc( )~SelAlloc28,643
SelAlloc::~SelAlloc( )SelAlloc::~SelAlloc28,643
void SelAlloc::Allocate( )Allocate35,742
void SelAlloc::Allocate( )SelAlloc::Allocate35,742

intersim/outputset.hpp,1903
#define _OUTPUTSET_HPP__OUTPUTSET_HPP_2,25
class OutputSet {OutputSet7,89
   int _num_outputs;_num_outputs8,108
   int _num_outputs;OutputSet::_num_outputs8,108
   struct sSetElement {sSetElement10,132
   struct sSetElement {OutputSet::sSetElement10,132
      int vc_start;vc_start11,157
      int vc_start;OutputSet::sSetElement::vc_start11,157
      int vc_end;vc_end12,178
      int vc_end;OutputSet::sSetElement::vc_end12,178
      int pri;pri13,197
      int pri;OutputSet::sSetElement::pri13,197
   list<sSetElement> *_outputs;_outputs16,222
   list<sSetElement> *_outputs;OutputSet::_outputs16,222
   OutputSet( int num_outputs );OutputSet19,266
   OutputSet( int num_outputs );OutputSet::OutputSet19,266
   ~OutputSet( );~OutputSet20,300
   ~OutputSet( );OutputSet::~OutputSet20,300
   void Clear( );Clear22,321
   void Clear( );OutputSet::Clear22,321
   void Add( int output_port, int vc, int pri = 0 );Add23,340
   void Add( int output_port, int vc, int pri = 0 );OutputSet::Add23,340
   void AddRange( int output_port, int vc_start, int vc_end, int pri = 0 );AddRange24,394
   void AddRange( int output_port, int vc_start, int vc_end, int pri = 0 );OutputSet::AddRange24,394
   int Size( ) const;Size26,473
   int Size( ) const;OutputSet::Size26,473
   bool OutputEmpty( int output_port ) const;OutputEmpty27,496
   bool OutputEmpty( int output_port ) const;OutputSet::OutputEmpty27,496
   int NumVCs( int output_port ) const;NumVCs28,543
   int NumVCs( int output_port ) const;OutputSet::NumVCs28,543
   int  GetVC( int output_port,  int vc_index, int *pri = 0 ) const;GetVC30,586
   int  GetVC( int output_port,  int vc_index, int *pri = 0 ) const;OutputSet::GetVC30,586
   bool GetPortVC( int *out_port, int *out_vc ) const;GetPortVC31,656
   bool GetPortVC( int *out_port, int *out_vc ) const;OutputSet::GetPortVC31,656

intersim/event_router.hpp,10751
#define _EVENT_ROUTER_HPP__EVENT_ROUTER_HPP_2,28
class EventNextVCState : public Module {EventNextVCState15,265
   enum eNextVCState {eNextVCState17,316
   enum eNextVCState {EventNextVCState::eNextVCState17,316
      idle, busy, tail_pendingidle18,340
      idle, busy, tail_pendingEventNextVCState::idle18,340
      idle, busy, tail_pendingbusy18,340
      idle, busy, tail_pendingEventNextVCState::busy18,340
      idle, busy, tail_pendingtail_pending18,340
      idle, busy, tail_pendingEventNextVCState::tail_pending18,340
   struct tWaiting {tWaiting21,381
   struct tWaiting {EventNextVCState::tWaiting21,381
      int  input;input22,403
      int  input;EventNextVCState::tWaiting::input22,403
      int  vc;vc23,422
      int  vc;EventNextVCState::tWaiting::vc23,422
      int  id;id24,438
      int  id;EventNextVCState::tWaiting::id24,438
      int  pres;pres25,454
      int  pres;EventNextVCState::tWaiting::pres25,454
      bool watch;watch26,472
      bool watch;EventNextVCState::tWaiting::watch26,472
   int _buf_size;_buf_size30,510
   int _buf_size;EventNextVCState::_buf_size30,510
   int _vcs;_vcs31,529
   int _vcs;EventNextVCState::_vcs31,529
   int *_credits;_credits33,545
   int *_credits;EventNextVCState::_credits33,545
   int *_presence;_presence34,564
   int *_presence;EventNextVCState::_presence34,564
   int *_input;_input35,584
   int *_input;EventNextVCState::_input35,584
   int *_inputVC;_inputVC36,601
   int *_inputVC;EventNextVCState::_inputVC36,601
   list<tWaiting *> *_waiting;_waiting38,622
   list<tWaiting *> *_waiting;EventNextVCState::_waiting38,622
   eNextVCState *_state;_state40,656
   eNextVCState *_state;EventNextVCState::_state40,656
   void _Init( const Configuration& config );_Init42,684
   void _Init( const Configuration& config );EventNextVCState::_Init42,684
   EventNextVCState() : Module() {}EventNextVCState45,742
   EventNextVCState() : Module() {}EventNextVCState::EventNextVCState45,742
   void init( const Configuration& config );init46,779
   void init( const Configuration& config );EventNextVCState::init46,779
   EventNextVCState( const Configuration& config, EventNextVCState47,825
   EventNextVCState( const Configuration& config, EventNextVCState::EventNextVCState47,825
   ~EventNextVCState( );~EventNextVCState49,937
   ~EventNextVCState( );EventNextVCState::~EventNextVCState49,937
   eNextVCState GetState( int vc ) const;GetState51,965
   eNextVCState GetState( int vc ) const;EventNextVCState::GetState51,965
   int GetPresence( int vc ) const;GetPresence52,1008
   int GetPresence( int vc ) const;EventNextVCState::GetPresence52,1008
   int GetCredits( int vc ) const;GetCredits53,1045
   int GetCredits( int vc ) const;EventNextVCState::GetCredits53,1045
   int GetInput( int vc ) const;GetInput54,1081
   int GetInput( int vc ) const;EventNextVCState::GetInput54,1081
   int GetInputVC( int vc ) const;GetInputVC55,1115
   int GetInputVC( int vc ) const;EventNextVCState::GetInputVC55,1115
   bool IsWaiting( int vc ) const;IsWaiting57,1153
   bool IsWaiting( int vc ) const;EventNextVCState::IsWaiting57,1153
   bool IsInputWaiting( int vc, int w_input, int w_vc ) const;IsInputWaiting58,1189
   bool IsInputWaiting( int vc, int w_input, int w_vc ) const;EventNextVCState::IsInputWaiting58,1189
   void PushWaiting( int vc, tWaiting *w );PushWaiting60,1255
   void PushWaiting( int vc, tWaiting *w );EventNextVCState::PushWaiting60,1255
   void IncrWaiting( int vc, int w_input, int w_vc );IncrWaiting61,1300
   void IncrWaiting( int vc, int w_input, int w_vc );EventNextVCState::IncrWaiting61,1300
   tWaiting *PopWaiting( int vc );PopWaiting62,1355
   tWaiting *PopWaiting( int vc );EventNextVCState::PopWaiting62,1355
   void SetState( int vc, eNextVCState state );SetState64,1393
   void SetState( int vc, eNextVCState state );EventNextVCState::SetState64,1393
   void SetCredits( int vc, int value );SetCredits65,1442
   void SetCredits( int vc, int value );EventNextVCState::SetCredits65,1442
   void SetPresence( int vc, int value );SetPresence66,1484
   void SetPresence( int vc, int value );EventNextVCState::SetPresence66,1484
   void SetInput( int vc, int input );SetInput67,1527
   void SetInput( int vc, int input );EventNextVCState::SetInput67,1527
   void SetInputVC( int vc, int in_vc );SetInputVC68,1567
   void SetInputVC( int vc, int in_vc );EventNextVCState::SetInputVC68,1567
class EventRouter : public Router {EventRouter71,1615
   int _vcs;_vcs72,1652
   int _vcs;EventRouter::_vcs72,1652
   int _vc_size;_vc_size73,1666
   int _vc_size;EventRouter::_vc_size73,1666
   int _vct;_vct75,1686
   int _vct;EventRouter::_vct75,1686
   VC  **_vc;_vc77,1702
   VC  **_vc;EventRouter::_vc77,1702
   tRoutingFunction   _rf;_rf79,1719
   tRoutingFunction   _rf;EventRouter::_rf79,1719
   EventNextVCState *_output_state;_output_state81,1749
   EventNextVCState *_output_state;EventRouter::_output_state81,1749
   PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe83,1788
   PipelineFIFO<Flit>   *_crossbar_pipe;EventRouter::_crossbar_pipe83,1788
   PipelineFIFO<Credit> *_credit_pipe;_credit_pipe84,1830
   PipelineFIFO<Credit> *_credit_pipe;EventRouter::_credit_pipe84,1830
   queue<Flit *> *_input_buffer;_input_buffer86,1872
   queue<Flit *> *_input_buffer;EventRouter::_input_buffer86,1872
   queue<Flit *> *_output_buffer;_output_buffer87,1906
   queue<Flit *> *_output_buffer;EventRouter::_output_buffer87,1906
   queue<Credit *> *_in_cred_buffer;_in_cred_buffer89,1943
   queue<Credit *> *_in_cred_buffer;EventRouter::_in_cred_buffer89,1943
   queue<Credit *> *_out_cred_buffer;_out_cred_buffer90,1981
   queue<Credit *> *_out_cred_buffer;EventRouter::_out_cred_buffer90,1981
   struct tArrivalEvent {tArrivalEvent92,2022
   struct tArrivalEvent {EventRouter::tArrivalEvent92,2022
      int  input;input93,2049
      int  input;EventRouter::tArrivalEvent::input93,2049
      int  output;output94,2068
      int  output;EventRouter::tArrivalEvent::output94,2068
      int  src_vc;src_vc95,2088
      int  src_vc;EventRouter::tArrivalEvent::src_vc95,2088
      int  dst_vc;dst_vc96,2108
      int  dst_vc;EventRouter::tArrivalEvent::dst_vc96,2108
      bool head;head97,2128
      bool head;EventRouter::tArrivalEvent::head97,2128
      bool tail;tail98,2146
      bool tail;EventRouter::tArrivalEvent::tail98,2146
      int  id;    // debugid100,2166
      int  id;    // debugEventRouter::tArrivalEvent::id100,2166
      bool watch; // debugwatch101,2194
      bool watch; // debugEventRouter::tArrivalEvent::watch101,2194
   PipelineFIFO<tArrivalEvent> *_arrival_pipe;_arrival_pipe104,2231
   PipelineFIFO<tArrivalEvent> *_arrival_pipe;EventRouter::_arrival_pipe104,2231
   queue<tArrivalEvent *>      *_arrival_queue;_arrival_queue105,2279
   queue<tArrivalEvent *>      *_arrival_queue;EventRouter::_arrival_queue105,2279
   PriorityArbiter             **_arrival_arbiter;_arrival_arbiter106,2328
   PriorityArbiter             **_arrival_arbiter;EventRouter::_arrival_arbiter106,2328
   struct tTransportEvent {tTransportEvent108,2382
   struct tTransportEvent {EventRouter::tTransportEvent108,2382
      int  input;input109,2411
      int  input;EventRouter::tTransportEvent::input109,2411
      int  src_vc;src_vc110,2430
      int  src_vc;EventRouter::tTransportEvent::src_vc110,2430
      int  dst_vc;dst_vc111,2450
      int  dst_vc;EventRouter::tTransportEvent::dst_vc111,2450
      int  id;    // debugid113,2472
      int  id;    // debugEventRouter::tTransportEvent::id113,2472
      bool watch; // debugwatch114,2500
      bool watch; // debugEventRouter::tTransportEvent::watch114,2500
   queue<tTransportEvent *> *_transport_queue;_transport_queue117,2537
   queue<tTransportEvent *> *_transport_queue;EventRouter::_transport_queue117,2537
   PriorityArbiter          **_transport_arbiter;_transport_arbiter118,2585
   PriorityArbiter          **_transport_arbiter;EventRouter::_transport_arbiter118,2585
   bool *_transport_free;_transport_free120,2638
   bool *_transport_free;EventRouter::_transport_free120,2638
   int  *_transport_match;_transport_match121,2665
   int  *_transport_match;EventRouter::_transport_match121,2665
   void _ReceiveFlits( );_ReceiveFlits123,2695
   void _ReceiveFlits( );EventRouter::_ReceiveFlits123,2695
   void _ReceiveCredits( );_ReceiveCredits124,2722
   void _ReceiveCredits( );EventRouter::_ReceiveCredits124,2722
   void _IncomingFlits( );_IncomingFlits126,2753
   void _IncomingFlits( );EventRouter::_IncomingFlits126,2753
   void _ArrivalRequests( int input );_ArrivalRequests127,2781
   void _ArrivalRequests( int input );EventRouter::_ArrivalRequests127,2781
   void _ArrivalArb( int output );_ArrivalArb128,2821
   void _ArrivalArb( int output );EventRouter::_ArrivalArb128,2821
   void _SendTransport( int input, int output, tArrivalEvent *aevt );_SendTransport129,2857
   void _SendTransport( int input, int output, tArrivalEvent *aevt );EventRouter::_SendTransport129,2857
   void _ProcessWaiting( int output, int out_vc );_ProcessWaiting130,2928
   void _ProcessWaiting( int output, int out_vc );EventRouter::_ProcessWaiting130,2928
   void _TransportRequests( int output );_TransportRequests131,2980
   void _TransportRequests( int output );EventRouter::_TransportRequests131,2980
   void _TransportArb( int input );_TransportArb132,3023
   void _TransportArb( int input );EventRouter::_TransportArb132,3023
   void _OutputQueuing( );_OutputQueuing133,3060
   void _OutputQueuing( );EventRouter::_OutputQueuing133,3060
   void _SendFlits( );_SendFlits135,3090
   void _SendFlits( );EventRouter::_SendFlits135,3090
   void _SendCredits( );_SendCredits136,3114
   void _SendCredits( );EventRouter::_SendCredits136,3114
   EventRouter( const Configuration& config,EventRouter139,3151
   EventRouter( const Configuration& config,EventRouter::EventRouter139,3151
   virtual ~EventRouter( );~EventRouter142,3295
   virtual ~EventRouter( );EventRouter::~EventRouter142,3295
   virtual void ReadInputs( );ReadInputs144,3326
   virtual void ReadInputs( );EventRouter::ReadInputs144,3326
   virtual void InternalStep( );InternalStep145,3358
   virtual void InternalStep( );EventRouter::InternalStep145,3358
   virtual void WriteOutputs( );WriteOutputs146,3392
   virtual void WriteOutputs( );EventRouter::WriteOutputs146,3392
   void Display( ) const;Display148,3428
   void Display( ) const;EventRouter::Display148,3428

intersim/misc_utils.cpp,93
int powi( int x, int y ) // compute x to the ypowi4,53
int log_two( int x )log_two15,199

intersim/injection.cpp,520
map<string, tInjectionProcess> gInjectionProcessMap;gInjectionProcessMap10,189
double gBurstAlpha;gBurstAlpha12,245
double gBurstBeta;gBurstBeta13,266
int    gConstPacketSize;gConstPacketSize15,288
int *gNodeStates = 0;gNodeStates17,316
int bernoulli( int /*source*/, double rate )bernoulli20,406
int on_off( int source, double rate )on_off28,623
void InitializeInjectionMap( )InitializeInjectionMap70,1557
tInjectionProcess GetInjectionProcess( const Configuration& config )GetInjectionProcess78,1754

intersim/flit.hpp,1511
#define _FLIT_HPP__FLIT_HPP_2,20
struct Flit {Flit8,91
   void* data;data9,106
   void* data;Flit::data9,106
   int net_num; // which network is this flit in (we might have several icnt networks)net_num10,122
   int net_num; // which network is this flit in (we might have several icnt networks)Flit::net_num10,122
   int vc;vc12,212
   int vc;Flit::vc12,212
   bool head;head14,226
   bool head;Flit::head14,226
   bool tail;tail15,241
   bool tail;Flit::tail15,241
   bool true_tail;true_tail16,256
   bool true_tail;Flit::true_tail16,256
   int  time;time18,278
   int  time;Flit::time18,278
   int  sn;sn20,295
   int  sn;Flit::sn20,295
   int  rob_time;rob_time21,308
   int  rob_time;Flit::rob_time21,308
   int  id;id23,329
   int  id;Flit::id23,329
   bool record;record24,342
   bool record;Flit::record24,342
   int  src;src26,361
   int  src;Flit::src26,361
   int  dest;dest27,375
   int  dest;Flit::dest27,375
   int  pri;pri29,392
   int  pri;Flit::pri29,392
   int  hops;hops31,408
   int  hops;Flit::hops31,408
   bool watch;watch32,423
   bool watch;Flit::watch32,423
   mutable int intm;intm35,482
   mutable int intm;Flit::intm35,482
   mutable int ph;ph36,504
   mutable int ph;Flit::ph36,504
   mutable int dr;dr38,526
   mutable int dr;Flit::dr38,526
   mutable int ring_par;ring_par41,613
   mutable int ring_par;Flit::ring_par41,613
ostream& operator<<( ostream& os, const Flit& f );operator <<44,645

intersim/islip.cpp,392
iSLIP_Sparse::iSLIP_Sparse( const Configuration &config,iSLIP_Sparse9,125
iSLIP_Sparse::iSLIP_Sparse( const Configuration &config,iSLIP_Sparse::iSLIP_Sparse9,125
iSLIP_Sparse::~iSLIP_Sparse( )~iSLIP_Sparse28,667
iSLIP_Sparse::~iSLIP_Sparse( )iSLIP_Sparse::~iSLIP_Sparse28,667
void iSLIP_Sparse::Allocate( )Allocate35,774
void iSLIP_Sparse::Allocate( )iSLIP_Sparse::Allocate35,774

intersim/interconnect_interface.cpp,4176
int _flit_size ;_flit_size23,480
bool doub_net = false; //double networks disabled by defaultdoub_net25,498
BookSimConfig icnt_config; icnt_config27,560
TrafficManager** traffic;traffic28,588
unsigned int g_num_vcs; //number of virtual channelsg_num_vcs29,614
queue<Flit *> ** ejection_buf; ejection_buf30,667
vector<int> round_robin_turn; //keep track of boundary_buf last used in icnt_pop round_robin_turn31,699
unsigned int ejection_buffer_capacity ;  ejection_buffer_capacity32,781
unsigned int boundary_buf_capacity ;  boundary_buf_capacity33,823
unsigned int input_buffer_capacity ;input_buffer_capacity35,863
class boundary_buf{boundary_buf37,901
   queue<void *> buf;buf39,930
   queue<void *> buf;boundary_buf::buf39,930
   queue<bool> tail_flag;tail_flag40,952
   queue<bool> tail_flag;boundary_buf::tail_flag40,952
   int packet_n;packet_n41,978
   int packet_n;boundary_buf::packet_n41,978
   unsigned capacity;capacity42,995
   unsigned capacity;boundary_buf::capacity42,995
   boundary_buf(){boundary_buf44,1025
   boundary_buf(){boundary_buf::boundary_buf44,1025
   bool is_full(void){is_full48,1143
   bool is_full(void){boundary_buf::is_full48,1143
   bool has_packet() {has_packet51,1208
   bool has_packet() {boundary_buf::has_packet51,1208
   void * pop_packet(){pop_packet54,1261
   void * pop_packet(){boundary_buf::pop_packet54,1261
   void * top_packet(){top_packet69,1661
   void * top_packet(){boundary_buf::top_packet69,1661
   void push_flit_data(void* data,bool is_tail) {push_flit_data81,1991
   void push_flit_data(void* data,bool is_tail) {boundary_buf::push_flit_data81,1991
boundary_buf** clock_boundary_buf; clock_boundary_buf90,2155
class mycomparison {mycomparison92,2192
   bool operator() (const void* lhs, const void* rhs) constoperator ()94,2221
   bool operator() (const void* lhs, const void* rhs) constmycomparison::operator ()94,2221
bool perfect_icnt = 0;perfect_icnt100,2402
int fixed_lat_icnt = 0;fixed_lat_icnt101,2425
priority_queue<void * , vector<void* >, mycomparison> * out_buf_fixedlat_buf; out_buf_fixedlat_buf103,2450
unsigned int* max_fixedlat_buf_size;max_fixedlat_buf_size107,2553
static unsigned int net_c; //number of interconnection networksnet_c109,2591
static unsigned int _n_shader = 0;_n_shader111,2656
static unsigned int _n_mem = 0;_n_mem112,2691
static int * node_map;  //deviceID to mesh location mapnode_map114,2724
static int * reverse_map; reverse_map117,2994
void map_gen(int dim,int  memcount, int memnodes[])map_gen119,3022
void display_map(int dim,int count)display_map144,3490
void create_node_map(int n_shader, int n_mem, int size, int use_map) create_node_map155,3704
int fixed_latency(int input, int output)fixed_latency237,6516
static inline bool is_shd(int node)is_shd252,6942
static inline bool is_mem(int node)is_mem260,7074
void interconnect_stats()interconnect_stats266,7161
void icnt_overal_stat() //should be called upon simulation exit to give an overal staticnt_overal_stat288,7841
void icnt_init_grid (){icnt_init_grid297,8051
bool interconnect_has_buffer(unsigned int input_node, unsigned int tot_req_size) interconnect_has_buffer303,8206
void interconnect_push ( unsigned int input_node, unsigned int output_node, interconnect_push322,8911
void* interconnect_pop(unsigned int output_node) interconnect_pop358,10092
void init_interconnect (char* config_file,init_interconnect396,11223
void advance_interconnect () advance_interconnect482,13985
unsigned interconnect_busy()interconnect_busy491,14129
void display_icnt_state( FILE *fp )display_icnt_state515,14635
void create_buf(int src_n,int warp_n,int vc_n)create_buf538,15587
void write_out_buf(int output, Flit *flit) {write_out_buf559,16223
void transfer2boundary_buf(int output) {transfer2boundary_buf565,16405
void time_vector_update(unsigned int uid, int slot , long int cycle, int type);time_vector_update584,17070
void time_vector_update_icnt_injected(void* data, int input) time_vector_update_icnt_injected586,17151
unsigned interconnect_get_flit_size(){interconnect_get_flit_size604,17734

intersim/allocator.cpp,3673
Allocator::Allocator( const Configuration &config,Allocator17,368
Allocator::Allocator( const Configuration &config,Allocator::Allocator17,368
Allocator::~Allocator( )~Allocator31,805
Allocator::~Allocator( )Allocator::~Allocator31,805
void Allocator::_ClearMatching( )_ClearMatching38,912
void Allocator::_ClearMatching( )Allocator::_ClearMatching38,912
int Allocator::OutputAssigned( int in ) constOutputAssigned49,1105
int Allocator::OutputAssigned( int in ) constAllocator::OutputAssigned49,1105
int Allocator::InputAssigned( int out ) constInputAssigned56,1234
int Allocator::InputAssigned( int out ) constAllocator::InputAssigned56,1234
void Allocator::MaskOutput( int out, int mask )MaskOutput63,1368
void Allocator::MaskOutput( int out, int mask )Allocator::MaskOutput63,1368
DenseAllocator::DenseAllocator( const Configuration &config,DenseAllocator73,1630
DenseAllocator::DenseAllocator( const Configuration &config,DenseAllocator::DenseAllocator73,1630
DenseAllocator::~DenseAllocator( )~DenseAllocator87,2039
DenseAllocator::~DenseAllocator( )DenseAllocator::~DenseAllocator87,2039
void DenseAllocator::Clear( )Clear96,2189
void DenseAllocator::Clear( )DenseAllocator::Clear96,2189
int DenseAllocator::ReadRequest( int in, int out ) constReadRequest105,2368
int DenseAllocator::ReadRequest( int in, int out ) constDenseAllocator::ReadRequest105,2368
bool DenseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest113,2569
bool DenseAllocator::ReadRequest( sRequest &req, int in, int out ) constDenseAllocator::ReadRequest113,2569
void DenseAllocator::AddRequest( int in, int out, int label, AddRequest123,2812
void DenseAllocator::AddRequest( int in, int out, int label, DenseAllocator::AddRequest123,2812
void DenseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest134,3162
void DenseAllocator::RemoveRequest( int in, int out, int label )DenseAllocator::RemoveRequest134,3162
void DenseAllocator::PrintRequests( ) constPrintRequests142,3370
void DenseAllocator::PrintRequests( ) constDenseAllocator::PrintRequests142,3370
SparseAllocator::SparseAllocator( const Configuration &config,SparseAllocator158,3802
SparseAllocator::SparseAllocator( const Configuration &config,SparseAllocator::SparseAllocator158,3802
SparseAllocator::~SparseAllocator( )~SparseAllocator170,4216
SparseAllocator::~SparseAllocator( )SparseAllocator::~SparseAllocator170,4216
void SparseAllocator::Clear( )Clear178,4350
void SparseAllocator::Clear( )SparseAllocator::Clear178,4350
int SparseAllocator::ReadRequest( int in, int out ) constReadRequest192,4595
int SparseAllocator::ReadRequest( int in, int out ) constSparseAllocator::ReadRequest192,4595
bool SparseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest203,4770
bool SparseAllocator::ReadRequest( sRequest &req, int in, int out ) constSparseAllocator::ReadRequest203,4770
void SparseAllocator::AddRequest( int in, int out, int label, AddRequest228,5302
void SparseAllocator::AddRequest( int in, int out, int label, SparseAllocator::AddRequest228,5302
void SparseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest324,7914
void SparseAllocator::RemoveRequest( int in, int out, int label )SparseAllocator::RemoveRequest324,7914
void SparseAllocator::PrintRequests( ) constPrintRequests377,9436
void SparseAllocator::PrintRequests( ) constSparseAllocator::PrintRequests377,9436
Allocator *Allocator::NewAllocator( const Configuration &config,NewAllocator410,10433
Allocator *Allocator::NewAllocator( const Configuration &config,Allocator::NewAllocator410,10433

intersim/config_utils.cpp,2585
Configuration *Configuration::theConfig = 0;theConfig8,119
Configuration *Configuration::theConfig = 0;Configuration::theConfig8,119
Configuration::Configuration( )Configuration10,167
Configuration::Configuration( )Configuration::Configuration10,167
void Configuration::AddStrField( const string &field, const string &value )AddStrField16,252
void Configuration::AddStrField( const string &field, const string &value )Configuration::AddStrField16,252
void Configuration::Assign( const string &field, const string &value )Assign21,385
void Configuration::Assign( const string &field, const string &value )Configuration::Assign21,385
void Configuration::Assign( const string &field, unsigned int value )Assign37,788
void Configuration::Assign( const string &field, unsigned int value )Configuration::Assign37,788
void Configuration::Assign( const string &field, double value )Assign52,1145
void Configuration::Assign( const string &field, double value )Configuration::Assign52,1145
void Configuration::GetStr( const string &field, string &value, const string &def ) constGetStr67,1496
void Configuration::GetStr( const string &field, string &value, const string &def ) constConfiguration::GetStr67,1496
unsigned int Configuration::GetInt( const string &field, unsigned int def ) constGetInt79,1786
unsigned int Configuration::GetInt( const string &field, unsigned int def ) constConfiguration::GetInt79,1786
double Configuration::GetFloat( const string &field, double def ) constGetFloat92,2079
double Configuration::GetFloat( const string &field, double def ) constConfiguration::GetFloat92,2079
void Configuration::Parse( const string& filename )Parse105,2356
void Configuration::Parse( const string& filename )Configuration::Parse105,2356
void Configuration::Parse( const char* filename )Parse118,2658
void Configuration::Parse( const char* filename )Configuration::Parse118,2658
int Configuration::Input( char *line, int max_size )Input132,2952
int Configuration::Input( char *line, int max_size )Configuration::Input132,2952
void Configuration::ParseError( const string &msg, unsigned int lineno ) constParseError143,3147
void Configuration::ParseError( const string &msg, unsigned int lineno ) constConfiguration::ParseError143,3147
Configuration *Configuration::GetTheConfig( )GetTheConfig154,3413
Configuration *Configuration::GetTheConfig( )Configuration::GetTheConfig154,3413
int config_input( char *line, int max_size )config_input161,3556
bool ParseArgs( Configuration *cf, int argc, char **argv )ParseArgs166,3678

intersim/trafficmanager.cpp,3497
#define DEBUG DEBUG12,230
int MATLAB_OUTPUT        = 0;    // output data in MATLAB friendly formatMATLAB_OUTPUT15,259
int DISPLAY_LAT_DIST     = 1; // distribution of packet latenciesDISPLAY_LAT_DIST16,334
int DISPLAY_HOP_DIST     = 1;    // distribution of hop countsDISPLAY_HOP_DIST17,401
int DISPLAY_PAIR_LATENCY = 0;    // avg. latency for each s-d pairDISPLAY_PAIR_LATENCY18,465
TrafficManager::TrafficManager( const Configuration &config, Network *net , int u_id)TrafficManager20,535
TrafficManager::TrafficManager( const Configuration &config, Network *net , int u_id)TrafficManager::TrafficManager20,535
TrafficManager::~TrafficManager( )~TrafficManager210,6206
TrafficManager::~TrafficManager( )TrafficManager::~TrafficManager210,6206
Flit *TrafficManager::_NewFlit( )_NewFlit277,7665
Flit *TrafficManager::_NewFlit( )TrafficManager::_NewFlit277,7665
void TrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit296,7982
void TrafficManager::_RetireFlit( Flit *f, int dest )TrafficManager::_RetireFlit296,7982
int TrafficManager::_IssuePacket( int source, int cl ) const_IssuePacket368,9966
int TrafficManager::_IssuePacket( int source, int cl ) constTrafficManager::_IssuePacket368,9966
void TrafficManager::_GeneratePacket( int source, int psize /*# of flits*/ , _GeneratePacket384,10367
void TrafficManager::_GeneratePacket( int source, int psize /*# of flits*/ , TrafficManager::_GeneratePacket384,10367
void TrafficManager::_FirstStep( )_FirstStep475,12472
void TrafficManager::_FirstStep( )TrafficManager::_FirstStep475,12472
void TrafficManager::_ClassInject( )_ClassInject486,12731
void TrafficManager::_ClassInject( )TrafficManager::_ClassInject486,12731
void TrafficManager::_VOQInject( )_VOQInject567,15260
void TrafficManager::_VOQInject( )TrafficManager::_VOQInject567,15260
Flit *TrafficManager::_ReadROB( int dest )_ReadROB681,18712
Flit *TrafficManager::_ReadROB( int dest )TrafficManager::_ReadROB681,18712
void TrafficManager::_Step( )_Step710,19277
void TrafficManager::_Step( )TrafficManager::_Step710,19277
bool TrafficManager::_PacketsOutstanding( ) const_PacketsOutstanding832,22916
bool TrafficManager::_PacketsOutstanding( ) constTrafficManager::_PacketsOutstanding832,22916
void TrafficManager::_ClearStats( )_ClearStats866,23779
void TrafficManager::_ClearStats( )TrafficManager::_ClearStats866,23779
int TrafficManager::_ComputeAccepted( double *avg, double *min ) const _ComputeAccepted883,24121
int TrafficManager::_ComputeAccepted( double *avg, double *min ) const TrafficManager::_ComputeAccepted883,24121
void TrafficManager::_DisplayRemaining( ) const _DisplayRemaining903,24533
void TrafficManager::_DisplayRemaining( ) const TrafficManager::_DisplayRemaining903,24533
void TrafficManager::IcntInitPerGrid  (int time)IcntInitPerGrid918,24973
void TrafficManager::IcntInitPerGrid  (int time)TrafficManager::IcntInitPerGrid918,24973
bool TrafficManager::_SingleSim( )_SingleSim941,25580
bool TrafficManager::_SingleSim( )TrafficManager::_SingleSim941,25580
void TrafficManager::SetDrainState( )SetDrainState1136,31263
void TrafficManager::SetDrainState( )TrafficManager::SetDrainState1136,31263
void TrafficManager::ShowOveralStat( )ShowOveralStat1143,31365
void TrafficManager::ShowOveralStat( )TrafficManager::ShowOveralStat1143,31365
void  TrafficManager::ShowStats() ShowStats1190,33157
void  TrafficManager::ShowStats() TrafficManager::ShowStats1190,33157

intersim/singlenet.cpp,586
SingleNet::SingleNet( const Configuration &config ) :SingleNet6,73
SingleNet::SingleNet( const Configuration &config ) :SingleNet::SingleNet6,73
void SingleNet::_ComputeSize( const Configuration &config )_ComputeSize14,223
void SingleNet::_ComputeSize( const Configuration &config )SingleNet::_ComputeSize14,223
void SingleNet::_BuildNet( const Configuration &config )_BuildNet23,421
void SingleNet::_BuildNet( const Configuration &config )SingleNet::_BuildNet23,421
void SingleNet::Display( ) constDisplay39,853
void SingleNet::Display( ) constSingleNet::Display39,853

intersim/arbiter.cpp,1135
Arbiter::Arbiter( const Configuration &,Arbiter7,75
Arbiter::Arbiter( const Configuration &,Arbiter::Arbiter7,75
Arbiter::~Arbiter( )~Arbiter14,257
Arbiter::~Arbiter( )Arbiter::~Arbiter14,257
void Arbiter::Clear( )Clear18,287
void Arbiter::Clear( )Arbiter::Clear18,287
void Arbiter::AddRequest( int in, int label, int pri )AddRequest23,343
void Arbiter::AddRequest( int in, int label, int pri )Arbiter::AddRequest23,343
void Arbiter::RemoveRequest( int in, int label )RemoveRequest61,1193
void Arbiter::RemoveRequest( int in, int label )Arbiter::RemoveRequest61,1193
int Arbiter::Match( ) constMatch75,1538
int Arbiter::Match( ) constArbiter::Match75,1538
PriorityArbiter::PriorityArbiter( const Configuration &config,PriorityArbiter84,1724
PriorityArbiter::PriorityArbiter( const Configuration &config,PriorityArbiter::PriorityArbiter84,1724
PriorityArbiter::~PriorityArbiter( )~PriorityArbiter92,1976
PriorityArbiter::~PriorityArbiter( )PriorityArbiter::~PriorityArbiter92,1976
void PriorityArbiter::Arbitrate( )Arbitrate96,2022
void PriorityArbiter::Arbitrate( )PriorityArbiter::Arbitrate96,2022

intersim/traffic.hpp,359
#define _TRAFFIC_HPP__TRAFFIC_HPP_2,23
typedef int (*tTrafficFunction)( int, int );tTrafficFunction6,79
void InitializeTrafficMap( );InitializeTrafficMap8,127
void ResetTraffic( );ResetTraffic10,160
void StepTrafficFunctions( );StepTrafficFunctions11,183
tTrafficFunction GetTrafficFunction( const Configuration& config );GetTrafficFunction13,216

intersim/stats.hpp,1683
#define _STATS_HPP__STATS_HPP_2,21
class Stats : public Module {Stats6,69
   int    _num_samples;_num_samples7,100
   int    _num_samples;Stats::_num_samples7,100
   double _sample_sum;_sample_sum8,125
   double _sample_sum;Stats::_sample_sum8,125
   bool _reset;_reset10,151
   bool _reset;Stats::_reset10,151
   double _min;_min11,168
   double _min;Stats::_min11,168
   double _max;_max12,185
   double _max;Stats::_max12,185
   int    _num_bins;_num_bins14,204
   int    _num_bins;Stats::_num_bins14,204
   double _bin_size;_bin_size15,226
   double _bin_size;Stats::_bin_size15,226
   int *_hist;_hist17,250
   int *_hist;Stats::_hist17,250
   Stats( Module *parent, const string &name,Stats20,277
   Stats( Module *parent, const string &name,Stats::Stats20,277
   ~Stats( );~Stats22,379
   ~Stats( );Stats::~Stats22,379
   void Clear( );Clear24,396
   void Clear( );Stats::Clear24,396
   double Average( ) const;Average26,417
   double Average( ) const;Stats::Average26,417
   double Max( ) const;Max27,446
   double Max( ) const;Stats::Max27,446
   double Min( ) const;Min28,471
   double Min( ) const;Stats::Min28,471
   int    NumSamples( ) const;NumSamples29,496
   int    NumSamples( ) const;Stats::NumSamples29,496
   void AddSample( double val );AddSample31,530
   void AddSample( double val );Stats::AddSample31,530
   void AddSample( int val );AddSample32,564
   void AddSample( int val );Stats::AddSample32,564
   void Display( ) const;Display35,599
   void Display( ) const;Stats::Display35,599
   bool NeverUsed() const;NeverUsed36,626
   bool NeverUsed() const;Stats::NeverUsed36,626

intersim/wavefront.cpp,341
Wavefront::Wavefront( const Configuration &config,Wavefront7,104
Wavefront::Wavefront( const Configuration &config,Wavefront::Wavefront7,104
Wavefront::~Wavefront( )~Wavefront19,511
Wavefront::~Wavefront( )Wavefront::~Wavefront19,511
void Wavefront::Allocate( )Allocate23,545
void Wavefront::Allocate( )Wavefront::Allocate23,545

intersim/rng.hpp,194
#define _RNG_HPP__RNG_HPP_2,19
void   ran_start(long seed);ran_start4,40
long   ran_next( );ran_next5,70
void   ranf_start(long seed);ranf_start7,93
double ranf_next( );ranf_next8,124

intersim/arbiter.hpp,1919
#define _ARBITER_HPP__ARBITER_HPP_2,23
class Arbiter : public Module {Arbiter9,121
   const int _inputs;_inputs11,166
   const int _inputs;Arbiter::_inputs11,166
   struct sRequest {sRequest13,191
   struct sRequest {Arbiter::sRequest13,191
      int in;in14,213
      int in;Arbiter::sRequest::in14,213
      int label;label15,228
      int label;Arbiter::sRequest::label15,228
      int pri;pri16,246
      int pri;Arbiter::sRequest::pri16,246
   list<sRequest> _requests;_requests19,271
   list<sRequest> _requests;Arbiter::_requests19,271
   int _match;_match21,303
   int _match;Arbiter::_match21,303
   Arbiter( const Configuration &,Arbiter24,330
   Arbiter( const Configuration &,Arbiter::Arbiter24,330
   virtual ~Arbiter( );~Arbiter27,442
   virtual ~Arbiter( );Arbiter::~Arbiter27,442
   void Clear( );Clear29,469
   void Clear( );Arbiter::Clear29,469
   void AddRequest( int in, int label = 0, int pri = 0 );AddRequest31,490
   void AddRequest( int in, int label = 0, int pri = 0 );Arbiter::AddRequest31,490
   void RemoveRequest( int in, int label = 0 );RemoveRequest32,549
   void RemoveRequest( int in, int label = 0 );Arbiter::RemoveRequest32,549
   virtual void Arbitrate( ) = 0;Arbitrate34,600
   virtual void Arbitrate( ) = 0;Arbiter::Arbitrate34,600
   int Match( ) const;Match36,637
   int Match( ) const;Arbiter::Match36,637
class PriorityArbiter : public Arbiter {PriorityArbiter39,667
   int _rr_ptr;_rr_ptr40,709
   int _rr_ptr;PriorityArbiter::_rr_ptr40,709
   PriorityArbiter( const Configuration &config,PriorityArbiter43,737
   PriorityArbiter( const Configuration &config,PriorityArbiter::PriorityArbiter43,737
   ~PriorityArbiter( );~PriorityArbiter46,879
   ~PriorityArbiter( );PriorityArbiter::~PriorityArbiter46,879
   void Arbitrate( );Arbitrate48,906
   void Arbitrate( );PriorityArbiter::Arbitrate48,906

intersim/module.hpp,1367
#define _MODULE_HPP__MODULE_HPP_2,22
class Module {Module9,112
   string _name;_name11,140
   string _name;Module::_name11,140
   string _fullname;_fullname12,158
   string _fullname;Module::_fullname12,158
   vector<Module *> _children;_children14,182
   vector<Module *> _children;Module::_children14,182
   void _AddChild( Module *child );_AddChild16,216
   void _AddChild( Module *child );Module::_AddChild16,216
   Module( );Module19,264
   Module( );Module::Module19,264
   Module( Module *parent, const string& name );Module20,279
   Module( Module *parent, const string& name );Module::Module20,279
   virtual ~Module( ) {}~Module21,329
   virtual ~Module( ) {}Module::~Module21,329
   void SetName( Module *parent, const string& name );SetName23,357
   void SetName( Module *parent, const string& name );Module::SetName23,357
   void DisplayHierarchy( int level = 0 ) const;DisplayHierarchy25,415
   void DisplayHierarchy( int level = 0 ) const;Module::DisplayHierarchy25,415
   void Error( const string& msg ) const;Error27,467
   void Error( const string& msg ) const;Module::Error27,467
   void Debug( const string& msg ) const;Debug28,510
   void Debug( const string& msg ) const;Module::Debug28,510
   virtual void Display( ) const;Display30,555
   virtual void Display( ) const;Module::Display30,555

intersim/interconnect_interface.h,1597
#define INTERCONNECT_INTERFACE_HINTERCONNECT_INTERFACE_H2,33
struct glue_buf {glue_buf7,118
   int flit_c; // flit count flit_c8,136
   int flit_c; // flit count glue_buf::flit_c8,136
   void *data;data9,166
   void *data;glue_buf::data9,166
   int net_num; // which network is this flit in (we might have several icnt networks)net_num10,181
   int net_num; // which network is this flit in (we might have several icnt networks)glue_buf::net_num10,181
   int  src;src11,268
   int  src;glue_buf::src11,268
   int  dest;dest12,281
   int  dest;glue_buf::dest12,281
bool interconnect_has_buffer(unsigned int input, unsigned int size); interconnect_has_buffer16,321
void interconnect_push ( unsigned int input, unsigned int output, interconnect_push17,391
void* interconnect_pop(unsigned int output);interconnect_pop19,497
void init_interconnect (char* config_file,init_interconnect20,542
void advance_interconnect();advance_interconnect23,678
unsigned interconnect_busy();interconnect_busy24,707
void interconnect_stats() ;interconnect_stats25,737
void create_buf(int src_n,int warp_n, int vc_n);create_buf28,796
int in_map (int input) ;in_map29,845
void write_out_buf(int output, Flit * data);write_out_buf30,870
void transfer2boundary_buf(int output);transfer2boundary_buf31,915
void time_vector_update_icnt_injected(void* mf, int input);time_vector_update_icnt_injected32,955
void icnt_overal_stat();icnt_overal_stat35,1025
void icnt_init_grid ();icnt_init_grid36,1050
unsigned interconnect_get_flit_size( );interconnect_get_flit_size38,1075

intersim/config.y,164
commands : commands commandcommands24,289
command : STR '=' STR ';'   { Configuration::GetTheConfig()->Assign( $1, $3 ); free( $1 ); free( $3 ); }command28,343

intersim/allocator.hpp,6127
#define _ALLOCATOR_HPP__ALLOCATOR_HPP_2,25
class Allocator : public Module {Allocator10,144
   const int _inputs;_inputs12,191
   const int _inputs;Allocator::_inputs12,191
   const int _outputs;_outputs13,214
   const int _outputs;Allocator::_outputs13,214
   int *_inmatch;_inmatch15,240
   int *_inmatch;Allocator::_inmatch15,240
   int *_outmatch;_outmatch16,259
   int *_outmatch;Allocator::_outmatch16,259
   int *_outmask;_outmask18,281
   int *_outmask;Allocator::_outmask18,281
   void _ClearMatching( );_ClearMatching20,302
   void _ClearMatching( );Allocator::_ClearMatching20,302
   struct sRequest {sRequest23,341
   struct sRequest {Allocator::sRequest23,341
      int port;port24,363
      int port;Allocator::sRequest::port24,363
      int label;label25,380
      int label;Allocator::sRequest::label25,380
      int in_pri;in_pri26,398
      int in_pri;Allocator::sRequest::in_pri26,398
      int out_pri;out_pri27,417
      int out_pri;Allocator::sRequest::out_pri27,417
   Allocator( const Configuration &config,Allocator30,446
   Allocator( const Configuration &config,Allocator::Allocator30,446
   virtual ~Allocator( );~Allocator33,583
   virtual ~Allocator( );Allocator::~Allocator33,583
   virtual void Clear( ) = 0;Clear35,612
   virtual void Clear( ) = 0;Allocator::Clear35,612
   virtual int  ReadRequest( int in, int out ) const = 0;ReadRequest37,645
   virtual int  ReadRequest( int in, int out ) const = 0;Allocator::ReadRequest37,645
   virtual bool ReadRequest( sRequest &req, int in, int out ) const = 0;ReadRequest38,704
   virtual bool ReadRequest( sRequest &req, int in, int out ) const = 0;Allocator::ReadRequest38,704
   virtual void AddRequest( int in, int out, int label = 1, AddRequest40,780
   virtual void AddRequest( int in, int out, int label = 1, Allocator::AddRequest40,780
   virtual void RemoveRequest( int in, int out, int label = 1 ) = 0;RemoveRequest42,910
   virtual void RemoveRequest( int in, int out, int label = 1 ) = 0;Allocator::RemoveRequest42,910
   virtual void Allocate( ) = 0;Allocate44,982
   virtual void Allocate( ) = 0;Allocator::Allocate44,982
   void MaskOutput( int out, int mask = 1 );MaskOutput46,1018
   void MaskOutput( int out, int mask = 1 );Allocator::MaskOutput46,1018
   int OutputAssigned( int in ) const;OutputAssigned48,1066
   int OutputAssigned( int in ) const;Allocator::OutputAssigned48,1066
   int InputAssigned( int out ) const;InputAssigned49,1106
   int InputAssigned( int out ) const;Allocator::InputAssigned49,1106
   virtual void PrintRequests( ) const = 0;PrintRequests51,1148
   virtual void PrintRequests( ) const = 0;Allocator::PrintRequests51,1148
   static Allocator *NewAllocator( const Configuration &config,NewAllocator53,1195
   static Allocator *NewAllocator( const Configuration &config,Allocator::NewAllocator53,1195
class DenseAllocator : public Allocator {DenseAllocator65,1709
   sRequest **_request;_request67,1764
   sRequest **_request;DenseAllocator::_request67,1764
   DenseAllocator( const Configuration &config,DenseAllocator70,1800
   DenseAllocator( const Configuration &config,DenseAllocator::DenseAllocator70,1800
   virtual ~DenseAllocator( );~DenseAllocator73,1952
   virtual ~DenseAllocator( );DenseAllocator::~DenseAllocator73,1952
   void Clear( );Clear75,1986
   void Clear( );DenseAllocator::Clear75,1986
   int  ReadRequest( int in, int out ) const;ReadRequest77,2007
   int  ReadRequest( int in, int out ) const;DenseAllocator::ReadRequest77,2007
   bool ReadRequest( sRequest &req, int in, int out ) const;ReadRequest78,2054
   bool ReadRequest( sRequest &req, int in, int out ) const;DenseAllocator::ReadRequest78,2054
   void AddRequest( int in, int out, int label = 1, AddRequest80,2118
   void AddRequest( int in, int out, int label = 1, DenseAllocator::AddRequest80,2118
   void RemoveRequest( int in, int out, int label = 1 );RemoveRequest82,2228
   void RemoveRequest( int in, int out, int label = 1 );DenseAllocator::RemoveRequest82,2228
   virtual void Allocate( ) = 0;Allocate84,2288
   virtual void Allocate( ) = 0;DenseAllocator::Allocate84,2288
   void PrintRequests( ) const;PrintRequests86,2324
   void PrintRequests( ) const;DenseAllocator::PrintRequests86,2324
class SparseAllocator : public Allocator {SparseAllocator94,2571
   list<int> *_in_occ;_in_occ96,2627
   list<int> *_in_occ;SparseAllocator::_in_occ96,2627
   list<int> *_out_occ;_out_occ97,2651
   list<int> *_out_occ;SparseAllocator::_out_occ97,2651
   list<sRequest> *_in_req;_in_req99,2678
   list<sRequest> *_in_req;SparseAllocator::_in_req99,2678
   list<sRequest> *_out_req;_out_req100,2707
   list<sRequest> *_out_req;SparseAllocator::_out_req100,2707
   SparseAllocator( const Configuration &config,SparseAllocator103,2748
   SparseAllocator( const Configuration &config,SparseAllocator::SparseAllocator103,2748
   virtual ~SparseAllocator( );~SparseAllocator106,2903
   virtual ~SparseAllocator( );SparseAllocator::~SparseAllocator106,2903
   void Clear( );Clear108,2938
   void Clear( );SparseAllocator::Clear108,2938
   int  ReadRequest( int in, int out ) const;ReadRequest110,2959
   int  ReadRequest( int in, int out ) const;SparseAllocator::ReadRequest110,2959
   bool ReadRequest( sRequest &req, int in, int out ) const;ReadRequest111,3006
   bool ReadRequest( sRequest &req, int in, int out ) const;SparseAllocator::ReadRequest111,3006
   void AddRequest( int in, int out, int label = 1, AddRequest113,3070
   void AddRequest( int in, int out, int label = 1, SparseAllocator::AddRequest113,3070
   void RemoveRequest( int in, int out, int label = 1 );RemoveRequest115,3180
   void RemoveRequest( int in, int out, int label = 1 );SparseAllocator::RemoveRequest115,3180
   virtual void Allocate( ) = 0;Allocate117,3240
   virtual void Allocate( ) = 0;SparseAllocator::Allocate117,3240
   void PrintRequests( ) const;PrintRequests119,3276
   void PrintRequests( ) const;SparseAllocator::PrintRequests119,3276

intersim/router.hpp,3472
#define _ROUTER_HPP__ROUTER_HPP_2,22
class Router : public Module {Router12,184
   int _id;_id14,228
   int _id;Router::_id14,228
   int _inputs;_inputs16,243
   int _inputs;Router::_inputs16,243
   int _outputs;_outputs17,260
   int _outputs;Router::_outputs17,260
   int _input_speedup;_input_speedup19,280
   int _input_speedup;Router::_input_speedup19,280
   int _output_speedup;_output_speedup20,304
   int _output_speedup;Router::_output_speedup20,304
   int _routing_delay;_routing_delay22,331
   int _routing_delay;Router::_routing_delay22,331
   int _vc_alloc_delay;_vc_alloc_delay23,355
   int _vc_alloc_delay;Router::_vc_alloc_delay23,355
   int _sw_alloc_delay;_sw_alloc_delay24,380
   int _sw_alloc_delay;Router::_sw_alloc_delay24,380
   int _st_prepare_delay;_st_prepare_delay25,405
   int _st_prepare_delay;Router::_st_prepare_delay25,405
   int _st_final_delay;_st_final_delay26,432
   int _st_final_delay;Router::_st_final_delay26,432
   int _credit_delay;_credit_delay28,459
   int _credit_delay;Router::_credit_delay28,459
   vector<Flit **>   *_input_channels;_input_channels30,484
   vector<Flit **>   *_input_channels;Router::_input_channels30,484
   vector<Credit **> *_input_credits;_input_credits31,524
   vector<Credit **> *_input_credits;Router::_input_credits31,524
   vector<Flit **>   *_output_channels;_output_channels32,563
   vector<Flit **>   *_output_channels;Router::_output_channels32,563
   vector<Credit **> *_output_credits;_output_credits33,604
   vector<Credit **> *_output_credits;Router::_output_credits33,604
   vector<bool>      *_channel_faults;_channel_faults34,644
   vector<bool>      *_channel_faults;Router::_channel_faults34,644
   Credit *_NewCredit( int vcs = 1 );_NewCredit36,686
   Credit *_NewCredit( int vcs = 1 );Router::_NewCredit36,686
   void    _RetireCredit( Credit *c );_RetireCredit37,725
   void    _RetireCredit( Credit *c );Router::_RetireCredit37,725
   Router( const Configuration& config,Router40,776
   Router( const Configuration& config,Router::Router40,776
   virtual ~Router( );~Router44,907
   virtual ~Router( );Router::~Router44,907
   static Router *NewRouter( const Configuration& config,NewRouter46,933
   static Router *NewRouter( const Configuration& config,Router::NewRouter46,933
   void AddInputChannel( Flit **channel, Credit **backchannel );AddInputChannel50,1118
   void AddInputChannel( Flit **channel, Credit **backchannel );Router::AddInputChannel50,1118
   void AddOutputChannel( Flit **channel, Credit **backchannel );AddOutputChannel51,1184
   void AddOutputChannel( Flit **channel, Credit **backchannel );Router::AddOutputChannel51,1184
   virtual void ReadInputs( ) = 0;ReadInputs53,1253
   virtual void ReadInputs( ) = 0;Router::ReadInputs53,1253
   virtual void InternalStep( ) = 0;InternalStep54,1289
   virtual void InternalStep( ) = 0;Router::InternalStep54,1289
   virtual void WriteOutputs( ) = 0;WriteOutputs55,1327
   virtual void WriteOutputs( ) = 0;Router::WriteOutputs55,1327
   void OutChannelFault( int c, bool fault = true );OutChannelFault57,1367
   void OutChannelFault( int c, bool fault = true );Router::OutChannelFault57,1367
   bool IsFaultyOutput( int c ) const;IsFaultyOutput58,1421
   bool IsFaultyOutput( int c ) const;Router::IsFaultyOutput58,1421
   int GetID( ) const;GetID60,1463
   int GetID( ) const;Router::GetID60,1463

intersim/kncube.hpp,1623
#define _KNCUBE_HPP__KNCUBE_HPP_2,22
class KNCube : public Network {KNCube6,72
   bool _mesh;_mesh8,107
   bool _mesh;KNCube::_mesh8,107
   int _k;_k10,125
   int _k;KNCube::_k10,125
   int _n;_n11,137
   int _n;KNCube::_n11,137
   void _ComputeSize( const Configuration &config );_ComputeSize13,151
   void _ComputeSize( const Configuration &config );KNCube::_ComputeSize13,151
   void _BuildNet( const Configuration &config );_BuildNet14,205
   void _BuildNet( const Configuration &config );KNCube::_BuildNet14,205
   int _LeftChannel( int node, int dim );_LeftChannel16,258
   int _LeftChannel( int node, int dim );KNCube::_LeftChannel16,258
   int _RightChannel( int node, int dim );_RightChannel17,301
   int _RightChannel( int node, int dim );KNCube::_RightChannel17,301
   int _LeftNode( int node, int dim );_LeftNode19,347
   int _LeftNode( int node, int dim );KNCube::_LeftNode19,347
   int _RightNode( int node, int dim );_RightNode20,387
   int _RightNode( int node, int dim );KNCube::_RightNode20,387
   KNCube( const Configuration &config, bool mesh );KNCube23,439
   KNCube( const Configuration &config, bool mesh );KNCube::KNCube23,439
   int GetN( ) const;GetN25,495
   int GetN( ) const;KNCube::GetN25,495
   int GetK( ) const;GetK26,518
   int GetK( ) const;KNCube::GetK26,518
   double Capacity( ) const;Capacity28,543
   double Capacity( ) const;KNCube::Capacity28,543
   void InsertRandomFaults( const Configuration &config );InsertRandomFaults30,575
   void InsertRandomFaults( const Configuration &config );KNCube::InsertRandomFaults30,575

intersim/pim.cpp,239
PIM::PIM( const Configuration &config,PIM9,121
PIM::PIM( const Configuration &config,PIM::PIM9,121
PIM::~PIM( )~PIM19,396
PIM::~PIM( )PIM::~PIM19,396
void PIM::Allocate( )Allocate24,441
void PIM::Allocate( )PIM::Allocate24,441

intersim/rng_double.cpp,750
#define KK KK21,1038
#define LL LL22,1093
#define mod_sum(mod_sum23,1149
double ran_u[KK];           /* the generator state */ran_u25,1222
void ranf_array(double aa[], int n)ranf_array28,1296
#define QUALITY QUALITY45,1895
double ranf_arr_buf[QUALITY];ranf_arr_buf46,1966
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_dummy47,1997
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_started47,1997
double *ranf_arr_ptr=&ranf_arr_dummy; /* the next random fraction, or -1 */ranf_arr_ptr48,2049
#define TT TT50,2128
#define is_odd(is_odd51,2190
void ranf_start(long seed)ranf_start54,2236
#define ranf_arr_next(ranf_arr_next91,3579
double ranf_arr_cycle()ranf_arr_cycle92,3658
int main()main103,3939

intersim/iq_router.hpp,4006
#define _IQ_ROUTER_HPP__IQ_ROUTER_HPP_2,25
class IQRouter : public Router {IQRouter16,290
   int _vcs;_vcs17,324
   int _vcs;IQRouter::_vcs17,324
   int _vc_size;_vc_size18,338
   int _vc_size;IQRouter::_vc_size18,338
   int _iq_time;_iq_time20,358
   int _iq_time;IQRouter::_iq_time20,358
   int _output_extra_latency;_output_extra_latency21,376
   int _output_extra_latency;IQRouter::_output_extra_latency21,376
   VC          **_vc;_vc23,409
   VC          **_vc;IQRouter::_vc23,409
   BufferState *_next_vcs;_next_vcs24,432
   BufferState *_next_vcs;IQRouter::_next_vcs24,432
   Allocator *_vc_allocator;_vc_allocator26,462
   Allocator *_vc_allocator;IQRouter::_vc_allocator26,462
   Allocator *_sw_allocator;_sw_allocator27,492
   Allocator *_sw_allocator;IQRouter::_sw_allocator27,492
   int *_sw_rr_offset;_sw_rr_offset29,524
   int *_sw_rr_offset;IQRouter::_sw_rr_offset29,524
   tRoutingFunction   _rf;_rf31,550
   tRoutingFunction   _rf;IQRouter::_rf31,550
   PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe33,580
   PipelineFIFO<Flit>   *_crossbar_pipe;IQRouter::_crossbar_pipe33,580
   PipelineFIFO<Credit> *_credit_pipe;_credit_pipe34,622
   PipelineFIFO<Credit> *_credit_pipe;IQRouter::_credit_pipe34,622
   queue<Flit *> *_input_buffer;_input_buffer36,664
   queue<Flit *> *_input_buffer;IQRouter::_input_buffer36,664
   queue<pair<Flit *,int> > *_output_buffer;_output_buffer37,698
   queue<pair<Flit *,int> > *_output_buffer;IQRouter::_output_buffer37,698
   queue<Credit *> *_in_cred_buffer;_in_cred_buffer39,746
   queue<Credit *> *_in_cred_buffer;IQRouter::_in_cred_buffer39,746
   queue<Credit *> *_out_cred_buffer;_out_cred_buffer40,784
   queue<Credit *> *_out_cred_buffer;IQRouter::_out_cred_buffer40,784
   int _hold_switch_for_packet;_hold_switch_for_packet42,825
   int _hold_switch_for_packet;IQRouter::_hold_switch_for_packet42,825
   int *_switch_hold_in;_switch_hold_in43,858
   int *_switch_hold_in;IQRouter::_switch_hold_in43,858
   int *_switch_hold_out;_switch_hold_out44,884
   int *_switch_hold_out;IQRouter::_switch_hold_out44,884
   int *_switch_hold_vc;_switch_hold_vc45,911
   int *_switch_hold_vc;IQRouter::_switch_hold_vc45,911
   void _ReceiveFlits( );_ReceiveFlits47,939
   void _ReceiveFlits( );IQRouter::_ReceiveFlits47,939
   void _ReceiveCredits( );_ReceiveCredits48,966
   void _ReceiveCredits( );IQRouter::_ReceiveCredits48,966
   void _InputQueuing( );_InputQueuing50,997
   void _InputQueuing( );IQRouter::_InputQueuing50,997
   void _Route( );_Route51,1024
   void _Route( );IQRouter::_Route51,1024
   void _VCAlloc( );_VCAlloc52,1044
   void _VCAlloc( );IQRouter::_VCAlloc52,1044
   void _SWAlloc( );_SWAlloc53,1066
   void _SWAlloc( );IQRouter::_SWAlloc53,1066
   void _OutputQueuing( );_OutputQueuing54,1088
   void _OutputQueuing( );IQRouter::_OutputQueuing54,1088
   void _SendFlits( );_SendFlits56,1118
   void _SendFlits( );IQRouter::_SendFlits56,1118
   void _SendCredits( );_SendCredits57,1142
   void _SendCredits( );IQRouter::_SendCredits57,1142
   void _AddVCRequests( VC* cur_vc, int input_index, bool watch = false );_AddVCRequests59,1170
   void _AddVCRequests( VC* cur_vc, int input_index, bool watch = false );IQRouter::_AddVCRequests59,1170
   IQRouter( const Configuration& config,IQRouter62,1257
   IQRouter( const Configuration& config,IQRouter::IQRouter62,1257
   virtual ~IQRouter( );~IQRouter66,1394
   virtual ~IQRouter( );IQRouter::~IQRouter66,1394
   virtual void ReadInputs( );ReadInputs68,1422
   virtual void ReadInputs( );IQRouter::ReadInputs68,1422
   virtual void InternalStep( );InternalStep69,1454
   virtual void InternalStep( );IQRouter::InternalStep69,1454
   virtual void WriteOutputs( );WriteOutputs70,1488
   virtual void WriteOutputs( );IQRouter::WriteOutputs70,1488
   void Display( ) const;Display72,1524
   void Display( ) const;IQRouter::Display72,1524

intersim/random_utils.hpp,664
#define _RANDOM_UTILS_HPP__RANDOM_UTILS_HPP_2,28
extern unsigned long  int_genrand( );int_genrand7,100
extern void int_lsgenrand( unsigned long seed_array[] );int_lsgenrand8,139
extern void int_sgenrand( unsigned long seed );int_sgenrand9,197
extern double float_genrand( );float_genrand11,248
extern void   float_lsgenrand( unsigned long seed_array[] );float_lsgenrand12,281
extern void   float_sgenrand( unsigned long seed );float_sgenrand13,343
void RandomSeed( long seed );RandomSeed16,406
int RandomInt( int max ) ;RandomInt17,437
float RandomFloat( float max = 1.0 );RandomFloat18,465
unsigned long RandomIntLong( );RandomIntLong19,504

intersim/event_router.cpp,5912
EventRouter::EventRouter( const Configuration& config,EventRouter10,157
EventRouter::EventRouter( const Configuration& config,EventRouter::EventRouter10,157
EventRouter::~EventRouter( )~EventRouter119,3388
EventRouter::~EventRouter( )EventRouter::~EventRouter119,3388
void EventRouter::ReadInputs( )ReadInputs156,4125
void EventRouter::ReadInputs( )EventRouter::ReadInputs156,4125
void EventRouter::InternalStep( )InternalStep162,4212
void EventRouter::InternalStep( )EventRouter::InternalStep162,4212
void EventRouter::WriteOutputs( )WriteOutputs210,5420
void EventRouter::WriteOutputs( )EventRouter::WriteOutputs210,5420
void EventRouter::_ReceiveFlits( )_ReceiveFlits216,5503
void EventRouter::_ReceiveFlits( )EventRouter::_ReceiveFlits216,5503
void EventRouter::_ReceiveCredits( )_ReceiveCredits229,5734
void EventRouter::_ReceiveCredits( )EventRouter::_ReceiveCredits229,5734
void EventRouter::_ProcessWaiting( int output, int out_vc )_ProcessWaiting242,5978
void EventRouter::_ProcessWaiting( int output, int out_vc )EventRouter::_ProcessWaiting242,5978
void EventRouter::_IncomingFlits( )_IncomingFlits304,7945
void EventRouter::_IncomingFlits( )EventRouter::_IncomingFlits304,7945
void EventRouter::_ArrivalRequests( int input ) _ArrivalRequests394,10681
void EventRouter::_ArrivalRequests( int input ) EventRouter::_ArrivalRequests394,10681
void EventRouter::_SendTransport( int input, int output, tArrivalEvent *aevt )_SendTransport409,11033
void EventRouter::_SendTransport( int input, int output, tArrivalEvent *aevt )EventRouter::_SendTransport409,11033
void EventRouter::_ArrivalArb( int output )_ArrivalArb450,12233
void EventRouter::_ArrivalArb( int output )EventRouter::_ArrivalArb450,12233
void EventRouter::_TransportRequests( int output )_TransportRequests589,16843
void EventRouter::_TransportRequests( int output )EventRouter::_TransportRequests589,16843
void EventRouter::_TransportArb( int input ) _TransportArb599,17097
void EventRouter::_TransportArb( int input ) EventRouter::_TransportArb599,17097
void EventRouter::_OutputQueuing( )_OutputQueuing694,19568
void EventRouter::_OutputQueuing( )EventRouter::_OutputQueuing694,19568
void EventRouter::_SendFlits( )_SendFlits716,20002
void EventRouter::_SendFlits( )EventRouter::_SendFlits716,20002
void EventRouter::_SendCredits( )_SendCredits732,20344
void EventRouter::_SendCredits( )EventRouter::_SendCredits732,20344
void EventRouter::Display( ) constDisplay748,20683
void EventRouter::Display( ) constEventRouter::Display748,20683
void EventNextVCState::init( const Configuration& config ) init757,20874
void EventNextVCState::init( const Configuration& config ) EventNextVCState::init757,20874
EventNextVCState::EventNextVCState( const Configuration& config, EventNextVCState762,20964
EventNextVCState::EventNextVCState( const Configuration& config, EventNextVCState::EventNextVCState762,20964
void EventNextVCState::_Init( const Configuration& config )_Init769,21160
void EventNextVCState::_Init( const Configuration& config )EventNextVCState::_Init769,21160
EventNextVCState::~EventNextVCState( )~EventNextVCState788,21682
EventNextVCState::~EventNextVCState( )EventNextVCState::~EventNextVCState788,21682
EventNextVCState::eNextVCState EventNextVCState::GetState( int vc ) constGetState798,21871
EventNextVCState::eNextVCState EventNextVCState::GetState( int vc ) constEventNextVCState::GetState798,21871
int EventNextVCState::GetPresence( int vc ) constGetPresence804,22021
int EventNextVCState::GetPresence( int vc ) constEventNextVCState::GetPresence804,22021
int EventNextVCState::GetCredits( int vc ) constGetCredits810,22150
int EventNextVCState::GetCredits( int vc ) constEventNextVCState::GetCredits810,22150
int EventNextVCState::GetInput( int vc ) constGetInput816,22277
int EventNextVCState::GetInput( int vc ) constEventNextVCState::GetInput816,22277
int EventNextVCState::GetInputVC( int vc ) constGetInputVC822,22400
int EventNextVCState::GetInputVC( int vc ) constEventNextVCState::GetInputVC822,22400
bool EventNextVCState::IsWaiting( int vc ) constIsWaiting828,22527
bool EventNextVCState::IsWaiting( int vc ) constEventNextVCState::IsWaiting828,22527
void EventNextVCState::PushWaiting( int vc, tWaiting *w )PushWaiting834,22664
void EventNextVCState::PushWaiting( int vc, tWaiting *w )EventNextVCState::PushWaiting834,22664
void EventNextVCState::IncrWaiting( int vc, int w_input, int w_vc )IncrWaiting846,22972
void EventNextVCState::IncrWaiting( int vc, int w_input, int w_vc )EventNextVCState::IncrWaiting846,22972
bool EventNextVCState::IsInputWaiting( int vc, int w_input, int w_vc ) constIsInputWaiting863,23438
bool EventNextVCState::IsInputWaiting( int vc, int w_input, int w_vc ) constEventNextVCState::IsInputWaiting863,23438
EventNextVCState::tWaiting *EventNextVCState::PopWaiting( int vc )PopWaiting883,23904
EventNextVCState::tWaiting *EventNextVCState::PopWaiting( int vc )EventNextVCState::PopWaiting883,23904
void EventNextVCState::SetState( int vc, eNextVCState state )SetState895,24123
void EventNextVCState::SetState( int vc, eNextVCState state )EventNextVCState::SetState895,24123
void EventNextVCState::SetCredits( int vc, int value )SetCredits901,24262
void EventNextVCState::SetCredits( int vc, int value )EventNextVCState::SetCredits901,24262
void EventNextVCState::SetPresence( int vc, int value )SetPresence907,24396
void EventNextVCState::SetPresence( int vc, int value )EventNextVCState::SetPresence907,24396
void EventNextVCState::SetInput( int vc, int input )SetInput913,24532
void EventNextVCState::SetInput( int vc, int input )EventNextVCState::SetInput913,24532
void EventNextVCState::SetInputVC( int vc, int in_vc )SetInputVC919,24662
void EventNextVCState::SetInputVC( int vc, int in_vc )EventNextVCState::SetInputVC919,24662

intersim/routefunc.hpp,321
#define _ROUTEFUNC_HPP__ROUTEFUNC_HPP_2,25
typedef void (*tRoutingFunction)( const Router *, const Flit *, int in_channel, OutputSet *, bool );tRoutingFunction9,153
void InitializeRoutingMap( );InitializeRoutingMap11,257
tRoutingFunction GetRoutingFunction( const Configuration& config );GetRoutingFunction12,288

intersim/vc.hpp,4112
#define _VC_HPP__VC_HPP_2,18
class VC : public Module {VC13,181
   enum eVCState {eVCState15,218
   enum eVCState {VC::eVCState15,218
      idle, routing, vc_alloc, activeidle16,238
      idle, routing, vc_alloc, activeVC::idle16,238
      idle, routing, vc_alloc, activerouting16,238
      idle, routing, vc_alloc, activeVC::routing16,238
      idle, routing, vc_alloc, activevc_alloc16,238
      idle, routing, vc_alloc, activeVC::vc_alloc16,238
      idle, routing, vc_alloc, activeactive16,238
      idle, routing, vc_alloc, activeVC::active16,238
   int _size;_size20,296
   int _size;VC::_size20,296
   queue<Flit *> _buffer;_buffer22,313
   queue<Flit *> _buffer;VC::_buffer22,313
   eVCState _state;_state24,342
   eVCState _state;VC::_state24,342
   int      _state_time;_state_time25,363
   int      _state_time;VC::_state_time25,363
   OutputSet *_route_set;_route_set27,391
   OutputSet *_route_set;VC::_route_set27,391
   int _out_port, _out_vc;_out_port28,418
   int _out_port, _out_vc;VC::_out_port28,418
   int _out_port, _out_vc;_out_vc28,418
   int _out_port, _out_vc;VC::_out_vc28,418
   int _occupied_cnt;_occupied_cnt30,448
   int _occupied_cnt;VC::_occupied_cnt30,448
   int _total_cycles;_total_cycles31,471
   int _total_cycles;VC::_total_cycles31,471
   int _vc_alloc_cycles;_vc_alloc_cycles32,494
   int _vc_alloc_cycles;VC::_vc_alloc_cycles32,494
   int _active_cycles;_active_cycles33,520
   int _active_cycles;VC::_active_cycles33,520
   int _idle_cycles;_idle_cycles34,544
   int _idle_cycles;VC::_idle_cycles34,544
   int _pri;_pri36,568
   int _pri;VC::_pri36,568
   void _Init( const Configuration& config, int outputs );_Init38,584
   void _Init( const Configuration& config, int outputs );VC::_Init38,584
   bool _watched;_watched40,646
   bool _watched;VC::_watched40,646
    VC() : Module() {}VC43,676
    VC() : Module() {}VC::VC43,676
   void init( const Configuration& config, int outputs );init44,700
   void init( const Configuration& config, int outputs );VC::init44,700
   VC( const Configuration& config, int outputs,VC45,759
   VC( const Configuration& config, int outputs,VC::VC45,759
   ~VC( );~VC47,855
   ~VC( );VC::~VC47,855
   bool AddFlit( Flit *f );AddFlit49,869
   bool AddFlit( Flit *f );VC::AddFlit49,869
   Flit *FrontFlit( );FrontFlit50,898
   Flit *FrontFlit( );VC::FrontFlit50,898
   Flit *RemoveFlit( );RemoveFlit51,922
   Flit *RemoveFlit( );VC::RemoveFlit51,922
   bool Empty( ) const;Empty53,949
   bool Empty( ) const;VC::Empty53,949
   eVCState GetState( ) const;GetState55,976
   eVCState GetState( ) const;VC::GetState55,976
   int      GetStateTime( ) const;GetStateTime56,1008
   int      GetStateTime( ) const;VC::GetStateTime56,1008
   void     SetState( eVCState s );SetState57,1044
   void     SetState( eVCState s );VC::SetState57,1044
   const OutputSet *GetRouteSet( ) const;GetRouteSet59,1083
   const OutputSet *GetRouteSet( ) const;VC::GetRouteSet59,1083
   void SetOutput( int port, int vc );SetOutput61,1128
   void SetOutput( int port, int vc );VC::SetOutput61,1128
   int  GetOutputPort( ) const;GetOutputPort62,1168
   int  GetOutputPort( ) const;VC::GetOutputPort62,1168
   int  GetOutputVC( ) const;GetOutputVC63,1201
   int  GetOutputVC( ) const;VC::GetOutputVC63,1201
   int  GetPriority( ) const;GetPriority65,1234
   int  GetPriority( ) const;VC::GetPriority65,1234
   void Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel );Route67,1267
   void Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel );VC::Route67,1267
   void AdvanceTime( );AdvanceTime69,1361
   void AdvanceTime( );VC::AdvanceTime69,1361
   void SetWatch( bool watch = true );SetWatch73,1423
   void SetWatch( bool watch = true );VC::SetWatch73,1423
   bool IsWatched( ) const;IsWatched74,1463
   bool IsWatched( ) const;VC::IsWatched74,1463
   void Display( ) const;Display76,1494
   void Display( ) const;VC::Display76,1494

intersim/loa.cpp,237
LOA::LOA( const Configuration &config,LOA7,98
LOA::LOA( const Configuration &config,LOA::LOA7,98
LOA::~LOA( )~LOA20,475
LOA::~LOA( )LOA::~LOA20,475
void LOA::Allocate( )Allocate28,582
void LOA::Allocate( )LOA::Allocate28,582

intersim/rng.cpp,740
#define KK KK21,1043
#define LL LL22,1098
#define MM MM23,1154
#define mod_diff(mod_diff24,1209
long ran_x[KK];                    /* the generator state */ran_x26,1278
void ran_array(long aa[],int n)ran_array29,1359
#define QUALITY QUALITY46,1942
long ran_arr_buf[QUALITY];ran_arr_buf47,2013
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_dummy48,2041
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_started48,2041
long *ran_arr_ptr=&ran_arr_dummy; /* the next random number, or -1 */ran_arr_ptr49,2085
#define TT TT51,2158
#define is_odd(is_odd52,2220
void ran_start(long seed)ran_start55,2297
#define ran_arr_next(ran_arr_next88,3505
long ran_arr_cycle()ran_arr_cycle89,3580
int main()main100,3849

intersim/outputset.cpp,1388
OutputSet::OutputSet( int num_outputs )OutputSet6,75
OutputSet::OutputSet( int num_outputs )OutputSet::OutputSet6,75
OutputSet::~OutputSet( )~OutputSet13,211
OutputSet::~OutputSet( )OutputSet::~OutputSet13,211
void OutputSet::Clear( )Clear18,269
void OutputSet::Clear( )OutputSet::Clear18,269
void OutputSet::Add( int output_port, int vc, int pri  )Add25,385
void OutputSet::Add( int output_port, int vc, int pri  )OutputSet::Add25,385
void OutputSet::AddRange( int output_port, int vc_start, int vc_end, int pri )AddRange30,493
void OutputSet::AddRange( int output_port, int vc_start, int vc_end, int pri )OutputSet::AddRange30,493
int OutputSet::Size( ) constSize45,843
int OutputSet::Size( ) constOutputSet::Size45,843
bool OutputSet::OutputEmpty( int output_port ) constOutputEmpty50,906
bool OutputSet::OutputEmpty( int output_port ) constOutputSet::OutputEmpty50,906
int OutputSet::NumVCs( int output_port ) constNumVCs58,1096
int OutputSet::NumVCs( int output_port ) constOutputSet::NumVCs58,1096
int OutputSet::GetVC( int output_port, int vc_index, int *pri ) constGetVC73,1460
int OutputSet::GetVC( int output_port, int vc_index, int *pri ) constOutputSet::GetVC73,1460
bool OutputSet::GetPortVC( int *out_port, int *out_vc ) constGetPortVC104,2141
bool OutputSet::GetPortVC( int *out_port, int *out_vc ) constOutputSet::GetPortVC104,2141

intersim/booksim_config.cpp,117
BookSimConfig::BookSimConfig( )BookSimConfig4,57
BookSimConfig::BookSimConfig( )BookSimConfig::BookSimConfig4,57

intersim/config_utils.hpp,2853
#define _CONFIG_UTILS_HPP__CONFIG_UTILS_HPP_2,28
extern int configparse( );configparse8,112
class Configuration {Configuration10,142
   static Configuration *theConfig;theConfig11,165
   static Configuration *theConfig;Configuration::theConfig11,165
   FILE *_config_file;_config_file12,202
   FILE *_config_file;Configuration::_config_file12,202
   map<string,char *>       _str_map;_str_map15,240
   map<string,char *>       _str_map;Configuration::_str_map15,240
   map<string,unsigned int> _int_map;_int_map16,279
   map<string,unsigned int> _int_map;Configuration::_int_map16,279
   map<string,double>       _float_map;_float_map17,318
   map<string,double>       _float_map;Configuration::_float_map17,318
   Configuration( );Configuration20,370
   Configuration( );Configuration::Configuration20,370
   void AddStrField( const string &field, const string &value );AddStrField22,394
   void AddStrField( const string &field, const string &value );Configuration::AddStrField22,394
   void Assign( const string &field, const string &value );Assign24,462
   void Assign( const string &field, const string &value );Configuration::Assign24,462
   void Assign( const string &field, unsigned int value );Assign25,523
   void Assign( const string &field, unsigned int value );Configuration::Assign25,523
   void Assign( const string &field, double value );Assign26,583
   void Assign( const string &field, double value );Configuration::Assign26,583
   void GetStr( const string &field, string &value, const string &def = "" ) const;GetStr28,639
   void GetStr( const string &field, string &value, const string &def = "" ) const;Configuration::GetStr28,639
   unsigned int GetInt( const string &field, unsigned int def = 0 ) const;GetInt29,724
   unsigned int GetInt( const string &field, unsigned int def = 0 ) const;Configuration::GetInt29,724
   double GetFloat( const string &field, double def = 0.0 ) const;GetFloat30,800
   double GetFloat( const string &field, double def = 0.0 ) const;Configuration::GetFloat30,800
   void Parse( const string& filename );Parse32,870
   void Parse( const string& filename );Configuration::Parse32,870
   void Parse( const char* filename );Parse33,912
   void Parse( const char* filename );Configuration::Parse33,912
   int  Input( char *line, int max_size );Input35,954
   int  Input( char *line, int max_size );Configuration::Input35,954
   void ParseError( const string &msg, unsigned int lineno ) const;ParseError36,998
   void ParseError( const string &msg, unsigned int lineno ) const;Configuration::ParseError36,998
   static Configuration *GetTheConfig( );GetTheConfig38,1069
   static Configuration *GetTheConfig( );Configuration::GetTheConfig38,1069
bool ParseArgs( Configuration *cf, int argc, char **argv );ParseArgs41,1118

intersim/doc/manual.tex,495
\section{Getting started}Getting started73,2577
\subsection{Downloading and building the simulator}Downloading and building the simulator76,2631
\subsection{Flow control}Flow control471,15816
\subsection{Router organizations}Router organizations493,16685
\subsubsection{The input-queued router}The input queued router518,17830
\subsubsection{The event-driven router}The event driven router553,19179
\subsection{Allocators}Allocators564,19688
\subsection{Traffic}Traffic587,20544

abstract_hardware_model.cc,7109
unsigned mem_access_t::sm_next_access_uid = 0;   sm_next_access_uid39,1878
unsigned mem_access_t::sm_next_access_uid = 0;   mem_access_t::sm_next_access_uid39,1878
unsigned warp_inst_t::sm_next_uid = 0;sm_next_uid40,1928
unsigned warp_inst_t::sm_next_uid = 0;warp_inst_t::sm_next_uid40,1928
void move_warp( warp_inst_t *&dst, warp_inst_t *&src )move_warp42,1968
void gpgpu_functional_sim_config::reg_options(class OptionParser * opp)reg_options52,2130
void gpgpu_functional_sim_config::reg_options(class OptionParser * opp)gpgpu_functional_sim_config::reg_options52,2130
void gpgpu_functional_sim_config::ptx_set_tex_cache_linesize(unsigned linesize)ptx_set_tex_cache_linesize87,3768
void gpgpu_functional_sim_config::ptx_set_tex_cache_linesize(unsigned linesize)gpgpu_functional_sim_config::ptx_set_tex_cache_linesize87,3768
gpgpu_t::gpgpu_t( const gpgpu_functional_sim_config &config )gpgpu_t92,3888
gpgpu_t::gpgpu_t( const gpgpu_functional_sim_config &config )gpgpu_t::gpgpu_t92,3888
address_type line_size_based_tag_func(new_addr_type address, new_addr_type line_size)line_size_based_tag_func105,4373
const char * mem_access_type_str(enum mem_access_type access_type)mem_access_type_str111,4561
   #define MA_TUP_BEGIN(MA_TUP_BEGIN113,4630
   #define MA_TUP(MA_TUP114,4698
   #define MA_TUP_END(MA_TUP_END115,4722
   #undef MA_TUP_BEGINMA_TUP_BEGIN117,4777
   #undef MA_TUPMA_TUP118,4800
   #undef MA_TUP_ENDMA_TUP_END119,4817
void warp_inst_t::clear_active( const active_mask_t &inactive ) {clear_active127,4932
void warp_inst_t::clear_active( const active_mask_t &inactive ) {warp_inst_t::clear_active127,4932
void warp_inst_t::set_not_active( unsigned lane_id ) {set_not_active134,5182
void warp_inst_t::set_not_active( unsigned lane_id ) {warp_inst_t::set_not_active134,5182
void warp_inst_t::set_active( const active_mask_t &active ) {set_active138,5279
void warp_inst_t::set_active( const active_mask_t &active ) {warp_inst_t::set_active138,5279
void warp_inst_t::do_atomic(bool forceDo) {do_atomic151,5712
void warp_inst_t::do_atomic(bool forceDo) {warp_inst_t::do_atomic151,5712
void warp_inst_t::do_atomic( const active_mask_t& access_mask,bool forceDo ) {do_atomic155,5804
void warp_inst_t::do_atomic( const active_mask_t& access_mask,bool forceDo ) {warp_inst_t::do_atomic155,5804
void warp_inst_t::generate_mem_accesses()generate_mem_accesses168,6206
void warp_inst_t::generate_mem_accesses()warp_inst_t::generate_mem_accesses168,6206
void warp_inst_t::memory_coalescing_arch_13( bool is_write, mem_access_type access_type )memory_coalescing_arch_13340,13564
void warp_inst_t::memory_coalescing_arch_13( bool is_write, mem_access_type access_type )warp_inst_t::memory_coalescing_arch_13340,13564
void warp_inst_t::memory_coalescing_arch_13_atomic( bool is_write, mem_access_type access_type )memory_coalescing_arch_13_atomic404,16262
void warp_inst_t::memory_coalescing_arch_13_atomic( bool is_write, mem_access_type access_type )warp_inst_t::memory_coalescing_arch_13_atomic404,16262
void warp_inst_t::memory_coalescing_arch_13_reduce_and_send( bool is_write, mem_access_type access_type, const transaction_info &info, new_addr_type addr, unsigned segment_size )memory_coalescing_arch_13_reduce_and_send479,19498
void warp_inst_t::memory_coalescing_arch_13_reduce_and_send( bool is_write, mem_access_type access_type, const transaction_info &info, new_addr_type addr, unsigned segment_size )warp_inst_t::memory_coalescing_arch_13_reduce_and_send479,19498
void warp_inst_t::completed( unsigned long long cycle ) const completed531,21272
void warp_inst_t::completed( unsigned long long cycle ) const warp_inst_t::completed531,21272
unsigned kernel_info_t::m_next_uid = 1;m_next_uid539,21516
unsigned kernel_info_t::m_next_uid = 1;kernel_info_t::m_next_uid539,21516
kernel_info_t::kernel_info_t( dim3 gridDim, dim3 blockDim, class function_info *entry )kernel_info_t541,21557
kernel_info_t::kernel_info_t( dim3 gridDim, dim3 blockDim, class function_info *entry )kernel_info_t::kernel_info_t541,21557
kernel_info_t::~kernel_info_t()~kernel_info_t555,21930
kernel_info_t::~kernel_info_t()kernel_info_t::~kernel_info_t555,21930
std::string kernel_info_t::name() constname561,22031
std::string kernel_info_t::name() constkernel_info_t::name561,22031
simt_stack::simt_stack( unsigned wid, unsigned warpSize)simt_stack566,22115
simt_stack::simt_stack( unsigned wid, unsigned warpSize)simt_stack::simt_stack566,22115
void simt_stack::reset()reset573,22237
void simt_stack::reset()simt_stack::reset573,22237
void simt_stack::launch( address_type start_pc, const simt_mask_t &active_mask )launch578,22288
void simt_stack::launch( address_type start_pc, const simt_mask_t &active_mask )simt_stack::launch578,22288
const simt_mask_t &simt_stack::get_active_mask() constget_active_mask589,22642
const simt_mask_t &simt_stack::get_active_mask() constsimt_stack::get_active_mask589,22642
void simt_stack::get_pdom_stack_top_info( unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info595,22775
void simt_stack::get_pdom_stack_top_info( unsigned *pc, unsigned *rpc ) constsimt_stack::get_pdom_stack_top_info595,22775
unsigned simt_stack::get_rp() const get_rp602,22956
unsigned simt_stack::get_rp() const simt_stack::get_rp602,22956
void simt_stack::print (FILE *fout) constprint608,23069
void simt_stack::print (FILE *fout) constsimt_stack::print608,23069
void simt_stack::update( simt_mask_t &thread_done, addr_vector_t &next_pc, address_type recvg_pc, op_type next_inst_op )update635,24202
void simt_stack::update( simt_mask_t &thread_done, addr_vector_t &next_pc, address_type recvg_pc, op_type next_inst_op )simt_stack::update635,24202
void core_t::execute_warp_inst_t(warp_inst_t &inst, unsigned warpId)execute_warp_inst_t749,28704
void core_t::execute_warp_inst_t(warp_inst_t &inst, unsigned warpId)core_t::execute_warp_inst_t749,28704
bool  core_t::ptx_thread_done( unsigned hw_thread_id ) const  ptx_thread_done764,29154
bool  core_t::ptx_thread_done( unsigned hw_thread_id ) const  core_t::ptx_thread_done764,29154
void core_t::updateSIMTStack(unsigned warpId, warp_inst_t * inst)updateSIMTStack769,29310
void core_t::updateSIMTStack(unsigned warpId, warp_inst_t * inst)core_t::updateSIMTStack769,29310
warp_inst_t core_t::getExecuteWarp(unsigned warpId)getExecuteWarp788,30046
warp_inst_t core_t::getExecuteWarp(unsigned warpId)core_t::getExecuteWarp788,30046
void core_t::deleteSIMTStack()deleteSIMTStack797,30301
void core_t::deleteSIMTStack()core_t::deleteSIMTStack797,30301
void core_t::initilizeSIMTStack(unsigned warp_count, unsigned warp_size)initilizeSIMTStack807,30518
void core_t::initilizeSIMTStack(unsigned warp_count, unsigned warp_size)core_t::initilizeSIMTStack807,30518
void core_t::get_pdom_stack_top_info( unsigned warpId, unsigned *pc, unsigned *rpc ) constget_pdom_stack_top_info816,30807
void core_t::get_pdom_stack_top_info( unsigned warpId, unsigned *pc, unsigned *rpc ) constcore_t::get_pdom_stack_top_info816,30807

statwrapper.h,415
#define STAT_WRAPER_HSTAT_WRAPER_H2,22
class Stats* StatCreate (const char * name, double bin_size, int num_bins) ;StatCreate4,45
void StatClear(void * st);StatClear5,122
void StatAddSample (void * st, int val);StatAddSample6,149
double StatAverage(void * st) ;StatAverage7,190
double StatMax(void * st) ;StatMax8,222
double StatMin(void * st) ;StatMin9,250
void StatDisp (void * st);StatDisp10,278

stream_manager.cc,3461
unsigned CUstream_st::sm_next_stream_uid = 0;sm_next_stream_uid33,1745
unsigned CUstream_st::sm_next_stream_uid = 0;CUstream_st::sm_next_stream_uid33,1745
CUstream_st::CUstream_st() CUstream_st35,1792
CUstream_st::CUstream_st() CUstream_st::CUstream_st35,1792
bool CUstream_st::empty()empty42,1920
bool CUstream_st::empty()CUstream_st::empty42,1920
bool CUstream_st::busy()busy50,2076
bool CUstream_st::busy()CUstream_st::busy50,2076
void CUstream_st::synchronize() synchronize58,2224
void CUstream_st::synchronize() CUstream_st::synchronize58,2224
void CUstream_st::push( const stream_operation &op )push69,2456
void CUstream_st::push( const stream_operation &op )CUstream_st::push69,2456
void CUstream_st::record_next_done()record_next_done77,2645
void CUstream_st::record_next_done()CUstream_st::record_next_done77,2645
stream_operation CUstream_st::next()next88,2858
stream_operation CUstream_st::next()CUstream_st::next88,2858
void CUstream_st::print(FILE *fp)print98,3089
void CUstream_st::print(FILE *fp)CUstream_st::print98,3089
void stream_operation::do_operation( gpgpu_sim *gpu )do_operation114,3565
void stream_operation::do_operation( gpgpu_sim *gpu )stream_operation::do_operation114,3565
void stream_operation::print( FILE *fp ) constprint177,5784
void stream_operation::print( FILE *fp ) conststream_operation::print177,5784
stream_manager::stream_manager( gpgpu_sim *gpu, bool cuda_launch_blocking ) stream_manager192,6469
stream_manager::stream_manager( gpgpu_sim *gpu, bool cuda_launch_blocking ) stream_manager::stream_manager192,6469
bool stream_manager::operation( bool * sim)operation200,6692
bool stream_manager::operation( bool * sim)stream_manager::operation200,6692
bool stream_manager::check_finished_kernel()check_finished_kernel213,7042
bool stream_manager::check_finished_kernel()stream_manager::check_finished_kernel213,7042
bool stream_manager::register_finished_kernel(unsigned grid_uid)register_finished_kernel222,7204
bool stream_manager::register_finished_kernel(unsigned grid_uid)stream_manager::register_finished_kernel222,7204
stream_operation stream_manager::front() front239,7658
stream_operation stream_manager::front() stream_manager::front239,7658
void stream_manager::add_stream( struct CUstream_st *stream )add_stream274,8819
void stream_manager::add_stream( struct CUstream_st *stream )stream_manager::add_stream274,8819
void stream_manager::destroy_stream( CUstream_st *stream )destroy_stream282,9016
void stream_manager::destroy_stream( CUstream_st *stream )stream_manager::destroy_stream282,9016
bool stream_manager::concurrent_streams_empty()concurrent_streams_empty299,9436
bool stream_manager::concurrent_streams_empty()stream_manager::concurrent_streams_empty299,9436
bool stream_manager::empty_protected()empty_protected314,9832
bool stream_manager::empty_protected()stream_manager::empty_protected314,9832
bool stream_manager::empty()empty326,10106
bool stream_manager::empty()stream_manager::empty326,10106
void stream_manager::print( FILE *fp)print337,10305
void stream_manager::print( FILE *fp)stream_manager::print337,10305
void stream_manager::print_impl( FILE *fp)print_impl343,10435
void stream_manager::print_impl( FILE *fp)stream_manager::print_impl343,10435
void stream_manager::push( stream_operation op )push356,10823
void stream_manager::push( stream_operation op )stream_manager::push356,10823

gpgpusim_entrypoint.cc,1503
#define MAX(MAX42,1975
struct gpgpu_ptx_sim_arg *grid_params;grid_params46,2015
sem_t g_sim_signal_start;g_sim_signal_start48,2055
sem_t g_sim_signal_finish;g_sim_signal_finish49,2081
sem_t g_sim_signal_exit;g_sim_signal_exit50,2108
time_t g_simulation_starttime;g_simulation_starttime51,2133
pthread_t g_simulation_thread;g_simulation_thread52,2164
gpgpu_sim_config g_the_gpu_config;g_the_gpu_config54,2196
gpgpu_sim *g_the_gpu;g_the_gpu55,2231
stream_manager *g_stream_manager;g_stream_manager56,2253
static int sg_argc = 3;sg_argc60,2290
static const char *sg_argv[] = {"", "-config","gpgpusim.config"};sg_argv61,2314
static void print_simulation_time();print_simulation_time65,2383
void *gpgpu_sim_thread_sequential(void*)gpgpu_sim_thread_sequential67,2421
pthread_mutex_t g_sim_lock = PTHREAD_MUTEX_INITIALIZER;g_sim_lock91,3038
bool g_sim_active = false;g_sim_active92,3094
bool g_sim_done = true;g_sim_done93,3121
void *gpgpu_sim_thread_concurrent(void*)gpgpu_sim_thread_concurrent95,3146
void synchronize()synchronize157,5537
void exit_simulation()exit_simulation174,6053
gpgpu_sim *gpgpu_ptx_sim_init_perf()gpgpu_ptx_sim_init_perf186,6324
void start_sim_thread(int api)start_sim_thread218,7434
void print_simulation_time()print_simulation_time230,7753
int gpgpu_opencl_ptx_sim_main_perf( kernel_info_t *grid )gpgpu_opencl_ptx_sim_main_perf249,8499
int gpgpu_opencl_ptx_sim_main_func( kernel_info_t *grid )gpgpu_opencl_ptx_sim_main_func261,8772

debug.h,2243
#define PTX_DEBUG_INCLUDEDPTX_DEBUG_INCLUDED29,1631
class brk_pt {brk_pt35,1716
   brk_pt() { m_valid=false; }brk_pt37,1739
   brk_pt() { m_valid=false; }brk_pt::brk_pt37,1739
   brk_pt( const char *fileline, unsigned uid )brk_pt38,1770
   brk_pt( const char *fileline, unsigned uid )brk_pt::brk_pt38,1770
   brk_pt( unsigned addr, unsigned value )brk_pt45,1939
   brk_pt( unsigned addr, unsigned value )brk_pt::brk_pt45,1939
   unsigned get_value() const { return m_value; }get_value53,2081
   unsigned get_value() const { return m_value; }brk_pt::get_value53,2081
   addr_t get_addr() const { return m_addr; }get_addr54,2131
   addr_t get_addr() const { return m_addr; }brk_pt::get_addr54,2131
   bool is_valid() const { return m_valid; }is_valid55,2177
   bool is_valid() const { return m_valid; }brk_pt::is_valid55,2177
   bool is_watchpoint() const { return m_watch; }is_watchpoint56,2222
   bool is_watchpoint() const { return m_watch; }brk_pt::is_watchpoint56,2222
   bool is_equal( const std::string &fileline, unsigned uid ) constis_equal57,2272
   bool is_equal( const std::string &fileline, unsigned uid ) constbrk_pt::is_equal57,2272
   std::string location() constlocation65,2524
   std::string location() constbrk_pt::location65,2524
   unsigned set_value( unsigned val ) { return m_value=val; }set_value72,2691
   unsigned set_value( unsigned val ) { return m_value=val; }brk_pt::set_value72,2691
   bool         m_valid;m_valid74,2762
   bool         m_valid;brk_pt::m_valid74,2762
   bool         m_watch;m_watch75,2787
   bool         m_watch;brk_pt::m_watch75,2787
   std::string  m_fileline;m_fileline78,2831
   std::string  m_fileline;brk_pt::m_fileline78,2831
   unsigned     m_thread_uid;m_thread_uid79,2859
   unsigned     m_thread_uid;brk_pt::m_thread_uid79,2859
   unsigned     m_addr;m_addr82,2908
   unsigned     m_addr;brk_pt::m_addr82,2908
   unsigned     m_value;m_value83,2932
   unsigned     m_value;brk_pt::m_value83,2932
bool thread_at_brkpt( ptx_thread_info *thd_info, const struct brk_pt &b );thread_at_brkpt90,3058
void hit_watchpoint( unsigned watchpoint_num, ptx_thread_info *thd, const ptx_instruction *pI );hit_watchpoint91,3133

intersim2/buffer_state.hpp,17022
#define _BUFFER_STATE_HPP__BUFFER_STATE_HPP_29,1438
class BufferState : public Module {BufferState39,1595
  class BufferPolicy : public Module {BufferPolicy41,1634
  class BufferPolicy : public Module {BufferState::BufferPolicy41,1634
    BufferState const * const _buffer_state;_buffer_state43,1686
    BufferState const * const _buffer_state;BufferState::BufferPolicy::_buffer_state43,1686
    BufferPolicy(Configuration const & config, BufferState * parent, BufferPolicy45,1741
    BufferPolicy(Configuration const & config, BufferState * parent, BufferState::BufferPolicy::BufferPolicy45,1741
    virtual void SetMinLatency(int min_latency) {}SetMinLatency47,1836
    virtual void SetMinLatency(int min_latency) {}BufferState::BufferPolicy::SetMinLatency47,1836
    virtual void TakeBuffer(int vc = 0);TakeBuffer48,1887
    virtual void TakeBuffer(int vc = 0);BufferState::BufferPolicy::TakeBuffer48,1887
    virtual void SendingFlit(Flit const * const f);SendingFlit49,1928
    virtual void SendingFlit(Flit const * const f);BufferState::BufferPolicy::SendingFlit49,1928
    virtual void FreeSlotFor(int vc = 0);FreeSlotFor50,1980
    virtual void FreeSlotFor(int vc = 0);BufferState::BufferPolicy::FreeSlotFor50,1980
    virtual bool IsFullFor(int vc = 0) const = 0;IsFullFor51,2022
    virtual bool IsFullFor(int vc = 0) const = 0;BufferState::BufferPolicy::IsFullFor51,2022
    virtual int AvailableFor(int vc = 0) const = 0;AvailableFor52,2072
    virtual int AvailableFor(int vc = 0) const = 0;BufferState::BufferPolicy::AvailableFor52,2072
    virtual int LimitFor(int vc = 0) const = 0;LimitFor53,2124
    virtual int LimitFor(int vc = 0) const = 0;BufferState::BufferPolicy::LimitFor53,2124
    static BufferPolicy * New(Configuration const & config, New55,2173
    static BufferPolicy * New(Configuration const & config, BufferState::BufferPolicy::New55,2173
  class PrivateBufferPolicy : public BufferPolicy {PrivateBufferPolicy59,2295
  class PrivateBufferPolicy : public BufferPolicy {BufferState::PrivateBufferPolicy59,2295
    int _vc_buf_size;_vc_buf_size61,2360
    int _vc_buf_size;BufferState::PrivateBufferPolicy::_vc_buf_size61,2360
    PrivateBufferPolicy(Configuration const & config, BufferState * parent, PrivateBufferPolicy63,2392
    PrivateBufferPolicy(Configuration const & config, BufferState * parent, BufferState::PrivateBufferPolicy::PrivateBufferPolicy63,2392
    virtual void SendingFlit(Flit const * const f);SendingFlit65,2494
    virtual void SendingFlit(Flit const * const f);BufferState::PrivateBufferPolicy::SendingFlit65,2494
    virtual bool IsFullFor(int vc = 0) const;IsFullFor66,2546
    virtual bool IsFullFor(int vc = 0) const;BufferState::PrivateBufferPolicy::IsFullFor66,2546
    virtual int AvailableFor(int vc = 0) const;AvailableFor67,2592
    virtual int AvailableFor(int vc = 0) const;BufferState::PrivateBufferPolicy::AvailableFor67,2592
    virtual int LimitFor(int vc = 0) const;LimitFor68,2640
    virtual int LimitFor(int vc = 0) const;BufferState::PrivateBufferPolicy::LimitFor68,2640
  class SharedBufferPolicy : public BufferPolicy {SharedBufferPolicy71,2692
  class SharedBufferPolicy : public BufferPolicy {BufferState::SharedBufferPolicy71,2692
    int _buf_size;_buf_size73,2756
    int _buf_size;BufferState::SharedBufferPolicy::_buf_size73,2756
    vector<int> _private_buf_vc_map;_private_buf_vc_map74,2775
    vector<int> _private_buf_vc_map;BufferState::SharedBufferPolicy::_private_buf_vc_map74,2775
    vector<int> _private_buf_size;_private_buf_size75,2812
    vector<int> _private_buf_size;BufferState::SharedBufferPolicy::_private_buf_size75,2812
    vector<int> _private_buf_occupancy;_private_buf_occupancy76,2847
    vector<int> _private_buf_occupancy;BufferState::SharedBufferPolicy::_private_buf_occupancy76,2847
    int _shared_buf_size;_shared_buf_size77,2887
    int _shared_buf_size;BufferState::SharedBufferPolicy::_shared_buf_size77,2887
    int _shared_buf_occupancy;_shared_buf_occupancy78,2913
    int _shared_buf_occupancy;BufferState::SharedBufferPolicy::_shared_buf_occupancy78,2913
    vector<int> _reserved_slots;_reserved_slots79,2944
    vector<int> _reserved_slots;BufferState::SharedBufferPolicy::_reserved_slots79,2944
    void ProcessFreeSlot(int vc = 0);ProcessFreeSlot80,2977
    void ProcessFreeSlot(int vc = 0);BufferState::SharedBufferPolicy::ProcessFreeSlot80,2977
    SharedBufferPolicy(Configuration const & config, BufferState * parent, SharedBufferPolicy82,3025
    SharedBufferPolicy(Configuration const & config, BufferState * parent, BufferState::SharedBufferPolicy::SharedBufferPolicy82,3025
    virtual void SendingFlit(Flit const * const f);SendingFlit84,3132
    virtual void SendingFlit(Flit const * const f);BufferState::SharedBufferPolicy::SendingFlit84,3132
    virtual void FreeSlotFor(int vc = 0);FreeSlotFor85,3184
    virtual void FreeSlotFor(int vc = 0);BufferState::SharedBufferPolicy::FreeSlotFor85,3184
    virtual bool IsFullFor(int vc = 0) const;IsFullFor86,3226
    virtual bool IsFullFor(int vc = 0) const;BufferState::SharedBufferPolicy::IsFullFor86,3226
    virtual int AvailableFor(int vc = 0) const;AvailableFor87,3272
    virtual int AvailableFor(int vc = 0) const;BufferState::SharedBufferPolicy::AvailableFor87,3272
    virtual int LimitFor(int vc = 0) const;LimitFor88,3320
    virtual int LimitFor(int vc = 0) const;BufferState::SharedBufferPolicy::LimitFor88,3320
  class LimitedSharedBufferPolicy : public SharedBufferPolicy {LimitedSharedBufferPolicy91,3370
  class LimitedSharedBufferPolicy : public SharedBufferPolicy {BufferState::LimitedSharedBufferPolicy91,3370
    int _vcs;_vcs93,3447
    int _vcs;BufferState::LimitedSharedBufferPolicy::_vcs93,3447
    int _active_vcs;_active_vcs94,3461
    int _active_vcs;BufferState::LimitedSharedBufferPolicy::_active_vcs94,3461
    int _max_held_slots;_max_held_slots95,3482
    int _max_held_slots;BufferState::LimitedSharedBufferPolicy::_max_held_slots95,3482
    LimitedSharedBufferPolicy(Configuration const & config, LimitedSharedBufferPolicy97,3517
    LimitedSharedBufferPolicy(Configuration const & config, BufferState::LimitedSharedBufferPolicy::LimitedSharedBufferPolicy97,3517
    virtual void TakeBuffer(int vc = 0);TakeBuffer100,3640
    virtual void TakeBuffer(int vc = 0);BufferState::LimitedSharedBufferPolicy::TakeBuffer100,3640
    virtual void SendingFlit(Flit const * const f);SendingFlit101,3681
    virtual void SendingFlit(Flit const * const f);BufferState::LimitedSharedBufferPolicy::SendingFlit101,3681
    virtual bool IsFullFor(int vc = 0) const;IsFullFor102,3733
    virtual bool IsFullFor(int vc = 0) const;BufferState::LimitedSharedBufferPolicy::IsFullFor102,3733
    virtual int AvailableFor(int vc = 0) const;AvailableFor103,3779
    virtual int AvailableFor(int vc = 0) const;BufferState::LimitedSharedBufferPolicy::AvailableFor103,3779
    virtual int LimitFor(int vc = 0) const;LimitFor104,3827
    virtual int LimitFor(int vc = 0) const;BufferState::LimitedSharedBufferPolicy::LimitFor104,3827
  class DynamicLimitedSharedBufferPolicy : public LimitedSharedBufferPolicy {DynamicLimitedSharedBufferPolicy107,3881
  class DynamicLimitedSharedBufferPolicy : public LimitedSharedBufferPolicy {BufferState::DynamicLimitedSharedBufferPolicy107,3881
    DynamicLimitedSharedBufferPolicy(Configuration const & config, DynamicLimitedSharedBufferPolicy109,3969
    DynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState::DynamicLimitedSharedBufferPolicy::DynamicLimitedSharedBufferPolicy109,3969
    virtual void TakeBuffer(int vc = 0);TakeBuffer112,4099
    virtual void TakeBuffer(int vc = 0);BufferState::DynamicLimitedSharedBufferPolicy::TakeBuffer112,4099
    virtual void SendingFlit(Flit const * const f);SendingFlit113,4140
    virtual void SendingFlit(Flit const * const f);BufferState::DynamicLimitedSharedBufferPolicy::SendingFlit113,4140
  class ShiftingDynamicLimitedSharedBufferPolicy : public DynamicLimitedSharedBufferPolicy {ShiftingDynamicLimitedSharedBufferPolicy116,4200
  class ShiftingDynamicLimitedSharedBufferPolicy : public DynamicLimitedSharedBufferPolicy {BufferState::ShiftingDynamicLimitedSharedBufferPolicy116,4200
    ShiftingDynamicLimitedSharedBufferPolicy(Configuration const & config, ShiftingDynamicLimitedSharedBufferPolicy118,4303
    ShiftingDynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState::ShiftingDynamicLimitedSharedBufferPolicy::ShiftingDynamicLimitedSharedBufferPolicy118,4303
    virtual void TakeBuffer(int vc = 0);TakeBuffer121,4443
    virtual void TakeBuffer(int vc = 0);BufferState::ShiftingDynamicLimitedSharedBufferPolicy::TakeBuffer121,4443
    virtual void SendingFlit(Flit const * const f);SendingFlit122,4484
    virtual void SendingFlit(Flit const * const f);BufferState::ShiftingDynamicLimitedSharedBufferPolicy::SendingFlit122,4484
  class FeedbackSharedBufferPolicy : public SharedBufferPolicy {FeedbackSharedBufferPolicy125,4544
  class FeedbackSharedBufferPolicy : public SharedBufferPolicy {BufferState::FeedbackSharedBufferPolicy125,4544
    int _ComputeRTT(int vc, int last_rtt) const;_ComputeRTT127,4622
    int _ComputeRTT(int vc, int last_rtt) const;BufferState::FeedbackSharedBufferPolicy::_ComputeRTT127,4622
    int _ComputeLimit(int rtt) const;_ComputeLimit128,4671
    int _ComputeLimit(int rtt) const;BufferState::FeedbackSharedBufferPolicy::_ComputeLimit128,4671
    int _ComputeMaxSlots(int vc) const;_ComputeMaxSlots129,4709
    int _ComputeMaxSlots(int vc) const;BufferState::FeedbackSharedBufferPolicy::_ComputeMaxSlots129,4709
    int _vcs;_vcs130,4749
    int _vcs;BufferState::FeedbackSharedBufferPolicy::_vcs130,4749
    vector<int> _occupancy_limit;_occupancy_limit131,4763
    vector<int> _occupancy_limit;BufferState::FeedbackSharedBufferPolicy::_occupancy_limit131,4763
    vector<int> _round_trip_time;_round_trip_time132,4797
    vector<int> _round_trip_time;BufferState::FeedbackSharedBufferPolicy::_round_trip_time132,4797
    vector<queue<int> > _flit_sent_time;_flit_sent_time133,4831
    vector<queue<int> > _flit_sent_time;BufferState::FeedbackSharedBufferPolicy::_flit_sent_time133,4831
    int _min_latency;_min_latency134,4872
    int _min_latency;BufferState::FeedbackSharedBufferPolicy::_min_latency134,4872
    int _total_mapped_size;_total_mapped_size135,4894
    int _total_mapped_size;BufferState::FeedbackSharedBufferPolicy::_total_mapped_size135,4894
    int _aging_scale;_aging_scale136,4922
    int _aging_scale;BufferState::FeedbackSharedBufferPolicy::_aging_scale136,4922
    int _offset;_offset137,4944
    int _offset;BufferState::FeedbackSharedBufferPolicy::_offset137,4944
    FeedbackSharedBufferPolicy(Configuration const & config, FeedbackSharedBufferPolicy139,4971
    FeedbackSharedBufferPolicy(Configuration const & config, BufferState::FeedbackSharedBufferPolicy::FeedbackSharedBufferPolicy139,4971
    virtual void SetMinLatency(int min_latency);SetMinLatency141,5087
    virtual void SetMinLatency(int min_latency);BufferState::FeedbackSharedBufferPolicy::SetMinLatency141,5087
    virtual void SendingFlit(Flit const * const f);SendingFlit142,5136
    virtual void SendingFlit(Flit const * const f);BufferState::FeedbackSharedBufferPolicy::SendingFlit142,5136
    virtual void FreeSlotFor(int vc = 0);FreeSlotFor143,5188
    virtual void FreeSlotFor(int vc = 0);BufferState::FeedbackSharedBufferPolicy::FreeSlotFor143,5188
    virtual bool IsFullFor(int vc = 0) const;IsFullFor144,5230
    virtual bool IsFullFor(int vc = 0) const;BufferState::FeedbackSharedBufferPolicy::IsFullFor144,5230
    virtual int AvailableFor(int vc = 0) const;AvailableFor145,5276
    virtual int AvailableFor(int vc = 0) const;BufferState::FeedbackSharedBufferPolicy::AvailableFor145,5276
    virtual int LimitFor(int vc = 0) const;LimitFor146,5324
    virtual int LimitFor(int vc = 0) const;BufferState::FeedbackSharedBufferPolicy::LimitFor146,5324
  class SimpleFeedbackSharedBufferPolicy : public FeedbackSharedBufferPolicy {SimpleFeedbackSharedBufferPolicy149,5376
  class SimpleFeedbackSharedBufferPolicy : public FeedbackSharedBufferPolicy {BufferState::SimpleFeedbackSharedBufferPolicy149,5376
    vector<int> _pending_credits;_pending_credits151,5468
    vector<int> _pending_credits;BufferState::SimpleFeedbackSharedBufferPolicy::_pending_credits151,5468
    SimpleFeedbackSharedBufferPolicy(Configuration const & config, SimpleFeedbackSharedBufferPolicy153,5512
    SimpleFeedbackSharedBufferPolicy(Configuration const & config, BufferState::SimpleFeedbackSharedBufferPolicy::SimpleFeedbackSharedBufferPolicy153,5512
    virtual void SendingFlit(Flit const * const f);SendingFlit155,5633
    virtual void SendingFlit(Flit const * const f);BufferState::SimpleFeedbackSharedBufferPolicy::SendingFlit155,5633
    virtual void FreeSlotFor(int vc = 0);FreeSlotFor156,5685
    virtual void FreeSlotFor(int vc = 0);BufferState::SimpleFeedbackSharedBufferPolicy::FreeSlotFor156,5685
  bool _wait_for_tail_credit;_wait_for_tail_credit159,5735
  bool _wait_for_tail_credit;BufferState::_wait_for_tail_credit159,5735
  int  _size;_size160,5765
  int  _size;BufferState::_size160,5765
  int  _occupancy;_occupancy161,5779
  int  _occupancy;BufferState::_occupancy161,5779
  vector<int> _vc_occupancy;_vc_occupancy162,5798
  vector<int> _vc_occupancy;BufferState::_vc_occupancy162,5798
  int  _vcs;_vcs163,5827
  int  _vcs;BufferState::_vcs163,5827
  BufferPolicy * _buffer_policy;_buffer_policy165,5843
  BufferPolicy * _buffer_policy;BufferState::_buffer_policy165,5843
  vector<int> _in_use_by;_in_use_by167,5879
  vector<int> _in_use_by;BufferState::_in_use_by167,5879
  vector<bool> _tail_sent;_tail_sent168,5905
  vector<bool> _tail_sent;BufferState::_tail_sent168,5905
  vector<int> _last_id;_last_id169,5932
  vector<int> _last_id;BufferState::_last_id169,5932
  vector<int> _last_pid;_last_pid170,5956
  vector<int> _last_pid;BufferState::_last_pid170,5956
  int _classes;_classes173,6003
  int _classes;BufferState::_classes173,6003
  vector<queue<int> > _outstanding_classes;_outstanding_classes174,6019
  vector<queue<int> > _outstanding_classes;BufferState::_outstanding_classes174,6019
  vector<int> _class_occupancy;_class_occupancy175,6063
  vector<int> _class_occupancy;BufferState::_class_occupancy175,6063
  BufferState( const Configuration& config, BufferState180,6112
  BufferState( const Configuration& config, BufferState::BufferState180,6112
  ~BufferState();~BufferState183,6204
  ~BufferState();BufferState::~BufferState183,6204
  inline void SetMinLatency(int min_latency) {SetMinLatency185,6223
  inline void SetMinLatency(int min_latency) {BufferState::SetMinLatency185,6223
  void ProcessCredit( Credit const * const c );ProcessCredit189,6323
  void ProcessCredit( Credit const * const c );BufferState::ProcessCredit189,6323
  void SendingFlit( Flit const * const f );SendingFlit190,6371
  void SendingFlit( Flit const * const f );BufferState::SendingFlit190,6371
  void TakeBuffer( int vc = 0, int tag = 0 );TakeBuffer192,6416
  void TakeBuffer( int vc = 0, int tag = 0 );BufferState::TakeBuffer192,6416
  inline bool IsFull() const {IsFull194,6463
  inline bool IsFull() const {BufferState::IsFull194,6463
  inline bool IsFullFor( int vc = 0 ) const {IsFullFor198,6565
  inline bool IsFullFor( int vc = 0 ) const {BufferState::IsFullFor198,6565
  inline int AvailableFor( int vc = 0 ) const {AvailableFor201,6657
  inline int AvailableFor( int vc = 0 ) const {BufferState::AvailableFor201,6657
  inline int LimitFor( int vc = 0 ) const {LimitFor204,6754
  inline int LimitFor( int vc = 0 ) const {BufferState::LimitFor204,6754
  inline bool IsEmptyFor(int vc = 0) const {IsEmptyFor207,6843
  inline bool IsEmptyFor(int vc = 0) const {BufferState::IsEmptyFor207,6843
  inline bool IsAvailableFor( int vc = 0 ) const {IsAvailableFor211,6967
  inline bool IsAvailableFor( int vc = 0 ) const {BufferState::IsAvailableFor211,6967
  inline int UsedBy(int vc = 0) const {UsedBy215,7097
  inline int UsedBy(int vc = 0) const {BufferState::UsedBy215,7097
  inline int Occupancy() const {Occupancy220,7217
  inline int Occupancy() const {BufferState::Occupancy220,7217
  inline int OccupancyFor( int vc = 0 ) const {OccupancyFor224,7278
  inline int OccupancyFor( int vc = 0 ) const {BufferState::OccupancyFor224,7278
  inline int OccupancyForClass(int c) const {OccupancyForClass230,7422
  inline int OccupancyForClass(int c) const {BufferState::OccupancyForClass230,7422
  void Display( ostream & os = cout ) const;Display236,7552
  void Display( ostream & os = cout ) const;BufferState::Display236,7552

intersim2/networks/fly.cpp,1098
KNFly::KNFly( const Configuration &config, const string & name ) :KNFly37,1530
KNFly::KNFly( const Configuration &config, const string & name ) :KNFly::KNFly37,1530
void KNFly::_ComputeSize( const Configuration &config )_ComputeSize45,1688
void KNFly::_ComputeSize( const Configuration &config )KNFly::_ComputeSize45,1688
void KNFly::_BuildNet( const Configuration &config )_BuildNet61,2005
void KNFly::_BuildNet( const Configuration &config )KNFly::_BuildNet61,2005
int KNFly::_OutChannel( int stage, int addr, int port ) const_OutChannel122,3480
int KNFly::_OutChannel( int stage, int addr, int port ) constKNFly::_OutChannel122,3480
int KNFly::_InChannel( int stage, int addr, int port ) const_InChannel127,3587
int KNFly::_InChannel( int stage, int addr, int port ) constKNFly::_InChannel127,3587
int KNFly::GetN( ) constGetN148,4117
int KNFly::GetN( ) constKNFly::GetN148,4117
int KNFly::GetK( ) constGetK153,4160
int KNFly::GetK( ) constKNFly::GetK153,4160
double KNFly::Capacity( ) constCapacity158,4203
double KNFly::Capacity( ) constKNFly::Capacity158,4203

intersim2/networks/network.cpp,2403
Network::Network( const Configuration &config, const string & name ) :Network52,1874
Network::Network( const Configuration &config, const string & name ) :Network::Network52,1874
Network::~Network( )~Network61,2071
Network::~Network( )Network::~Network61,2071
Network * Network::New(const Configuration & config, const string & name)New80,2578
Network * Network::New(const Configuration & config, const string & name)Network::New80,2578
void Network::_Alloc( )_Alloc127,4138
void Network::_Alloc( )Network::_Alloc127,4138
void Network::ReadInputs( )ReadInputs182,5964
void Network::ReadInputs( )Network::ReadInputs182,5964
void Network::Evaluate( )Evaluate191,6155
void Network::Evaluate( )Network::Evaluate191,6155
void Network::WriteOutputs( )WriteOutputs200,6342
void Network::WriteOutputs( )Network::WriteOutputs200,6342
void Network::WriteFlit( Flit *f, int source )WriteFlit209,6537
void Network::WriteFlit( Flit *f, int source )Network::WriteFlit209,6537
Flit *Network::ReadFlit( int dest )ReadFlit215,6669
Flit *Network::ReadFlit( int dest )Network::ReadFlit215,6669
void Network::WriteCredit( Credit *c, int dest )WriteCredit221,6792
void Network::WriteCredit( Credit *c, int dest )Network::WriteCredit221,6792
Credit *Network::ReadCredit( int source )ReadCredit227,6924
Credit *Network::ReadCredit( int source )Network::ReadCredit227,6924
void Network::InsertRandomFaults( const Configuration &config )InsertRandomFaults233,7065
void Network::InsertRandomFaults( const Configuration &config )Network::InsertRandomFaults233,7065
void Network::OutChannelFault( int r, int c, bool fault )OutChannelFault238,7202
void Network::OutChannelFault( int r, int c, bool fault )Network::OutChannelFault238,7202
double Network::Capacity( ) constCapacity244,7350
double Network::Capacity( ) constNetwork::Capacity244,7350
void Network::Display( ostream & os ) constDisplay253,7588
void Network::Display( ostream & os ) constNetwork::Display253,7588
void Network::DumpChannelMap( ostream & os, string const & prefix ) constDumpChannelMap260,7711
void Network::DumpChannelMap( ostream & os, string const & prefix ) constNetwork::DumpChannelMap260,7711
void Network::DumpNodeMap( ostream & os, string const & prefix ) constDumpNodeMap283,8519
void Network::DumpNodeMap( ostream & os, string const & prefix ) constNetwork::DumpNodeMap283,8519

intersim2/networks/fattree.hpp,1507
#define _FatTree_HPP__FatTree_HPP_42,1803
class FatTree : public Network {FatTree46,1850
  int _k;_k48,1884
  int _k;FatTree::_k48,1884
  int _n;_n49,1894
  int _n;FatTree::_n49,1894
  void _ComputeSize( const Configuration& config );_ComputeSize52,1908
  void _ComputeSize( const Configuration& config );FatTree::_ComputeSize52,1908
  void _BuildNet(    const Configuration& config );_BuildNet53,1960
  void _BuildNet(    const Configuration& config );FatTree::_BuildNet53,1960
  Router*& _Router( int depth, int pos );_Router55,2013
  Router*& _Router( int depth, int pos );FatTree::_Router55,2013
  int  _mapSize;_mapSize57,2056
  int  _mapSize;FatTree::_mapSize57,2056
  int* _inputChannelMap;_inputChannelMap58,2073
  int* _inputChannelMap;FatTree::_inputChannelMap58,2073
  int* _outputChannelMap; _outputChannelMap59,2098
  int* _outputChannelMap; FatTree::_outputChannelMap59,2098
  int* _latencyMap;_latencyMap60,2125
  int* _latencyMap;FatTree::_latencyMap60,2125
  FatTree( const Configuration& config ,const string & name );FatTree66,2157
  FatTree( const Configuration& config ,const string & name );FatTree::FatTree66,2157
  static void RegisterRoutingFunctions() ;RegisterRoutingFunctions67,2220
  static void RegisterRoutingFunctions() ;FatTree::RegisterRoutingFunctions67,2220
  static int PreferedPort( const Router* r, int index );PreferedPort72,2314
  static int PreferedPort( const Router* r, int index );FatTree::PreferedPort72,2314

intersim2/networks/qtree.hpp,1468
#define _QTREE_HPP__QTREE_HPP_43,1828
class QTree : public Network {QTree47,1891
  int _k;_k49,1923
  int _k;QTree::_k49,1923
  int _n;_n50,1933
  int _n;QTree::_n50,1933
  void _ComputeSize( const Configuration& config );_ComputeSize52,1944
  void _ComputeSize( const Configuration& config );QTree::_ComputeSize52,1944
  void _BuildNet( const Configuration& config );_BuildNet53,1996
  void _BuildNet( const Configuration& config );QTree::_BuildNet53,1996
  int _RouterIndex( int height, int pos );_RouterIndex55,2046
  int _RouterIndex( int height, int pos );QTree::_RouterIndex55,2046
  int _InputIndex( int height, int pos, int port );_InputIndex56,2089
  int _InputIndex( int height, int pos, int port );QTree::_InputIndex56,2089
  int _OutputIndex( int height, int pos, int port );_OutputIndex57,2141
  int _OutputIndex( int height, int pos, int port );QTree::_OutputIndex57,2141
  QTree( const Configuration& config, const string & name );QTree61,2204
  QTree( const Configuration& config, const string & name );QTree::QTree61,2204
  static void RegisterRoutingFunctions() ;RegisterRoutingFunctions62,2265
  static void RegisterRoutingFunctions() ;QTree::RegisterRoutingFunctions62,2265
  static int HeightFromID( int id );HeightFromID64,2309
  static int HeightFromID( int id );QTree::HeightFromID64,2309
  static int PosFromID( int id );PosFromID65,2346
  static int PosFromID( int id );QTree::PosFromID65,2346

intersim2/networks/kncube.cpp,1708
KNCube::KNCube( const Configuration &config, const string & name, bool mesh ) :KNCube43,1612
KNCube::KNCube( const Configuration &config, const string & name, bool mesh ) :KNCube::KNCube43,1612
void KNCube::_ComputeSize( const Configuration &config )_ComputeSize53,1800
void KNCube::_ComputeSize( const Configuration &config )KNCube::_ComputeSize53,1800
void KNCube::RegisterRoutingFunctions() {RegisterRoutingFunctions65,2016
void KNCube::RegisterRoutingFunctions() {KNCube::RegisterRoutingFunctions65,2016
void KNCube::_BuildNet( const Configuration &config )_BuildNet68,2061
void KNCube::_BuildNet( const Configuration &config )KNCube::_BuildNet68,2061
int KNCube::_LeftChannel( int node, int dim )_LeftChannel169,5057
int KNCube::_LeftChannel( int node, int dim )KNCube::_LeftChannel169,5057
int KNCube::_RightChannel( int node, int dim )_RightChannel179,5276
int KNCube::_RightChannel( int node, int dim )KNCube::_RightChannel179,5276
int KNCube::_LeftNode( int node, int dim )_LeftNode188,5489
int KNCube::_LeftNode( int node, int dim )KNCube::_LeftNode188,5489
int KNCube::_RightNode( int node, int dim )_RightNode203,5823
int KNCube::_RightNode( int node, int dim )KNCube::_RightNode203,5823
int KNCube::GetN( ) constGetN218,6170
int KNCube::GetN( ) constKNCube::GetN218,6170
int KNCube::GetK( ) constGetK223,6214
int KNCube::GetK( ) constKNCube::GetK223,6214
void KNCube::InsertRandomFaults( const Configuration &config )InsertRandomFaults229,6323
void KNCube::InsertRandomFaults( const Configuration &config )KNCube::InsertRandomFaults229,6323
double KNCube::Capacity( ) constCapacity316,8075
double KNCube::Capacity( ) constKNCube::Capacity316,8075

intersim2/networks/anynet.hpp,2130
#define _ANYNET_HPP__ANYNET_HPP_29,1428
class AnyNet : public Network {AnyNet38,1567
  string file_name;file_name40,1600
  string file_name;AnyNet::file_name40,1600
  map<int, int > node_list;node_list42,1664
  map<int, int > node_list;AnyNet::node_list42,1664
  vector<map<int,  map<int, pair<int,int> > > > router_list;router_list44,1749
  vector<map<int,  map<int, pair<int,int> > > > router_list;AnyNet::router_list44,1749
  vector<map<int, int> > routing_table;routing_table47,1910
  vector<map<int, int> > routing_table;AnyNet::routing_table47,1910
  void _ComputeSize( const Configuration &config );_ComputeSize49,1951
  void _ComputeSize( const Configuration &config );AnyNet::_ComputeSize49,1951
  void _BuildNet( const Configuration &config );_BuildNet50,2003
  void _BuildNet( const Configuration &config );AnyNet::_BuildNet50,2003
  void readFile();readFile51,2052
  void readFile();AnyNet::readFile51,2052
  void buildRoutingTable();buildRoutingTable52,2071
  void buildRoutingTable();AnyNet::buildRoutingTable52,2071
  void route(int r_start);route53,2099
  void route(int r_start);AnyNet::route53,2099
  AnyNet( const Configuration &config, const string & name );AnyNet56,2135
  AnyNet( const Configuration &config, const string & name );AnyNet::AnyNet56,2135
  ~AnyNet();~AnyNet57,2197
  ~AnyNet();AnyNet::~AnyNet57,2197
  int GetN( ) const{ return -1;}GetN59,2211
  int GetN( ) const{ return -1;}AnyNet::GetN59,2211
  int GetK( ) const{ return -1;}GetK60,2244
  int GetK( ) const{ return -1;}AnyNet::GetK60,2244
  static void RegisterRoutingFunctions();RegisterRoutingFunctions62,2278
  static void RegisterRoutingFunctions();AnyNet::RegisterRoutingFunctions62,2278
  double Capacity( ) const {return -1;}Capacity63,2320
  double Capacity( ) const {return -1;}AnyNet::Capacity63,2320
  void InsertRandomFaults( const Configuration &config ){}InsertRandomFaults64,2360
  void InsertRandomFaults( const Configuration &config ){}AnyNet::InsertRandomFaults64,2360
void min_anynet( const Router *r, const Flit *f, int in_channel, min_anynet67,2423

intersim2/networks/fly.hpp,1360
#define _FLY_HPP__FLY_HPP_29,1420
class KNFly : public Network {KNFly33,1463
  int _k;_k35,1495
  int _k;KNFly::_k35,1495
  int _n;_n36,1505
  int _n;KNFly::_n36,1505
  void _ComputeSize( const Configuration &config );_ComputeSize38,1516
  void _ComputeSize( const Configuration &config );KNFly::_ComputeSize38,1516
  void _BuildNet( const Configuration &config );_BuildNet39,1568
  void _BuildNet( const Configuration &config );KNFly::_BuildNet39,1568
  int _OutChannel( int stage, int addr, int port ) const;_OutChannel41,1618
  int _OutChannel( int stage, int addr, int port ) const;KNFly::_OutChannel41,1618
  int _InChannel( int stage, int addr, int port ) const;_InChannel42,1676
  int _InChannel( int stage, int addr, int port ) const;KNFly::_InChannel42,1676
  KNFly( const Configuration &config, const string & name );KNFly45,1743
  KNFly( const Configuration &config, const string & name );KNFly::KNFly45,1743
  int GetN( ) const;GetN47,1805
  int GetN( ) const;KNFly::GetN47,1805
  int GetK( ) const;GetK48,1826
  int GetK( ) const;KNFly::GetK48,1826
  static void RegisterRoutingFunctions(){};RegisterRoutingFunctions49,1847
  static void RegisterRoutingFunctions(){};KNFly::RegisterRoutingFunctions49,1847
  double Capacity( ) const;Capacity50,1891
  double Capacity( ) const;KNFly::Capacity50,1891

intersim2/networks/flatfly_onchip.cpp,2530
static int _xcount;_xcount63,2381
static int _ycount;_ycount64,2401
static int _xrouter;_xrouter65,2421
static int _yrouter;_yrouter66,2442
FlatFlyOnChip::FlatFlyOnChip( const Configuration &config, const string & name ) :FlatFlyOnChip68,2464
FlatFlyOnChip::FlatFlyOnChip( const Configuration &config, const string & name ) :FlatFlyOnChip::FlatFlyOnChip68,2464
void FlatFlyOnChip::_ComputeSize( const Configuration &config )_ComputeSize77,2641
void FlatFlyOnChip::_ComputeSize( const Configuration &config )FlatFlyOnChip::_ComputeSize77,2641
void FlatFlyOnChip::_BuildNet( const Configuration &config )_BuildNet106,3486
void FlatFlyOnChip::_BuildNet( const Configuration &config )FlatFlyOnChip::_BuildNet106,3486
int FlatFlyOnChip::GetN( ) constGetN297,8954
int FlatFlyOnChip::GetN( ) constFlatFlyOnChip::GetN297,8954
int FlatFlyOnChip::GetK( ) constGetK302,9005
int FlatFlyOnChip::GetK( ) constFlatFlyOnChip::GetK302,9005
void FlatFlyOnChip::InsertRandomFaults( const Configuration &config )InsertRandomFaults307,9056
void FlatFlyOnChip::InsertRandomFaults( const Configuration &config )FlatFlyOnChip::InsertRandomFaults307,9056
double FlatFlyOnChip::Capacity( ) constCapacity312,9132
double FlatFlyOnChip::Capacity( ) constFlatFlyOnChip::Capacity312,9132
void FlatFlyOnChip::RegisterRoutingFunctions(){RegisterRoutingFunctions318,9205
void FlatFlyOnChip::RegisterRoutingFunctions(){FlatFlyOnChip::RegisterRoutingFunctions318,9205
void adaptive_xyyx_flatfly( const Router *r, const Flit *f, int in_channel, adaptive_xyyx_flatfly332,9781
void xyyx_flatfly( const Router *r, const Flit *f, int in_channel, xyyx_flatfly409,11874
int flatfly_outport_yx(int dest, int rID) {flatfly_outport_yx470,13506
void valiant_flatfly( const Router *r, const Flit *f, int in_channel, valiant_flatfly502,14195
void min_flatfly( const Router *r, const Flit *f, int in_channel, min_flatfly571,15946
void ugal_xyyx_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_xyyx_flatfly_onchip626,17491
void ugal_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_flatfly_onchip825,23020
void ugal_pni_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_pni_flatfly_onchip998,27931
int find_distance (int src, int dest) {find_distance1204,33824
int find_ran_intm (int src, int dest) {find_ran_intm1234,34638
int flatfly_outport(int dest, int rID) {flatfly_outport1277,36029
int flatfly_transformation(int dest){flatfly_transformation1311,36675

intersim2/networks/flatfly_onchip.hpp,3432
#define _FlatFlyOnChip_HPP__FlatFlyOnChip_HPP_29,1441
class FlatFlyOnChip : public Network {FlatFlyOnChip37,1540
  int _m;_m39,1580
  int _m;FlatFlyOnChip::_m39,1580
  int _n;_n40,1590
  int _n;FlatFlyOnChip::_n40,1590
  int _r;_r41,1600
  int _r;FlatFlyOnChip::_r41,1600
  int _k;_k42,1610
  int _k;FlatFlyOnChip::_k42,1610
  int _c;_c43,1620
  int _c;FlatFlyOnChip::_c43,1620
  int _radix;_radix44,1630
  int _radix;FlatFlyOnChip::_radix44,1630
  int _net_size;_net_size45,1644
  int _net_size;FlatFlyOnChip::_net_size45,1644
  int _stageout;_stageout46,1661
  int _stageout;FlatFlyOnChip::_stageout46,1661
  int _numinput;_numinput47,1678
  int _numinput;FlatFlyOnChip::_numinput47,1678
  int _stages;_stages48,1695
  int _stages;FlatFlyOnChip::_stages48,1695
  int _num_of_switch;_num_of_switch49,1710
  int _num_of_switch;FlatFlyOnChip::_num_of_switch49,1710
  void _ComputeSize( const Configuration &config );_ComputeSize51,1733
  void _ComputeSize( const Configuration &config );FlatFlyOnChip::_ComputeSize51,1733
  void _BuildNet( const Configuration &config );_BuildNet52,1785
  void _BuildNet( const Configuration &config );FlatFlyOnChip::_BuildNet52,1785
  int _OutChannel( int stage, int addr, int port, int outputs ) const;_OutChannel54,1835
  int _OutChannel( int stage, int addr, int port, int outputs ) const;FlatFlyOnChip::_OutChannel54,1835
  int _InChannel( int stage, int addr, int port ) const;_InChannel55,1906
  int _InChannel( int stage, int addr, int port ) const;FlatFlyOnChip::_InChannel55,1906
  FlatFlyOnChip( const Configuration &config, const string & name );FlatFlyOnChip58,1972
  FlatFlyOnChip( const Configuration &config, const string & name );FlatFlyOnChip::FlatFlyOnChip58,1972
  int GetN( ) const;GetN60,2042
  int GetN( ) const;FlatFlyOnChip::GetN60,2042
  int GetK( ) const;GetK61,2063
  int GetK( ) const;FlatFlyOnChip::GetK61,2063
  static void RegisterRoutingFunctions() ;RegisterRoutingFunctions63,2085
  static void RegisterRoutingFunctions() ;FlatFlyOnChip::RegisterRoutingFunctions63,2085
  double Capacity( ) const;Capacity64,2128
  double Capacity( ) const;FlatFlyOnChip::Capacity64,2128
  void InsertRandomFaults( const Configuration &config );InsertRandomFaults65,2156
  void InsertRandomFaults( const Configuration &config );FlatFlyOnChip::InsertRandomFaults65,2156
void adaptive_xyyx_flatfly( const Router *r, const Flit *f, int in_channel, adaptive_xyyx_flatfly67,2217
void xyyx_flatfly( const Router *r, const Flit *f, int in_channel, xyyx_flatfly69,2333
void min_flatfly( const Router *r, const Flit *f, int in_channel, min_flatfly71,2440
void ugal_xyyx_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_xyyx_flatfly_onchip73,2546
void ugal_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_flatfly_onchip75,2665
void ugal_pni_flatfly_onchip( const Router *r, const Flit *f, int in_channel,ugal_pni_flatfly_onchip77,2779
void valiant_flatfly( const Router *r, const Flit *f, int in_channel,valiant_flatfly79,2901
int find_distance (int src, int dest);find_distance82,3012
int find_ran_intm (int src, int dest);find_ran_intm83,3051
int flatfly_outport(int dest, int rID);flatfly_outport84,3090
int flatfly_transformation(int dest);flatfly_transformation85,3130
int flatfly_outport_yx(int dest, int rID);flatfly_outport_yx86,3168

intersim2/networks/network.hpp,6712
#define _NETWORK_HPP__NETWORK_HPP_29,1428
typedef Channel<Credit> CreditChannel;CreditChannel45,1725
class Network : public TimedModule {Network48,1766
  int _size;_size51,1815
  int _size;Network::_size51,1815
  int _nodes;_nodes52,1828
  int _nodes;Network::_nodes52,1828
  int _channels;_channels53,1842
  int _channels;Network::_channels53,1842
  int _classes;_classes54,1859
  int _classes;Network::_classes54,1859
  vector<Router *> _routers;_routers56,1876
  vector<Router *> _routers;Network::_routers56,1876
  vector<FlitChannel *> _inject;_inject58,1906
  vector<FlitChannel *> _inject;Network::_inject58,1906
  vector<CreditChannel *> _inject_cred;_inject_cred59,1939
  vector<CreditChannel *> _inject_cred;Network::_inject_cred59,1939
  vector<FlitChannel *> _eject;_eject61,1980
  vector<FlitChannel *> _eject;Network::_eject61,1980
  vector<CreditChannel *> _eject_cred;_eject_cred62,2012
  vector<CreditChannel *> _eject_cred;Network::_eject_cred62,2012
  vector<FlitChannel *> _chan;_chan64,2052
  vector<FlitChannel *> _chan;Network::_chan64,2052
  vector<CreditChannel *> _chan_cred;_chan_cred65,2083
  vector<CreditChannel *> _chan_cred;Network::_chan_cred65,2083
  deque<TimedModule *> _timed_modules;_timed_modules67,2122
  deque<TimedModule *> _timed_modules;Network::_timed_modules67,2122
  virtual void _ComputeSize( const Configuration &config ) = 0;_ComputeSize69,2162
  virtual void _ComputeSize( const Configuration &config ) = 0;Network::_ComputeSize69,2162
  virtual void _BuildNet( const Configuration &config ) = 0;_BuildNet70,2226
  virtual void _BuildNet( const Configuration &config ) = 0;Network::_BuildNet70,2226
  void _Alloc( );_Alloc72,2288
  void _Alloc( );Network::_Alloc72,2288
  Network( const Configuration &config, const string & name );Network75,2315
  Network( const Configuration &config, const string & name );Network::Network75,2315
  virtual ~Network( );~Network76,2378
  virtual ~Network( );Network::~Network76,2378
  static Network *New( const Configuration &config, const string & name );New78,2402
  static Network *New( const Configuration &config, const string & name );Network::New78,2402
  virtual void WriteFlit( Flit *f, int source );WriteFlit80,2478
  virtual void WriteFlit( Flit *f, int source );Network::WriteFlit80,2478
  virtual Flit *ReadFlit( int dest );ReadFlit81,2527
  virtual Flit *ReadFlit( int dest );Network::ReadFlit81,2527
  virtual void    WriteCredit( Credit *c, int dest );WriteCredit83,2566
  virtual void    WriteCredit( Credit *c, int dest );Network::WriteCredit83,2566
  virtual Credit *ReadCredit( int source );ReadCredit84,2620
  virtual Credit *ReadCredit( int source );Network::ReadCredit84,2620
  inline int NumNodes( ) const {return _nodes;}NumNodes86,2665
  inline int NumNodes( ) const {return _nodes;}Network::NumNodes86,2665
  virtual void InsertRandomFaults( const Configuration &config );InsertRandomFaults88,2714
  virtual void InsertRandomFaults( const Configuration &config );Network::InsertRandomFaults88,2714
  void OutChannelFault( int r, int c, bool fault = true );OutChannelFault89,2780
  void OutChannelFault( int r, int c, bool fault = true );Network::OutChannelFault89,2780
  virtual double Capacity( ) const;Capacity91,2840
  virtual double Capacity( ) const;Network::Capacity91,2840
  virtual void ReadInputs( );ReadInputs93,2877
  virtual void ReadInputs( );Network::ReadInputs93,2877
  virtual void Evaluate( );Evaluate94,2907
  virtual void Evaluate( );Network::Evaluate94,2907
  virtual void WriteOutputs( );WriteOutputs95,2935
  virtual void WriteOutputs( );Network::WriteOutputs95,2935
  void Display( ostream & os = cout ) const;Display97,2968
  void Display( ostream & os = cout ) const;Network::Display97,2968
  void DumpChannelMap( ostream & os = cout, string const & prefix = "" ) const;DumpChannelMap98,3013
  void DumpChannelMap( ostream & os = cout, string const & prefix = "" ) const;Network::DumpChannelMap98,3013
  void DumpNodeMap( ostream & os = cout, string const & prefix = "" ) const;DumpNodeMap99,3093
  void DumpNodeMap( ostream & os = cout, string const & prefix = "" ) const;Network::DumpNodeMap99,3093
  int NumChannels() const {return _channels;}NumChannels101,3171
  int NumChannels() const {return _channels;}Network::NumChannels101,3171
  const vector<FlitChannel *> & GetInject() {return _inject;}GetInject102,3217
  const vector<FlitChannel *> & GetInject() {return _inject;}Network::GetInject102,3217
  FlitChannel * GetInject(int index) {return _inject[index];}GetInject103,3279
  FlitChannel * GetInject(int index) {return _inject[index];}Network::GetInject103,3279
  const vector<CreditChannel *> & GetInjectCred() {return _inject_cred;}GetInjectCred104,3341
  const vector<CreditChannel *> & GetInjectCred() {return _inject_cred;}Network::GetInjectCred104,3341
  CreditChannel * GetInjectCred(int index) {return _inject_cred[index];}GetInjectCred105,3414
  CreditChannel * GetInjectCred(int index) {return _inject_cred[index];}Network::GetInjectCred105,3414
  const vector<FlitChannel *> & GetEject(){return _eject;}GetEject106,3487
  const vector<FlitChannel *> & GetEject(){return _eject;}Network::GetEject106,3487
  FlitChannel * GetEject(int index) {return _eject[index];}GetEject107,3546
  FlitChannel * GetEject(int index) {return _eject[index];}Network::GetEject107,3546
  const vector<CreditChannel *> & GetEjectCred(){return _eject_cred;}GetEjectCred108,3606
  const vector<CreditChannel *> & GetEjectCred(){return _eject_cred;}Network::GetEjectCred108,3606
  CreditChannel * GetEjectCred(int index) {return _eject_cred[index];}GetEjectCred109,3676
  CreditChannel * GetEjectCred(int index) {return _eject_cred[index];}Network::GetEjectCred109,3676
  const vector<FlitChannel *> & GetChannels(){return _chan;}GetChannels110,3747
  const vector<FlitChannel *> & GetChannels(){return _chan;}Network::GetChannels110,3747
  const vector<CreditChannel *> & GetChannelsCred(){return _chan_cred;}GetChannelsCred111,3808
  const vector<CreditChannel *> & GetChannelsCred(){return _chan_cred;}Network::GetChannelsCred111,3808
  const vector<Router *> & GetRouters(){return _routers;}GetRouters112,3880
  const vector<Router *> & GetRouters(){return _routers;}Network::GetRouters112,3880
  Router * GetRouter(int index) {return _routers[index];}GetRouter113,3938
  Router * GetRouter(int index) {return _routers[index];}Network::GetRouter113,3938
  int NumRouters() const {return _size;}NumRouters114,3996
  int NumRouters() const {return _size;}Network::NumRouters114,3996

intersim2/networks/tree4.hpp,1541
#define _TREE4_HPP__TREE4_HPP_43,1903
class Tree4 : public Network {Tree447,1966
  int _k;_k49,1998
  int _k;Tree4::_k49,1998
  int _n;_n50,2008
  int _n;Tree4::_n50,2008
  int _channelWidth;_channelWidth52,2019
  int _channelWidth;Tree4::_channelWidth52,2019
  void _ComputeSize( const Configuration& config );_ComputeSize54,2041
  void _ComputeSize( const Configuration& config );Tree4::_ComputeSize54,2041
  void _BuildNet( const Configuration& config );_BuildNet55,2093
  void _BuildNet( const Configuration& config );Tree4::_BuildNet55,2093
  Router*& _Router( int height, int pos );_Router58,2144
  Router*& _Router( int height, int pos );Tree4::_Router58,2144
  int _WireLatency( int height1, int pos1, int height2, int pos2 );_WireLatency60,2188
  int _WireLatency( int height1, int pos1, int height2, int pos2 );Tree4::_WireLatency60,2188
  Tree4( const Configuration& config, const string & name );Tree464,2266
  Tree4( const Configuration& config, const string & name );Tree4::Tree464,2266
  static void RegisterRoutingFunctions() ;RegisterRoutingFunctions65,2327
  static void RegisterRoutingFunctions() ;Tree4::RegisterRoutingFunctions65,2327
  static int HeightFromID( int id );HeightFromID67,2373
  static int HeightFromID( int id );Tree4::HeightFromID67,2373
  static int PosFromID( int id );PosFromID68,2410
  static int PosFromID( int id );Tree4::PosFromID68,2410
  static int SpeedUp( int height );SpeedUp69,2444
  static int SpeedUp( int height );Tree4::SpeedUp69,2444

intersim2/networks/tree4.cpp,958
Tree4::Tree4( const Configuration& config, const string & name )Tree455,2244
Tree4::Tree4( const Configuration& config, const string & name )Tree4::Tree455,2244
void Tree4::_ComputeSize( const Configuration& config )_ComputeSize63,2403
void Tree4::_ComputeSize( const Configuration& config )Tree4::_ComputeSize63,2403
void Tree4::RegisterRoutingFunctions(){RegisterRoutingFunctions85,2901
void Tree4::RegisterRoutingFunctions(){Tree4::RegisterRoutingFunctions85,2901
void Tree4::_BuildNet( const Configuration& config )_BuildNet89,2945
void Tree4::_BuildNet( const Configuration& config )Tree4::_BuildNet89,2945
Router*& Tree4::_Router( int height, int pos )_Router214,6155
Router*& Tree4::_Router( int height, int pos )Tree4::_Router214,6155
int Tree4::_WireLatency( int height1, int pos1, int height2, int pos2 )_WireLatency226,6400
int Tree4::_WireLatency( int height1, int pos1, int height2, int pos2 )Tree4::_WireLatency226,6400

intersim2/networks/dragonfly.hpp,2652
#define _DragonFly_HPP__DragonFly_HPP_29,1631
class DragonFlyNew : public Network {DragonFlyNew34,1705
  int _m;_m36,1744
  int _m;DragonFlyNew::_m36,1744
  int _n;_n37,1754
  int _n;DragonFlyNew::_n37,1754
  int _r;_r38,1764
  int _r;DragonFlyNew::_r38,1764
  int _k;_k39,1774
  int _k;DragonFlyNew::_k39,1774
  int _p, _a, _g;_p40,1784
  int _p, _a, _g;DragonFlyNew::_p40,1784
  int _p, _a, _g;_a40,1784
  int _p, _a, _g;DragonFlyNew::_a40,1784
  int _p, _a, _g;_g40,1784
  int _p, _a, _g;DragonFlyNew::_g40,1784
  int _radix;_radix41,1802
  int _radix;DragonFlyNew::_radix41,1802
  int _net_size;_net_size42,1816
  int _net_size;DragonFlyNew::_net_size42,1816
  int _stageout;_stageout43,1833
  int _stageout;DragonFlyNew::_stageout43,1833
  int _numinput;_numinput44,1850
  int _numinput;DragonFlyNew::_numinput44,1850
  int _stages;_stages45,1867
  int _stages;DragonFlyNew::_stages45,1867
  int _num_of_switch;_num_of_switch46,1882
  int _num_of_switch;DragonFlyNew::_num_of_switch46,1882
  int _grp_num_routers;_grp_num_routers47,1904
  int _grp_num_routers;DragonFlyNew::_grp_num_routers47,1904
  int _grp_num_nodes;_grp_num_nodes48,1928
  int _grp_num_nodes;DragonFlyNew::_grp_num_nodes48,1928
  void _ComputeSize( const Configuration &config );_ComputeSize51,1952
  void _ComputeSize( const Configuration &config );DragonFlyNew::_ComputeSize51,1952
  void _BuildNet( const Configuration &config );_BuildNet52,2004
  void _BuildNet( const Configuration &config );DragonFlyNew::_BuildNet52,2004
  DragonFlyNew( const Configuration &config, const string & name );DragonFlyNew57,2065
  DragonFlyNew( const Configuration &config, const string & name );DragonFlyNew::DragonFlyNew57,2065
  int GetN( ) const;GetN59,2134
  int GetN( ) const;DragonFlyNew::GetN59,2134
  int GetK( ) const;GetK60,2155
  int GetK( ) const;DragonFlyNew::GetK60,2155
  double Capacity( ) const;Capacity62,2177
  double Capacity( ) const;DragonFlyNew::Capacity62,2177
  static void RegisterRoutingFunctions();RegisterRoutingFunctions63,2205
  static void RegisterRoutingFunctions();DragonFlyNew::RegisterRoutingFunctions63,2205
  void InsertRandomFaults( const Configuration &config );InsertRandomFaults64,2247
  void InsertRandomFaults( const Configuration &config );DragonFlyNew::InsertRandomFaults64,2247
int dragonfly_port(int rID, int source, int dest);dragonfly_port67,2309
void ugal_dragonflynew( const Router *r, const Flit *f, int in_channel,ugal_dragonflynew69,2361
void min_dragonflynew( const Router *r, const Flit *f, int in_channel, min_dragonflynew71,2477

intersim2/networks/fattree.cpp,801
FatTree::FatTree( const Configuration& config,const string & name )FatTree58,2213
FatTree::FatTree( const Configuration& config,const string & name )FatTree::FatTree58,2213
void FatTree::_ComputeSize( const Configuration& config )_ComputeSize69,2380
void FatTree::_ComputeSize( const Configuration& config )FatTree::_ComputeSize69,2380
void FatTree::RegisterRoutingFunctions() {RegisterRoutingFunctions89,2749
void FatTree::RegisterRoutingFunctions() {FatTree::RegisterRoutingFunctions89,2749
void FatTree::_BuildNet( const Configuration& config )_BuildNet93,2796
void FatTree::_BuildNet( const Configuration& config )FatTree::_BuildNet93,2796
Router*& FatTree::_Router( int depth, int pos ) _Router266,8269
Router*& FatTree::_Router( int depth, int pos ) FatTree::_Router266,8269

intersim2/networks/anynet.cpp,1214
map<int, int>* global_routing_table;global_routing_table59,2409
AnyNet::AnyNet( const Configuration &config, const string & name )AnyNet61,2447
AnyNet::AnyNet( const Configuration &config, const string & name )AnyNet::AnyNet61,2447
AnyNet::~AnyNet(){~AnyNet70,2635
AnyNet::~AnyNet(){AnyNet::~AnyNet70,2635
void AnyNet::_ComputeSize( const Configuration &config ){_ComputeSize80,2853
void AnyNet::_ComputeSize( const Configuration &config ){AnyNet::_ComputeSize80,2853
void AnyNet::_BuildNet( const Configuration &config ){_BuildNet133,4515
void AnyNet::_BuildNet( const Configuration &config ){AnyNet::_BuildNet133,4515
void AnyNet::RegisterRoutingFunctions() {RegisterRoutingFunctions210,7674
void AnyNet::RegisterRoutingFunctions() {AnyNet::RegisterRoutingFunctions210,7674
void min_anynet( const Router *r, const Flit *f, int in_channel, min_anynet214,7770
void AnyNet::buildRoutingTable(){buildRoutingTable243,8590
void AnyNet::buildRoutingTable(){AnyNet::buildRoutingTable243,8590
void AnyNet::route(int r_start){route255,8916
void AnyNet::route(int r_start){AnyNet::route255,8916
void AnyNet::readFile(){readFile324,10893
void AnyNet::readFile(){AnyNet::readFile324,10893

intersim2/networks/qtree.cpp,1329
QTree::QTree( const Configuration& config, const string & name )QTree48,1916
QTree::QTree( const Configuration& config, const string & name )QTree::QTree48,1916
void QTree::_ComputeSize( const Configuration& config )_ComputeSize57,2076
void QTree::_ComputeSize( const Configuration& config )QTree::_ComputeSize57,2076
void QTree::RegisterRoutingFunctions(){RegisterRoutingFunctions79,2437
void QTree::RegisterRoutingFunctions(){QTree::RegisterRoutingFunctions79,2437
void QTree::_BuildNet( const Configuration& config )_BuildNet83,2481
void QTree::_BuildNet( const Configuration& config )QTree::_BuildNet83,2481
int QTree::_RouterIndex( int height, int pos ) _RouterIndex152,4140
int QTree::_RouterIndex( int height, int pos ) QTree::_RouterIndex152,4140
int QTree::_InputIndex( int height, int pos, int port )_InputIndex160,4288
int QTree::_InputIndex( int height, int pos, int port )QTree::_InputIndex160,4288
int QTree::_OutputIndex( int height, int pos, int port )_OutputIndex169,4512
int QTree::_OutputIndex( int height, int pos, int port )QTree::_OutputIndex169,4512
int QTree::HeightFromID( int id ) HeightFromID179,4750
int QTree::HeightFromID( int id ) QTree::HeightFromID179,4750
int QTree::PosFromID( int id )PosFromID184,4809
int QTree::PosFromID( int id )QTree::PosFromID184,4809

intersim2/networks/cmesh.hpp,2536
#define _CMESH_HPP__CMESH_HPP_42,1886
class CMesh : public Network {CMesh47,1956
  CMesh( const Configuration &config, const string & name );CMesh49,1995
  CMesh( const Configuration &config, const string & name );CMesh::CMesh49,1995
  int GetN() const;GetN50,2056
  int GetN() const;CMesh::GetN50,2056
  int GetK() const;GetK51,2076
  int GetK() const;CMesh::GetK51,2076
  static int NodeToRouter( int address ) ;NodeToRouter53,2097
  static int NodeToRouter( int address ) ;CMesh::NodeToRouter53,2097
  static int NodeToPort( int address ) ;NodeToPort54,2140
  static int NodeToPort( int address ) ;CMesh::NodeToPort54,2140
  static void RegisterRoutingFunctions() ;RegisterRoutingFunctions56,2182
  static void RegisterRoutingFunctions() ;CMesh::RegisterRoutingFunctions56,2182
  static int _cX ;_cX60,2236
  static int _cX ;CMesh::_cX60,2236
  static int _cY ;_cY61,2255
  static int _cY ;CMesh::_cY61,2255
  static int _memo_NodeShiftX ;_memo_NodeShiftX63,2275
  static int _memo_NodeShiftX ;CMesh::_memo_NodeShiftX63,2275
  static int _memo_NodeShiftY ;_memo_NodeShiftY64,2307
  static int _memo_NodeShiftY ;CMesh::_memo_NodeShiftY64,2307
  static int _memo_PortShiftY ;_memo_PortShiftY65,2339
  static int _memo_PortShiftY ;CMesh::_memo_PortShiftY65,2339
  void _ComputeSize( const Configuration &config );_ComputeSize67,2372
  void _ComputeSize( const Configuration &config );CMesh::_ComputeSize67,2372
  void _BuildNet( const Configuration& config );_BuildNet68,2424
  void _BuildNet( const Configuration& config );CMesh::_BuildNet68,2424
  int _k ;_k70,2474
  int _k ;CMesh::_k70,2474
  int _n ;_n71,2485
  int _n ;CMesh::_n71,2485
  int _c ;_c72,2496
  int _c ;CMesh::_c72,2496
  int _xcount;_xcount73,2507
  int _xcount;CMesh::_xcount73,2507
  int _ycount;_ycount74,2522
  int _ycount;CMesh::_ycount74,2522
  int _xrouter;_xrouter75,2537
  int _xrouter;CMesh::_xrouter75,2537
  int _yrouter;_yrouter76,2553
  int _yrouter;CMesh::_yrouter76,2553
  bool _express_channels;_express_channels77,2569
  bool _express_channels;CMesh::_express_channels77,2569
void xy_yx_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_cmesh83,2626
void xy_yx_no_express_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_no_express_cmesh86,2734
void dor_cmesh( const Router *r, const Flit *f, int in_channel, dor_cmesh89,2857
void dor_no_express_cmesh( const Router *r, const Flit *f, int in_channel, dor_no_express_cmesh92,2961

intersim2/networks/kncube.hpp,1831
#define _KNCUBE_HPP__KNCUBE_HPP_29,1426
class KNCube : public Network {KNCube33,1472
  bool _mesh;_mesh35,1505
  bool _mesh;KNCube::_mesh35,1505
  int _k;_k37,1520
  int _k;KNCube::_k37,1520
  int _n;_n38,1530
  int _n;KNCube::_n38,1530
  void _ComputeSize( const Configuration &config );_ComputeSize40,1541
  void _ComputeSize( const Configuration &config );KNCube::_ComputeSize40,1541
  void _BuildNet( const Configuration &config );_BuildNet41,1593
  void _BuildNet( const Configuration &config );KNCube::_BuildNet41,1593
  int _LeftChannel( int node, int dim );_LeftChannel43,1643
  int _LeftChannel( int node, int dim );KNCube::_LeftChannel43,1643
  int _RightChannel( int node, int dim );_RightChannel44,1684
  int _RightChannel( int node, int dim );KNCube::_RightChannel44,1684
  int _LeftNode( int node, int dim );_LeftNode46,1727
  int _LeftNode( int node, int dim );KNCube::_LeftNode46,1727
  int _RightNode( int node, int dim );_RightNode47,1765
  int _RightNode( int node, int dim );KNCube::_RightNode47,1765
  KNCube( const Configuration &config, const string & name, bool mesh );KNCube50,1813
  KNCube( const Configuration &config, const string & name, bool mesh );KNCube::KNCube50,1813
  static void RegisterRoutingFunctions();RegisterRoutingFunctions51,1886
  static void RegisterRoutingFunctions();KNCube::RegisterRoutingFunctions51,1886
  int GetN( ) const;GetN53,1929
  int GetN( ) const;KNCube::GetN53,1929
  int GetK( ) const;GetK54,1950
  int GetK( ) const;KNCube::GetK54,1950
  double Capacity( ) const;Capacity56,1972
  double Capacity( ) const;KNCube::Capacity56,1972
  void InsertRandomFaults( const Configuration &config );InsertRandomFaults58,2001
  void InsertRandomFaults( const Configuration &config );KNCube::InsertRandomFaults58,2001

intersim2/networks/cmesh.cpp,2221
int CMesh::_cX = 0 ;_cX50,2158
int CMesh::_cX = 0 ;CMesh::_cX50,2158
int CMesh::_cY = 0 ;_cY51,2179
int CMesh::_cY = 0 ;CMesh::_cY51,2179
int CMesh::_memo_NodeShiftX = 0 ;_memo_NodeShiftX52,2200
int CMesh::_memo_NodeShiftX = 0 ;CMesh::_memo_NodeShiftX52,2200
int CMesh::_memo_NodeShiftY = 0 ;_memo_NodeShiftY53,2234
int CMesh::_memo_NodeShiftY = 0 ;CMesh::_memo_NodeShiftY53,2234
int CMesh::_memo_PortShiftY = 0 ;_memo_PortShiftY54,2268
int CMesh::_memo_PortShiftY = 0 ;CMesh::_memo_PortShiftY54,2268
CMesh::CMesh( const Configuration& config, const string & name ) CMesh56,2303
CMesh::CMesh( const Configuration& config, const string & name ) CMesh::CMesh56,2303
void CMesh::RegisterRoutingFunctions() {RegisterRoutingFunctions64,2460
void CMesh::RegisterRoutingFunctions() {CMesh::RegisterRoutingFunctions64,2460
void CMesh::_ComputeSize( const Configuration &config ) {_ComputeSize71,2753
void CMesh::_ComputeSize( const Configuration &config ) {CMesh::_ComputeSize71,2753
void CMesh::_BuildNet( const Configuration& config ) {_BuildNet109,3920
void CMesh::_BuildNet( const Configuration& config ) {CMesh::_BuildNet109,3920
int CMesh::NodeToRouter( int address ) {NodeToRouter316,10235
int CMesh::NodeToRouter( int address ) {CMesh::NodeToRouter316,10235
int CMesh::NodeToPort( int address ) {NodeToPort325,10405
int CMesh::NodeToPort( int address ) {CMesh::NodeToPort325,10405
int cmesh_xy( int cur, int dest ) {cmesh_xy343,10814
int cmesh_yx( int cur, int dest ) {cmesh_yx400,12029
void xy_yx_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_cmesh455,13220
int cmesh_xy_no_express( int cur, int dest ) {cmesh_xy_no_express533,15261
int cmesh_yx_no_express( int cur, int dest ) {cmesh_yx_no_express565,15951
void xy_yx_no_express_cmesh( const Router *r, const Flit *f, int in_channel, xy_yx_no_express_cmesh596,16638
int cmesh_next( int cur, int dest ) {cmesh_next665,18486
void dor_cmesh( const Router *r, const Flit *f, int in_channel, dor_cmesh723,19690
int cmesh_next_no_express( int cur, int dest ) {cmesh_next_no_express777,21008
void dor_no_express_cmesh( const Router *r, const Flit *f, int in_channel, dor_no_express_cmesh807,21628

intersim2/networks/dragonfly.cpp,1784
#define DRAGON_LATENCYDRAGON_LATENCY38,1744
int gP, gA, gG;gP40,1768
int gP, gA, gG;gA40,1768
int gP, gA, gG;gG40,1768
int dragonflynew_hopcnt(int src, int dest) dragonflynew_hopcnt43,1838
int dragonfly_port(int rID, int source, int dest){dragonfly_port105,3451
DragonFlyNew::DragonFlyNew( const Configuration &config, const string & name ) :DragonFlyNew151,4573
DragonFlyNew::DragonFlyNew( const Configuration &config, const string & name ) :DragonFlyNew::DragonFlyNew151,4573
void DragonFlyNew::_ComputeSize( const Configuration &config )_ComputeSize160,4748
void DragonFlyNew::_ComputeSize( const Configuration &config )DragonFlyNew::_ComputeSize160,4748
void DragonFlyNew::_BuildNet( const Configuration &config )_BuildNet217,5830
void DragonFlyNew::_BuildNet( const Configuration &config )DragonFlyNew::_BuildNet217,5830
int DragonFlyNew::GetN( ) constGetN393,10319
int DragonFlyNew::GetN( ) constDragonFlyNew::GetN393,10319
int DragonFlyNew::GetK( ) constGetK398,10369
int DragonFlyNew::GetK( ) constDragonFlyNew::GetK398,10369
void DragonFlyNew::InsertRandomFaults( const Configuration &config )InsertRandomFaults403,10419
void DragonFlyNew::InsertRandomFaults( const Configuration &config )DragonFlyNew::InsertRandomFaults403,10419
double DragonFlyNew::Capacity( ) constCapacity408,10495
double DragonFlyNew::Capacity( ) constDragonFlyNew::Capacity408,10495
void DragonFlyNew::RegisterRoutingFunctions(){RegisterRoutingFunctions413,10566
void DragonFlyNew::RegisterRoutingFunctions(){DragonFlyNew::RegisterRoutingFunctions413,10566
void min_dragonflynew( const Router *r, const Flit *f, int in_channel, min_dragonflynew420,10746
void ugal_dragonflynew( const Router *r, const Flit *f, int in_channel, ugal_dragonflynew468,11759

intersim2/y.tab.h,651
# define YYTOKENTYPEYYTOKENTYPE38,1615
   enum yytokentype {yytokentype41,1739
     STR = 258,STR42,1761
     NUM = 259,NUM43,1777
     FNUM = 260FNUM44,1793
#define STR STR48,1837
#define NUM NUM49,1853
#define FNUM FNUM50,1869
typedef union YYSTYPEYYSTYPE56,1945
  char   *name;name62,2018
  char   *name;YYSTYPE::name62,2018
  int    num;num63,2034
  int    num;YYSTYPE::num63,2034
  double fnum;fnum64,2048
  double fnum;YYSTYPE::fnum64,2048
} YYSTYPE;YYSTYPE70,2112
# define YYSTYPE_IS_TRIVIAL YYSTYPE_IS_TRIVIAL71,2123
# define yystype yystype72,2153
# define YYSTYPE_IS_DECLARED YYSTYPE_IS_DECLARED73,2215

intersim2/pipefifo.hpp,2232
#define _PIPEFIFO_HPP__PIPEFIFO_HPP_29,1430
template<class T> class PipelineFIFO : public Module {PipelineFIFO35,1496
  int _lanes;_lanes36,1551
  int _lanes;PipelineFIFO::_lanes36,1551
  int _depth;_depth37,1565
  int _depth;PipelineFIFO::_depth37,1565
  int _pipe_len;_pipe_len39,1580
  int _pipe_len;PipelineFIFO::_pipe_len39,1580
  int _pipe_ptr;_pipe_ptr40,1597
  int _pipe_ptr;PipelineFIFO::_pipe_ptr40,1597
  vector<vector<T*> > _data;_data42,1617
  vector<vector<T*> > _data;PipelineFIFO::_data42,1617
  PipelineFIFO( Module *parent, const string& name, int lanes, int depth );PipelineFIFO45,1655
  PipelineFIFO( Module *parent, const string& name, int lanes, int depth );PipelineFIFO::PipelineFIFO45,1655
  ~PipelineFIFO( );~PipelineFIFO46,1731
  ~PipelineFIFO( );PipelineFIFO::~PipelineFIFO46,1731
  void Write( T* val, int lane = 0 );Write48,1752
  void Write( T* val, int lane = 0 );PipelineFIFO::Write48,1752
  void WriteAll( T* val );WriteAll49,1790
  void WriteAll( T* val );PipelineFIFO::WriteAll49,1790
  T*   Read( int lane = 0 );Read51,1818
  T*   Read( int lane = 0 );PipelineFIFO::Read51,1818
  void Advance( );Advance53,1848
  void Advance( );PipelineFIFO::Advance53,1848
template<class T> PipelineFIFO<T>::PipelineFIFO( Module *parent, PipelineFIFO56,1871
template<class T> PipelineFIFO<T>::PipelineFIFO( Module *parent, PipelineFIFO::PipelineFIFO56,1871
template<class T> PipelineFIFO<T>::~PipelineFIFO( ) ~PipelineFIFO71,2208
template<class T> PipelineFIFO<T>::~PipelineFIFO( ) PipelineFIFO::~PipelineFIFO71,2208
template<class T> void PipelineFIFO<T>::Write( T* val, int lane )Write75,2266
template<class T> void PipelineFIFO<T>::Write( T* val, int lane )PipelineFIFO::Write75,2266
template<class T> void PipelineFIFO<T>::WriteAll( T* val )WriteAll80,2369
template<class T> void PipelineFIFO<T>::WriteAll( T* val )PipelineFIFO::WriteAll80,2369
template<class T> T* PipelineFIFO<T>::Read( int lane )Read87,2507
template<class T> T* PipelineFIFO<T>::Read( int lane )PipelineFIFO::Read87,2507
template<class T> void PipelineFIFO<T>::Advance( )Advance92,2600
template<class T> void PipelineFIFO<T>::Advance( )PipelineFIFO::Advance92,2600

intersim2/trafficmanager.hpp,25937
#define _TRAFFICMANAGER_HPP__TRAFFICMANAGER_HPP_29,1444
class TrafficManager : public Module {TrafficManager50,1839
  vector<vector<int> > _packet_size;_packet_size54,1889
  vector<vector<int> > _packet_size;TrafficManager::_packet_size54,1889
  vector<vector<int> > _packet_size_rate;_packet_size_rate55,1926
  vector<vector<int> > _packet_size_rate;TrafficManager::_packet_size_rate55,1926
  vector<int> _packet_size_max_val;_packet_size_max_val56,1968
  vector<int> _packet_size_max_val;TrafficManager::_packet_size_max_val56,1968
  int _nodes;_nodes59,2016
  int _nodes;TrafficManager::_nodes59,2016
  int _routers;_routers60,2030
  int _routers;TrafficManager::_routers60,2030
  int _vcs;_vcs61,2046
  int _vcs;TrafficManager::_vcs61,2046
  vector<Network *> _net;_net63,2059
  vector<Network *> _net;TrafficManager::_net63,2059
  vector<vector<Router *> > _router;_router64,2085
  vector<vector<Router *> > _router;TrafficManager::_router64,2085
  int    _classes;_classes68,2164
  int    _classes;TrafficManager::_classes68,2164
  vector<double> _load;_load70,2184
  vector<double> _load;TrafficManager::_load70,2184
  vector<int> _use_read_write;_use_read_write72,2209
  vector<int> _use_read_write;TrafficManager::_use_read_write72,2209
  vector<double> _write_fraction;_write_fraction73,2240
  vector<double> _write_fraction;TrafficManager::_write_fraction73,2240
  vector<int> _read_request_size;_read_request_size75,2275
  vector<int> _read_request_size;TrafficManager::_read_request_size75,2275
  vector<int> _read_reply_size;_read_reply_size76,2309
  vector<int> _read_reply_size;TrafficManager::_read_reply_size76,2309
  vector<int> _write_request_size;_write_request_size77,2341
  vector<int> _write_request_size;TrafficManager::_write_request_size77,2341
  vector<int> _write_reply_size;_write_reply_size78,2376
  vector<int> _write_reply_size;TrafficManager::_write_reply_size78,2376
  vector<string> _traffic;_traffic80,2410
  vector<string> _traffic;TrafficManager::_traffic80,2410
  vector<int> _class_priority;_class_priority82,2438
  vector<int> _class_priority;TrafficManager::_class_priority82,2438
  vector<vector<int> > _last_class;_last_class84,2470
  vector<vector<int> > _last_class;TrafficManager::_last_class84,2470
  vector<TrafficPattern *> _traffic_pattern;_traffic_pattern86,2507
  vector<TrafficPattern *> _traffic_pattern;TrafficManager::_traffic_pattern86,2507
  vector<InjectionProcess *> _injection_process;_injection_process87,2552
  vector<InjectionProcess *> _injection_process;TrafficManager::_injection_process87,2552
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };ePriority91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::ePriority91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };class_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::class_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };network_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::network_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };local_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::local_age_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };queue_length_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::queue_length_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };hop_count_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::hop_count_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };sequence_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::sequence_based91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };none91,2654
  enum ePriority { class_based, age_based, network_age_based, local_age_based, queue_length_based, hop_count_based, sequence_based, none };TrafficManager::none91,2654
  ePriority _pri_type;_pri_type93,2795
  ePriority _pri_type;TrafficManager::_pri_type93,2795
  vector<vector<BufferState *> > _buf_states;_buf_states97,2873
  vector<vector<BufferState *> > _buf_states;TrafficManager::_buf_states97,2873
  vector<vector<vector<int> > > _outstanding_credits;_outstanding_credits99,2938
  vector<vector<vector<int> > > _outstanding_credits;TrafficManager::_outstanding_credits99,2938
  vector<vector<vector<queue<int> > > > _outstanding_classes;_outstanding_classes100,2992
  vector<vector<vector<queue<int> > > > _outstanding_classes;TrafficManager::_outstanding_classes100,2992
  vector<vector<vector<int> > > _last_vc;_last_vc102,3061
  vector<vector<vector<int> > > _last_vc;TrafficManager::_last_vc102,3061
  tRoutingFunction _rf;_rf106,3145
  tRoutingFunction _rf;TrafficManager::_rf106,3145
  bool _lookahead_routing;_lookahead_routing107,3169
  bool _lookahead_routing;TrafficManager::_lookahead_routing107,3169
  bool _noq;_noq108,3196
  bool _noq;TrafficManager::_noq108,3196
  vector<vector<int> > _qtime;_qtime112,3260
  vector<vector<int> > _qtime;TrafficManager::_qtime112,3260
  vector<vector<bool> > _qdrained;_qdrained113,3291
  vector<vector<bool> > _qdrained;TrafficManager::_qdrained113,3291
  vector<vector<list<Flit *> > > _partial_packets;_partial_packets114,3326
  vector<vector<list<Flit *> > > _partial_packets;TrafficManager::_partial_packets114,3326
  vector<map<int, Flit *> > _total_in_flight_flits;_total_in_flight_flits116,3378
  vector<map<int, Flit *> > _total_in_flight_flits;TrafficManager::_total_in_flight_flits116,3378
  vector<map<int, Flit *> > _measured_in_flight_flits;_measured_in_flight_flits117,3430
  vector<map<int, Flit *> > _measured_in_flight_flits;TrafficManager::_measured_in_flight_flits117,3430
  vector<map<int, Flit *> > _retired_packets;_retired_packets118,3485
  vector<map<int, Flit *> > _retired_packets;TrafficManager::_retired_packets118,3485
  bool _empty_network;_empty_network119,3531
  bool _empty_network;TrafficManager::_empty_network119,3531
  bool _hold_switch_for_packet;_hold_switch_for_packet121,3555
  bool _hold_switch_for_packet;TrafficManager::_hold_switch_for_packet121,3555
  int _subnets;_subnets125,3640
  int _subnets;TrafficManager::_subnets125,3640
  vector<int> _subnet;_subnet127,3657
  vector<int> _subnet;TrafficManager::_subnet127,3657
  int _deadlock_timer;_deadlock_timer131,3720
  int _deadlock_timer;TrafficManager::_deadlock_timer131,3720
  int _deadlock_warn_timeout;_deadlock_warn_timeout132,3743
  int _deadlock_warn_timeout;TrafficManager::_deadlock_warn_timeout132,3743
  vector<int> _packet_seq_no;_packet_seq_no136,3838
  vector<int> _packet_seq_no;TrafficManager::_packet_seq_no136,3838
  vector<list<PacketReplyInfo*> > _repliesPending;_repliesPending137,3868
  vector<list<PacketReplyInfo*> > _repliesPending;TrafficManager::_repliesPending137,3868
  vector<int> _requestsOutstanding;_requestsOutstanding138,3919
  vector<int> _requestsOutstanding;TrafficManager::_requestsOutstanding138,3919
  vector<Stats *> _plat_stats;     _plat_stats142,3999
  vector<Stats *> _plat_stats;     TrafficManager::_plat_stats142,3999
  vector<double> _overall_min_plat;  _overall_min_plat143,4035
  vector<double> _overall_min_plat;  TrafficManager::_overall_min_plat143,4035
  vector<double> _overall_avg_plat;  _overall_avg_plat144,4073
  vector<double> _overall_avg_plat;  TrafficManager::_overall_avg_plat144,4073
  vector<double> _overall_max_plat;  _overall_max_plat145,4111
  vector<double> _overall_max_plat;  TrafficManager::_overall_max_plat145,4111
  vector<Stats *> _nlat_stats;     _nlat_stats147,4150
  vector<Stats *> _nlat_stats;     TrafficManager::_nlat_stats147,4150
  vector<double> _overall_min_nlat;  _overall_min_nlat148,4186
  vector<double> _overall_min_nlat;  TrafficManager::_overall_min_nlat148,4186
  vector<double> _overall_avg_nlat;  _overall_avg_nlat149,4224
  vector<double> _overall_avg_nlat;  TrafficManager::_overall_avg_nlat149,4224
  vector<double> _overall_max_nlat;  _overall_max_nlat150,4262
  vector<double> _overall_max_nlat;  TrafficManager::_overall_max_nlat150,4262
  vector<Stats *> _flat_stats;     _flat_stats152,4301
  vector<Stats *> _flat_stats;     TrafficManager::_flat_stats152,4301
  vector<double> _overall_min_flat;  _overall_min_flat153,4337
  vector<double> _overall_min_flat;  TrafficManager::_overall_min_flat153,4337
  vector<double> _overall_avg_flat;  _overall_avg_flat154,4375
  vector<double> _overall_avg_flat;  TrafficManager::_overall_avg_flat154,4375
  vector<double> _overall_max_flat;  _overall_max_flat155,4413
  vector<double> _overall_max_flat;  TrafficManager::_overall_max_flat155,4413
  vector<Stats *> _frag_stats;_frag_stats157,4452
  vector<Stats *> _frag_stats;TrafficManager::_frag_stats157,4452
  vector<double> _overall_min_frag;_overall_min_frag158,4483
  vector<double> _overall_min_frag;TrafficManager::_overall_min_frag158,4483
  vector<double> _overall_avg_frag;_overall_avg_frag159,4519
  vector<double> _overall_avg_frag;TrafficManager::_overall_avg_frag159,4519
  vector<double> _overall_max_frag;_overall_max_frag160,4555
  vector<double> _overall_max_frag;TrafficManager::_overall_max_frag160,4555
  vector<vector<Stats *> > _pair_plat;_pair_plat162,4592
  vector<vector<Stats *> > _pair_plat;TrafficManager::_pair_plat162,4592
  vector<vector<Stats *> > _pair_nlat;_pair_nlat163,4631
  vector<vector<Stats *> > _pair_nlat;TrafficManager::_pair_nlat163,4631
  vector<vector<Stats *> > _pair_flat;_pair_flat164,4670
  vector<vector<Stats *> > _pair_flat;TrafficManager::_pair_flat164,4670
  vector<Stats *> _hop_stats;_hop_stats166,4710
  vector<Stats *> _hop_stats;TrafficManager::_hop_stats166,4710
  vector<double> _overall_hop_stats;_overall_hop_stats167,4740
  vector<double> _overall_hop_stats;TrafficManager::_overall_hop_stats167,4740
  vector<vector<int> > _sent_packets;_sent_packets169,4778
  vector<vector<int> > _sent_packets;TrafficManager::_sent_packets169,4778
  vector<double> _overall_min_sent_packets;_overall_min_sent_packets170,4816
  vector<double> _overall_min_sent_packets;TrafficManager::_overall_min_sent_packets170,4816
  vector<double> _overall_avg_sent_packets;_overall_avg_sent_packets171,4860
  vector<double> _overall_avg_sent_packets;TrafficManager::_overall_avg_sent_packets171,4860
  vector<double> _overall_max_sent_packets;_overall_max_sent_packets172,4904
  vector<double> _overall_max_sent_packets;TrafficManager::_overall_max_sent_packets172,4904
  vector<vector<int> > _accepted_packets;_accepted_packets173,4948
  vector<vector<int> > _accepted_packets;TrafficManager::_accepted_packets173,4948
  vector<double> _overall_min_accepted_packets;_overall_min_accepted_packets174,4990
  vector<double> _overall_min_accepted_packets;TrafficManager::_overall_min_accepted_packets174,4990
  vector<double> _overall_avg_accepted_packets;_overall_avg_accepted_packets175,5038
  vector<double> _overall_avg_accepted_packets;TrafficManager::_overall_avg_accepted_packets175,5038
  vector<double> _overall_max_accepted_packets;_overall_max_accepted_packets176,5086
  vector<double> _overall_max_accepted_packets;TrafficManager::_overall_max_accepted_packets176,5086
  vector<vector<int> > _sent_flits;_sent_flits177,5134
  vector<vector<int> > _sent_flits;TrafficManager::_sent_flits177,5134
  vector<double> _overall_min_sent;_overall_min_sent178,5170
  vector<double> _overall_min_sent;TrafficManager::_overall_min_sent178,5170
  vector<double> _overall_avg_sent;_overall_avg_sent179,5206
  vector<double> _overall_avg_sent;TrafficManager::_overall_avg_sent179,5206
  vector<double> _overall_max_sent;_overall_max_sent180,5242
  vector<double> _overall_max_sent;TrafficManager::_overall_max_sent180,5242
  vector<vector<int> > _accepted_flits;_accepted_flits181,5278
  vector<vector<int> > _accepted_flits;TrafficManager::_accepted_flits181,5278
  vector<double> _overall_min_accepted;_overall_min_accepted182,5318
  vector<double> _overall_min_accepted;TrafficManager::_overall_min_accepted182,5318
  vector<double> _overall_avg_accepted;_overall_avg_accepted183,5358
  vector<double> _overall_avg_accepted;TrafficManager::_overall_avg_accepted183,5358
  vector<double> _overall_max_accepted;_overall_max_accepted184,5398
  vector<double> _overall_max_accepted;TrafficManager::_overall_max_accepted184,5398
  vector<vector<int> > _buffer_busy_stalls;_buffer_busy_stalls187,5459
  vector<vector<int> > _buffer_busy_stalls;TrafficManager::_buffer_busy_stalls187,5459
  vector<vector<int> > _buffer_conflict_stalls;_buffer_conflict_stalls188,5503
  vector<vector<int> > _buffer_conflict_stalls;TrafficManager::_buffer_conflict_stalls188,5503
  vector<vector<int> > _buffer_full_stalls;_buffer_full_stalls189,5551
  vector<vector<int> > _buffer_full_stalls;TrafficManager::_buffer_full_stalls189,5551
  vector<vector<int> > _buffer_reserved_stalls;_buffer_reserved_stalls190,5595
  vector<vector<int> > _buffer_reserved_stalls;TrafficManager::_buffer_reserved_stalls190,5595
  vector<vector<int> > _crossbar_conflict_stalls;_crossbar_conflict_stalls191,5643
  vector<vector<int> > _crossbar_conflict_stalls;TrafficManager::_crossbar_conflict_stalls191,5643
  vector<double> _overall_buffer_busy_stalls;_overall_buffer_busy_stalls192,5693
  vector<double> _overall_buffer_busy_stalls;TrafficManager::_overall_buffer_busy_stalls192,5693
  vector<double> _overall_buffer_conflict_stalls;_overall_buffer_conflict_stalls193,5739
  vector<double> _overall_buffer_conflict_stalls;TrafficManager::_overall_buffer_conflict_stalls193,5739
  vector<double> _overall_buffer_full_stalls;_overall_buffer_full_stalls194,5789
  vector<double> _overall_buffer_full_stalls;TrafficManager::_overall_buffer_full_stalls194,5789
  vector<double> _overall_buffer_reserved_stalls;_overall_buffer_reserved_stalls195,5835
  vector<double> _overall_buffer_reserved_stalls;TrafficManager::_overall_buffer_reserved_stalls195,5835
  vector<double> _overall_crossbar_conflict_stalls;_overall_crossbar_conflict_stalls196,5885
  vector<double> _overall_crossbar_conflict_stalls;TrafficManager::_overall_crossbar_conflict_stalls196,5885
  vector<int> _slowest_packet;_slowest_packet199,5945
  vector<int> _slowest_packet;TrafficManager::_slowest_packet199,5945
  vector<int> _slowest_flit;_slowest_flit200,5976
  vector<int> _slowest_flit;TrafficManager::_slowest_flit200,5976
  map<string, Stats *> _stats;_stats202,6006
  map<string, Stats *> _stats;TrafficManager::_stats202,6006
  enum eSimState { warming_up, running, draining, done };eSimState206,6093
  enum eSimState { warming_up, running, draining, done };TrafficManager::eSimState206,6093
  enum eSimState { warming_up, running, draining, done };warming_up206,6093
  enum eSimState { warming_up, running, draining, done };TrafficManager::warming_up206,6093
  enum eSimState { warming_up, running, draining, done };running206,6093
  enum eSimState { warming_up, running, draining, done };TrafficManager::running206,6093
  enum eSimState { warming_up, running, draining, done };draining206,6093
  enum eSimState { warming_up, running, draining, done };TrafficManager::draining206,6093
  enum eSimState { warming_up, running, draining, done };done206,6093
  enum eSimState { warming_up, running, draining, done };TrafficManager::done206,6093
  eSimState _sim_state;_sim_state207,6151
  eSimState _sim_state;TrafficManager::_sim_state207,6151
  bool _measure_latency;_measure_latency209,6176
  bool _measure_latency;TrafficManager::_measure_latency209,6176
  int   _reset_time;_reset_time211,6202
  int   _reset_time;TrafficManager::_reset_time211,6202
  int   _drain_time;_drain_time212,6223
  int   _drain_time;TrafficManager::_drain_time212,6223
  int   _total_sims;_total_sims214,6245
  int   _total_sims;TrafficManager::_total_sims214,6245
  int   _sample_period;_sample_period215,6266
  int   _sample_period;TrafficManager::_sample_period215,6266
  int   _max_samples;_max_samples216,6290
  int   _max_samples;TrafficManager::_max_samples216,6290
  int   _warmup_periods;_warmup_periods217,6312
  int   _warmup_periods;TrafficManager::_warmup_periods217,6312
  int   _include_queuing;_include_queuing219,6338
  int   _include_queuing;TrafficManager::_include_queuing219,6338
  vector<int> _measure_stats;_measure_stats221,6365
  vector<int> _measure_stats;TrafficManager::_measure_stats221,6365
  bool _pair_stats;_pair_stats222,6395
  bool _pair_stats;TrafficManager::_pair_stats222,6395
  vector<double> _latency_thres;_latency_thres224,6416
  vector<double> _latency_thres;TrafficManager::_latency_thres224,6416
  vector<double> _stopping_threshold;_stopping_threshold226,6450
  vector<double> _stopping_threshold;TrafficManager::_stopping_threshold226,6450
  vector<double> _acc_stopping_threshold;_acc_stopping_threshold227,6488
  vector<double> _acc_stopping_threshold;TrafficManager::_acc_stopping_threshold227,6488
  vector<double> _warmup_threshold;_warmup_threshold229,6531
  vector<double> _warmup_threshold;TrafficManager::_warmup_threshold229,6531
  vector<double> _acc_warmup_threshold;_acc_warmup_threshold230,6567
  vector<double> _acc_warmup_threshold;TrafficManager::_acc_warmup_threshold230,6567
  int _cur_id;_cur_id232,6608
  int _cur_id;TrafficManager::_cur_id232,6608
  int _cur_pid;_cur_pid233,6623
  int _cur_pid;TrafficManager::_cur_pid233,6623
  int _time;_time234,6639
  int _time;TrafficManager::_time234,6639
  set<int> _flits_to_watch;_flits_to_watch236,6653
  set<int> _flits_to_watch;TrafficManager::_flits_to_watch236,6653
  set<int> _packets_to_watch;_packets_to_watch237,6681
  set<int> _packets_to_watch;TrafficManager::_packets_to_watch237,6681
  bool _print_csv_results;_print_csv_results239,6712
  bool _print_csv_results;TrafficManager::_print_csv_results239,6712
  ostream * _stats_out;_stats_out242,6759
  ostream * _stats_out;TrafficManager::_stats_out242,6759
  vector<vector<int> > _injected_flits;_injected_flits245,6803
  vector<vector<int> > _injected_flits;TrafficManager::_injected_flits245,6803
  vector<vector<int> > _ejected_flits;_ejected_flits246,6843
  vector<vector<int> > _ejected_flits;TrafficManager::_ejected_flits246,6843
  ostream * _injected_flits_out;_injected_flits_out247,6882
  ostream * _injected_flits_out;TrafficManager::_injected_flits_out247,6882
  ostream * _received_flits_out;_received_flits_out248,6915
  ostream * _received_flits_out;TrafficManager::_received_flits_out248,6915
  ostream * _stored_flits_out;_stored_flits_out249,6948
  ostream * _stored_flits_out;TrafficManager::_stored_flits_out249,6948
  ostream * _sent_flits_out;_sent_flits_out250,6979
  ostream * _sent_flits_out;TrafficManager::_sent_flits_out250,6979
  ostream * _outstanding_credits_out;_outstanding_credits_out251,7008
  ostream * _outstanding_credits_out;TrafficManager::_outstanding_credits_out251,7008
  ostream * _ejected_flits_out;_ejected_flits_out252,7046
  ostream * _ejected_flits_out;TrafficManager::_ejected_flits_out252,7046
  ostream * _active_packets_out;_active_packets_out253,7078
  ostream * _active_packets_out;TrafficManager::_active_packets_out253,7078
  ostream * _used_credits_out;_used_credits_out257,7140
  ostream * _used_credits_out;TrafficManager::_used_credits_out257,7140
  ostream * _free_credits_out;_free_credits_out258,7171
  ostream * _free_credits_out;TrafficManager::_free_credits_out258,7171
  ostream * _max_credits_out;_max_credits_out259,7202
  ostream * _max_credits_out;TrafficManager::_max_credits_out259,7202
  virtual void _RetireFlit( Flit *f, int dest );_RetireFlit265,7301
  virtual void _RetireFlit( Flit *f, int dest );TrafficManager::_RetireFlit265,7301
  void _Inject();_Inject267,7351
  void _Inject();TrafficManager::_Inject267,7351
  virtual void _Step( );_Step268,7369
  virtual void _Step( );TrafficManager::_Step268,7369
  bool _PacketsOutstanding( ) const;_PacketsOutstanding270,7395
  bool _PacketsOutstanding( ) const;TrafficManager::_PacketsOutstanding270,7395
  virtual int  _IssuePacket( int source, int cl );_IssuePacket272,7435
  virtual int  _IssuePacket( int source, int cl );TrafficManager::_IssuePacket272,7435
  virtual void _GeneratePacket( int source, int size, int cl, int time );_GeneratePacket273,7486
  virtual void _GeneratePacket( int source, int size, int cl, int time );TrafficManager::_GeneratePacket273,7486
  virtual void _ClearStats( );_ClearStats275,7561
  virtual void _ClearStats( );TrafficManager::_ClearStats275,7561
  void _ComputeStats( const vector<int> & stats, int *sum, int *min = NULL, int *max = NULL, int *min_pos = NULL, int *max_pos = NULL ) const;_ComputeStats277,7593
  void _ComputeStats( const vector<int> & stats, int *sum, int *min = NULL, int *max = NULL, int *min_pos = NULL, int *max_pos = NULL ) const;TrafficManager::_ComputeStats277,7593
  virtual bool _SingleSim( );_SingleSim279,7737
  virtual bool _SingleSim( );TrafficManager::_SingleSim279,7737
  void _DisplayRemaining( ostream & os = cout ) const;_DisplayRemaining281,7768
  void _DisplayRemaining( ostream & os = cout ) const;TrafficManager::_DisplayRemaining281,7768
  void _LoadWatchList(const string & filename);_LoadWatchList283,7826
  void _LoadWatchList(const string & filename);TrafficManager::_LoadWatchList283,7826
  virtual void _UpdateOverallStats();_UpdateOverallStats285,7875
  virtual void _UpdateOverallStats();TrafficManager::_UpdateOverallStats285,7875
  virtual string _OverallStatsCSV(int c = 0) const;_OverallStatsCSV287,7914
  virtual string _OverallStatsCSV(int c = 0) const;TrafficManager::_OverallStatsCSV287,7914
  int _GetNextPacketSize(int cl) const;_GetNextPacketSize289,7967
  int _GetNextPacketSize(int cl) const;TrafficManager::_GetNextPacketSize289,7967
  double _GetAveragePacketSize(int cl) const;_GetAveragePacketSize290,8007
  double _GetAveragePacketSize(int cl) const;TrafficManager::_GetAveragePacketSize290,8007
  static TrafficManager * New(Configuration const & config, New294,8063
  static TrafficManager * New(Configuration const & config, TrafficManager::New294,8063
  TrafficManager( const Configuration &config, const vector<Network *> & net );TrafficManager297,8166
  TrafficManager( const Configuration &config, const vector<Network *> & net );TrafficManager::TrafficManager297,8166
  virtual ~TrafficManager( );~TrafficManager298,8246
  virtual ~TrafficManager( );TrafficManager::~TrafficManager298,8246
  bool Run( );Run300,8277
  bool Run( );TrafficManager::Run300,8277
  virtual void WriteStats( ostream & os = cout ) const ;WriteStats302,8293
  virtual void WriteStats( ostream & os = cout ) const ;TrafficManager::WriteStats302,8293
  virtual void UpdateStats( ) ;UpdateStats303,8350
  virtual void UpdateStats( ) ;TrafficManager::UpdateStats303,8350
  virtual void DisplayStats( ostream & os = cout ) const ;DisplayStats304,8382
  virtual void DisplayStats( ostream & os = cout ) const ;TrafficManager::DisplayStats304,8382
  virtual void DisplayOverallStats( ostream & os = cout ) const ;DisplayOverallStats305,8441
  virtual void DisplayOverallStats( ostream & os = cout ) const ;TrafficManager::DisplayOverallStats305,8441
  virtual void DisplayOverallStatsCSV( ostream & os = cout ) const ;DisplayOverallStatsCSV306,8507
  virtual void DisplayOverallStatsCSV( ostream & os = cout ) const ;TrafficManager::DisplayOverallStatsCSV306,8507
  inline int getTime() { return _time;}getTime308,8577
  inline int getTime() { return _time;}TrafficManager::getTime308,8577
  Stats * getStats(const string & name) { return _stats[name]; }getStats309,8617
  Stats * getStats(const string & name) { return _stats[name]; }TrafficManager::getStats309,8617
ostream & operator<<(ostream & os, const vector<T> & v) {operator <<314,8705

intersim2/routefunc.cpp,3464
map<string, tRoutingFunction> gRoutingFunctionMap;gRoutingFunctionMap55,1996
int gNumVCs;gNumVCs59,2100
int gReadReqBeginVC, gReadReqEndVC;gReadReqBeginVC67,2233
int gReadReqBeginVC, gReadReqEndVC;gReadReqEndVC67,2233
int gWriteReqBeginVC, gWriteReqEndVC;gWriteReqBeginVC68,2269
int gWriteReqBeginVC, gWriteReqEndVC;gWriteReqEndVC68,2269
int gReadReplyBeginVC, gReadReplyEndVC;gReadReplyBeginVC69,2307
int gReadReplyBeginVC, gReadReplyEndVC;gReadReplyEndVC69,2307
int gWriteReplyBeginVC, gWriteReplyEndVC;gWriteReplyBeginVC70,2347
int gWriteReplyBeginVC, gWriteReplyEndVC;gWriteReplyEndVC70,2347
void qtree_nca( const Router *r, const Flit *f,qtree_nca75,2496
void tree4_anca( const Router *r, const Flit *f,tree4_anca126,3772
void tree4_nca( const Router *r, const Flit *f,tree4_nca196,5375
void fattree_nca( const Router *r, const Flit *f,fattree_nca259,6906
void fattree_anca( const Router *r, const Flit *f,fattree_anca323,8962
int dor_next_mesh( int cur, int dest, bool descending = false );dor_next_mesh402,11378
void adaptive_xy_yx_mesh( const Router *r, const Flit *f, adaptive_xy_yx_mesh404,11444
void xy_yx_mesh( const Router *r, const Flit *f, xy_yx_mesh476,13356
int dor_next_mesh( int cur, int dest, bool descending )dor_next_mesh540,15047
void dor_next_torus( int cur, int dest, int in_port,dor_next_torus573,15836
void dim_order_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_mesh643,17684
void dim_order_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_ni_mesh682,18924
void dim_order_pni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )dim_order_pni_mesh732,20468
int rand_min_intr_mesh( int src, int dest )rand_min_intr_mesh789,22237
void romm_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_mesh814,22707
void romm_ni_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )romm_ni_mesh875,24282
void min_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_mesh932,25747
void planar_adapt_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )planar_adapt_mesh1032,28595
void valiant_mesh( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_mesh1276,35198
void valiant_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )valiant_torus1337,36767
void valiant_ni_torus( const Router *r, const Flit *f, int in_channel, valiant_ni_torus1415,38735
void dim_order_torus( const Router *r, const Flit *f, int in_channel, dim_order_torus1517,41339
void dim_order_ni_torus( const Router *r, const Flit *f, int in_channel, dim_order_ni_torus1585,42984
void dim_order_bal_torus( const Router *r, const Flit *f, int in_channel, dim_order_bal_torus1650,44604
void min_adapt_torus( const Router *r, const Flit *f, int in_channel, OutputSet *outputs, bool inject )min_adapt_torus1718,46266
void dest_tag_fly( const Router *r, const Flit *f, int in_channel, dest_tag_fly1798,48543
void chaos_torus( const Router *r, const Flit *f, chaos_torus1845,49587
void chaos_mesh( const Router *r, const Flit *f, chaos_mesh1884,50330
void InitializeRoutingMap( const Configuration & config )InitializeRoutingMap1917,51038

intersim2/main.cpp,575
InterconnectInterface *g_icnt_interface;g_icnt_interface63,2146
TrafficManager * trafficManager = NULL;trafficManager66,2231
int GetSimTime() {GetSimTime82,2560
Stats * GetStats(const std::string & name) {GetStats87,2637
bool gPrintActivity;gPrintActivity98,2873
int gK;//radixgK100,2895
int gN;//dimensiongN101,2910
int gC;//concentrationgC102,2929
int gNodes;gNodes104,2953
bool gTrace;gTrace107,2993
ostream * gWatchOut;gWatchOut109,3007
bool Simulate( BookSimConfig const & config )Simulate115,3110
int main( int argc, char **argv )main174,4628

intersim2/injection.hpp,2354
#define _INJECTION_HPP__INJECTION_HPP_29,1432
class InjectionProcess {InjectionProcess35,1508
  int _nodes;_nodes37,1544
  int _nodes;InjectionProcess::_nodes37,1544
  double _rate;_rate38,1558
  double _rate;InjectionProcess::_rate38,1558
  InjectionProcess(int nodes, double rate);InjectionProcess39,1574
  InjectionProcess(int nodes, double rate);InjectionProcess::InjectionProcess39,1574
  virtual ~InjectionProcess() {}~InjectionProcess41,1626
  virtual ~InjectionProcess() {}InjectionProcess::~InjectionProcess41,1626
  virtual bool test(int source) = 0;test42,1659
  virtual bool test(int source) = 0;InjectionProcess::test42,1659
  virtual void reset();reset43,1696
  virtual void reset();InjectionProcess::reset43,1696
  static InjectionProcess * New(string const & inject, int nodes, double load, New44,1720
  static InjectionProcess * New(string const & inject, int nodes, double load, InjectionProcess::New44,1720
class BernoulliInjectionProcess : public InjectionProcess {BernoulliInjectionProcess48,1852
  BernoulliInjectionProcess(int nodes, double rate);BernoulliInjectionProcess50,1920
  BernoulliInjectionProcess(int nodes, double rate);BernoulliInjectionProcess::BernoulliInjectionProcess50,1920
  virtual bool test(int source);test51,1973
  virtual bool test(int source);BernoulliInjectionProcess::test51,1973
class OnOffInjectionProcess : public InjectionProcess {OnOffInjectionProcess54,2010
  double _alpha;_alpha56,2075
  double _alpha;OnOffInjectionProcess::_alpha56,2075
  double _beta;_beta57,2092
  double _beta;OnOffInjectionProcess::_beta57,2092
  double _r1;_r158,2108
  double _r1;OnOffInjectionProcess::_r158,2108
  vector<int> _initial;_initial59,2122
  vector<int> _initial;OnOffInjectionProcess::_initial59,2122
  vector<int> _state;_state60,2146
  vector<int> _state;OnOffInjectionProcess::_state60,2146
  OnOffInjectionProcess(int nodes, double rate, double alpha, double beta, OnOffInjectionProcess62,2176
  OnOffInjectionProcess(int nodes, double rate, double alpha, double beta, OnOffInjectionProcess::OnOffInjectionProcess62,2176
  virtual void reset();reset64,2288
  virtual void reset();OnOffInjectionProcess::reset64,2288
  virtual bool test(int source);test65,2312
  virtual bool test(int source);OnOffInjectionProcess::test65,2312

intersim2/channel.hpp,2132
#define _CHANNEL_HPP_CHANNEL_HPP38,1711
class Channel : public TimedModule {Channel50,1887
  Channel(Module * parent, string const & name);Channel52,1932
  Channel(Module * parent, string const & name);Channel::Channel52,1932
  virtual ~Channel() {}~Channel53,1981
  virtual ~Channel() {}Channel::~Channel53,1981
  void SetLatency(int cycles);SetLatency56,2031
  void SetLatency(int cycles);Channel::SetLatency56,2031
  int GetLatency() const { return _delay ; }GetLatency57,2062
  int GetLatency() const { return _delay ; }Channel::GetLatency57,2062
  virtual void Send(T * data);Send60,2126
  virtual void Send(T * data);Channel::Send60,2126
  virtual T * Receive(); Receive63,2178
  virtual T * Receive(); Channel::Receive63,2178
  virtual void ReadInputs();ReadInputs65,2207
  virtual void ReadInputs();Channel::ReadInputs65,2207
  virtual void Evaluate() {}Evaluate66,2236
  virtual void Evaluate() {}Channel::Evaluate66,2236
  virtual void WriteOutputs();WriteOutputs67,2265
  virtual void WriteOutputs();Channel::WriteOutputs67,2265
  int _delay;_delay70,2308
  int _delay;Channel::_delay70,2308
  T * _input;_input71,2322
  T * _input;Channel::_input71,2322
  T * _output;_output72,2336
  T * _output;Channel::_output72,2336
  queue<pair<int, T *> > _wait_queue;_wait_queue73,2351
  queue<pair<int, T *> > _wait_queue;Channel::_wait_queue73,2351
Channel<T>::Channel(Module * parent, string const & name)Channel78,2415
Channel<T>::Channel(Module * parent, string const & name)Channel::Channel78,2415
void Channel<T>::SetLatency(int cycles) {SetLatency83,2563
void Channel<T>::SetLatency(int cycles) {Channel::SetLatency83,2563
void Channel<T>::Send(T * data) {Send91,2721
void Channel<T>::Send(T * data) {Channel::Send91,2721
T * Channel<T>::Receive() {Receive96,2796
T * Channel<T>::Receive() {Channel::Receive96,2796
void Channel<T>::ReadInputs() {ReadInputs101,2866
void Channel<T>::ReadInputs() {Channel::ReadInputs101,2866
void Channel<T>::WriteOutputs() {WriteOutputs109,3025
void Channel<T>::WriteOutputs() {Channel::WriteOutputs109,3025

intersim2/buffer.hpp,3426
#define _BUFFER_HPP__BUFFER_HPP_29,1426
class Buffer : public Module {Buffer39,1584
  int _occupancy;_occupancy41,1618
  int _occupancy;Buffer::_occupancy41,1618
  int _size;_size42,1636
  int _size;Buffer::_size42,1636
  vector<VC*> _vc;_vc44,1650
  vector<VC*> _vc;Buffer::_vc44,1650
  vector<int> _class_occupancy;_class_occupancy47,1691
  vector<int> _class_occupancy;Buffer::_class_occupancy47,1691
  Buffer( const Configuration& config, int outputs,Buffer52,1742
  Buffer( const Configuration& config, int outputs,Buffer::Buffer52,1742
  ~Buffer();~Buffer54,1835
  ~Buffer();Buffer::~Buffer54,1835
  void AddFlit( int vc, Flit *f );AddFlit56,1849
  void AddFlit( int vc, Flit *f );Buffer::AddFlit56,1849
  inline Flit *RemoveFlit( int vc )RemoveFlit58,1885
  inline Flit *RemoveFlit( int vc )Buffer::RemoveFlit58,1885
  inline Flit *FrontFlit( int vc ) constFrontFlit69,2118
  inline Flit *FrontFlit( int vc ) constBuffer::FrontFlit69,2118
  inline bool Empty( int vc ) constEmpty74,2204
  inline bool Empty( int vc ) constBuffer::Empty74,2204
  inline bool Full( ) constFull79,2279
  inline bool Full( ) constBuffer::Full79,2279
  inline VC::eVCState GetState( int vc ) constGetState84,2348
  inline VC::eVCState GetState( int vc ) constBuffer::GetState84,2348
  inline void SetState( int vc, VC::eVCState s )SetState89,2437
  inline void SetState( int vc, VC::eVCState s )Buffer::SetState89,2437
  inline const OutputSet *GetRouteSet( int vc ) constGetRouteSet94,2521
  inline const OutputSet *GetRouteSet( int vc ) constBuffer::GetRouteSet94,2521
  inline void SetRouteSet( int vc, OutputSet * output_set )SetRouteSet99,2620
  inline void SetRouteSet( int vc, OutputSet * output_set )Buffer::SetRouteSet99,2620
  inline void SetOutput( int vc, int out_port, int out_vc )SetOutput104,2727
  inline void SetOutput( int vc, int out_port, int out_vc )Buffer::SetOutput104,2727
  inline int GetOutputPort( int vc ) constGetOutputPort109,2838
  inline int GetOutputPort( int vc ) constBuffer::GetOutputPort109,2838
  inline int GetOutputVC( int vc ) constGetOutputVC114,2928
  inline int GetOutputVC( int vc ) constBuffer::GetOutputVC114,2928
  inline int GetPriority( int vc ) constGetPriority119,3014
  inline int GetPriority( int vc ) constBuffer::GetPriority119,3014
  inline void Route( int vc, tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Route124,3100
  inline void Route( int vc, tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Buffer::Route124,3100
  inline void SetWatch( int vc, bool watch = true )SetWatch131,3292
  inline void SetWatch( int vc, bool watch = true )Buffer::SetWatch131,3292
  inline bool IsWatched( int vc ) constIsWatched136,3383
  inline bool IsWatched( int vc ) constBuffer::IsWatched136,3383
  inline int GetOccupancy( ) constGetOccupancy141,3466
  inline int GetOccupancy( ) constBuffer::GetOccupancy141,3466
  inline int GetOccupancy( int vc ) constGetOccupancy146,3533
  inline int GetOccupancy( int vc ) constBuffer::GetOccupancy146,3533
  inline int GetOccupancyForClass(int c) constGetOccupancyForClass152,3642
  inline int GetOccupancyForClass(int c) constBuffer::GetOccupancyForClass152,3642
  void Display( ostream & os = cout ) const;Display158,3737
  void Display( ostream & os = cout ) const;Buffer::Display158,3737

intersim2/booksim_config.hpp,430
#define _BOOKSIM_CONFIG_HPP__BOOKSIM_CONFIG_HPP_29,1444
class BookSimConfig : public Configuration {BookSimConfig33,1503
  BookSimConfig( );BookSimConfig37,1568
  BookSimConfig( );BookSimConfig::BookSimConfig37,1568
#define _POWER_CONFIG_HPP__POWER_CONFIG_HPP_43,1627
class PowerConfig : public Configuration {PowerConfig47,1684
  PowerConfig( );PowerConfig49,1735
  PowerConfig( );PowerConfig::PowerConfig49,1735

intersim2/flitchannel.hpp,2375
#define FLITCHANNEL_HPPFLITCHANNEL_HPP38,1792
class FlitChannel : public Channel<Flit> {FlitChannel53,2162
  FlitChannel(Module * parent, string const & name, int classes);FlitChannel55,2213
  FlitChannel(Module * parent, string const & name, int classes);FlitChannel::FlitChannel55,2213
  void SetSource(Router const * const router, int port) ;SetSource57,2280
  void SetSource(Router const * const router, int port) ;FlitChannel::SetSource57,2280
  inline Router const * const GetSource() const {GetSource58,2338
  inline Router const * const GetSource() const {FlitChannel::GetSource58,2338
  inline int const & GetSourcePort() const {GetSourcePort61,2418
  inline int const & GetSourcePort() const {FlitChannel::GetSourcePort61,2418
  void SetSink(Router const * const router, int port) ;SetSink64,2497
  void SetSink(Router const * const router, int port) ;FlitChannel::SetSink64,2497
  inline Router const * const GetSink() const {GetSink65,2553
  inline Router const * const GetSink() const {FlitChannel::GetSink65,2553
  inline int const & GetSinkPort() const {GetSinkPort68,2629
  inline int const & GetSinkPort() const {FlitChannel::GetSinkPort68,2629
  inline vector<int> const & GetActivity() const {GetActivity71,2704
  inline vector<int> const & GetActivity() const {FlitChannel::GetActivity71,2704
  virtual void Send(Flit * flit);Send76,2796
  virtual void Send(Flit * flit);FlitChannel::Send76,2796
  virtual void ReadInputs();ReadInputs78,2831
  virtual void ReadInputs();FlitChannel::ReadInputs78,2831
  virtual void WriteOutputs();WriteOutputs79,2860
  virtual void WriteOutputs();FlitChannel::WriteOutputs79,2860
  Router const * _routerSource;_routerSource89,3028
  Router const * _routerSource;FlitChannel::_routerSource89,3028
  int _routerSourcePort;_routerSourcePort90,3060
  int _routerSourcePort;FlitChannel::_routerSourcePort90,3060
  Router const * _routerSink;_routerSink91,3085
  Router const * _routerSink;FlitChannel::_routerSink91,3085
  int _routerSinkPort;_routerSinkPort92,3115
  int _routerSinkPort;FlitChannel::_routerSinkPort92,3115
  vector<int> _active;_active95,3176
  vector<int> _active;FlitChannel::_active95,3176
  int _idle;_idle96,3199
  int _idle;FlitChannel::_idle96,3199
  int _classes;_classes97,3212
  int _classes;FlitChannel::_classes97,3212

intersim2/rng_wrapper.cpp,61
#define main main28,1410
long ran_next( )ran_next31,1450

intersim2/intersim_config.cpp,128
IntersimConfig::IntersimConfig()IntersimConfig30,1661
IntersimConfig::IntersimConfig()IntersimConfig::IntersimConfig30,1661

intersim2/intersim_config.hpp,231
#define _INTERSIM_CONFIG_HPP__INTERSIM_CONFIG_HPP_29,1659
class IntersimConfig : public BookSimConfig {IntersimConfig34,1749
  IntersimConfig();IntersimConfig36,1803
  IntersimConfig();IntersimConfig::IntersimConfig36,1803

intersim2/flit.cpp,606
stack<Flit *> Flit::_all;_all40,1716
stack<Flit *> Flit::_all;Flit::_all40,1716
stack<Flit *> Flit::_free;_free41,1742
stack<Flit *> Flit::_free;Flit::_free41,1742
ostream& operator<<( ostream& os, const Flit& f )operator <<43,1770
Flit::Flit() Flit56,2265
Flit::Flit() Flit::Flit56,2265
void Flit::Reset() Reset61,2299
void Flit::Reset() Flit::Reset61,2299
Flit * Flit::New() {New85,2675
Flit * Flit::New() {Flit::New85,2675
void Flit::Free() {Free98,2850
void Flit::Free() {Flit::Free98,2850
void Flit::FreeAll() {FreeAll102,2893
void Flit::FreeAll() {Flit::FreeAll102,2893

intersim2/vc.cpp,1616
const char * const VC::VCSTATE[] = {"idle",VCSTATE43,1679
const char * const VC::VCSTATE[] = {"idle",VC::VCSTATE43,1679
VC::VC( const Configuration& config, int outputs, VC48,1782
VC::VC( const Configuration& config, int outputs, VC::VC48,1782
VC::~VC()~VC73,2580
VC::~VC()VC::~VC73,2580
void VC::AddFlit( Flit *f )AddFlit80,2650
void VC::AddFlit( Flit *f )VC::AddFlit80,2650
Flit *VC::RemoveFlit( )RemoveFlit110,3366
Flit *VC::RemoveFlit( )VC::RemoveFlit110,3366
void VC::SetState( eVCState s )SetState127,3646
void VC::SetState( eVCState s )VC::SetState127,3646
const OutputSet *VC::GetRouteSet( ) constGetRouteSet139,3909
const OutputSet *VC::GetRouteSet( ) constVC::GetRouteSet139,3909
void VC::SetRouteSet( OutputSet * output_set )SetRouteSet144,3977
void VC::SetRouteSet( OutputSet * output_set )VC::SetRouteSet144,3977
void VC::SetOutput( int port, int vc )SetOutput151,4090
void VC::SetOutput( int port, int vc )VC::SetOutput151,4090
void VC::UpdatePriority()UpdatePriority157,4172
void VC::UpdatePriority()VC::UpdatePriority157,4172
void VC::Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )Route188,4986
void VC::Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel )VC::Route188,4986
void VC::SetWatch( bool watch )SetWatch197,5196
void VC::SetWatch( bool watch )VC::SetWatch197,5196
bool VC::IsWatched( ) constIsWatched202,5253
bool VC::IsWatched( ) constVC::IsWatched202,5253
void VC::Display( ostream & os ) constDisplay207,5305
void VC::Display( ostream & os ) constVC::Display207,5305

intersim2/batchtrafficmanager.cpp,1983
BatchTrafficManager::BatchTrafficManager( const Configuration &config, BatchTrafficManager36,1572
BatchTrafficManager::BatchTrafficManager( const Configuration &config, BatchTrafficManager::BatchTrafficManager36,1572
BatchTrafficManager::~BatchTrafficManager( )~BatchTrafficManager59,2326
BatchTrafficManager::~BatchTrafficManager( )BatchTrafficManager::~BatchTrafficManager59,2326
void BatchTrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit65,2448
void BatchTrafficManager::_RetireFlit( Flit *f, int dest )BatchTrafficManager::_RetireFlit65,2448
int BatchTrafficManager::_IssuePacket( int source, int cl )_IssuePacket72,2594
int BatchTrafficManager::_IssuePacket( int source, int cl )BatchTrafficManager::_IssuePacket72,2594
void BatchTrafficManager::_ClearStats( )_ClearStats107,3541
void BatchTrafficManager::_ClearStats( )BatchTrafficManager::_ClearStats107,3541
bool BatchTrafficManager::_SingleSim( )_SingleSim113,3645
bool BatchTrafficManager::_SingleSim( )BatchTrafficManager::_SingleSim113,3645
void BatchTrafficManager::_UpdateOverallStats() {_UpdateOverallStats182,5360
void BatchTrafficManager::_UpdateOverallStats() {BatchTrafficManager::_UpdateOverallStats182,5360
string BatchTrafficManager::_OverallStatsCSV(int c) const_OverallStatsCSV189,5607
string BatchTrafficManager::_OverallStatsCSV(int c) constBatchTrafficManager::_OverallStatsCSV189,5607
void BatchTrafficManager::WriteStats(ostream & os) constWriteStats199,5937
void BatchTrafficManager::WriteStats(ostream & os) constBatchTrafficManager::WriteStats199,5937
void BatchTrafficManager::DisplayStats(ostream & os) const {DisplayStats205,6103
void BatchTrafficManager::DisplayStats(ostream & os) const {BatchTrafficManager::DisplayStats205,6103
void BatchTrafficManager::DisplayOverallStats(ostream & os) const {DisplayOverallStats212,6406
void BatchTrafficManager::DisplayOverallStats(ostream & os) const {BatchTrafficManager::DisplayOverallStats212,6406

intersim2/packet_reply_info.hpp,1171
#define _PACKET_REPLY_INFO_HPP__PACKET_REPLY_INFO_HPP_29,1448
class PacketReplyInfo {PacketReplyInfo36,1554
  int source;source39,1587
  int source;PacketReplyInfo::source39,1587
  int time;time40,1601
  int time;PacketReplyInfo::time40,1601
  bool record;record41,1613
  bool record;PacketReplyInfo::record41,1613
  Flit::FlitType type;type42,1628
  Flit::FlitType type;PacketReplyInfo::type42,1628
  static PacketReplyInfo* New();New44,1652
  static PacketReplyInfo* New();PacketReplyInfo::New44,1652
  void Free();Free45,1685
  void Free();PacketReplyInfo::Free45,1685
  static void FreeAll();FreeAll46,1700
  static void FreeAll();PacketReplyInfo::FreeAll46,1700
  static stack<PacketReplyInfo*> _all;_all50,1736
  static stack<PacketReplyInfo*> _all;PacketReplyInfo::_all50,1736
  static stack<PacketReplyInfo*> _free;_free51,1775
  static stack<PacketReplyInfo*> _free;PacketReplyInfo::_free51,1775
  PacketReplyInfo() {}PacketReplyInfo53,1816
  PacketReplyInfo() {}PacketReplyInfo::PacketReplyInfo53,1816
  ~PacketReplyInfo() {}~PacketReplyInfo54,1839
  ~PacketReplyInfo() {}PacketReplyInfo::~PacketReplyInfo54,1839

intersim2/rng-double.c,749
#define KK KK20,975
#define LL LL21,1029
#define mod_sum(mod_sum22,1084
double ran_u[KK];           /* the generator state */ran_u24,1155
void ranf_array(double aa[], int n)ranf_array27,1226
#define QUALITY QUALITY44,1807
double ranf_arr_buf[QUALITY];ranf_arr_buf45,1877
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_dummy46,1907
double ranf_arr_dummy=-1.0, ranf_arr_started=-1.0;ranf_arr_started46,1907
double *ranf_arr_ptr=&ranf_arr_dummy; /* the next random fraction, or -1 */ranf_arr_ptr47,1958
#define TT TT49,2035
#define is_odd(is_odd50,2096
void ranf_start(long seed)ranf_start53,2139
#define ranf_arr_next(ranf_arr_next89,3394
double ranf_arr_cycle()ranf_arr_cycle90,3472
int main()main101,3734

intersim2/config.l,0

intersim2/module.cpp,836
Module::Module( Module *parent, const string& name )Module41,1649
Module::Module( Module *parent, const string& name )Module::Module41,1649
void Module::_AddChild( Module *child )_AddChild53,1859
void Module::_AddChild( Module *child )Module::_AddChild53,1859
void Module::DisplayHierarchy( int level, ostream & os ) constDisplayHierarchy58,1936
void Module::DisplayHierarchy( int level, ostream & os ) constModule::DisplayHierarchy58,1936
void Module::Error( const string& msg ) constError74,2272
void Module::Error( const string& msg ) constModule::Error74,2272
void Module::Debug( const string& msg ) constDebug80,2397
void Module::Debug( const string& msg ) constModule::Debug80,2397
void Module::Display( ostream & os ) const Display85,2507
void Module::Display( ostream & os ) const Module::Display85,2507

intersim2/credit.cpp,694
stack<Credit *> Credit::_all;_all36,1494
stack<Credit *> Credit::_all;Credit::_all36,1494
stack<Credit *> Credit::_free;_free37,1524
stack<Credit *> Credit::_free;Credit::_free37,1524
Credit::Credit()Credit39,1556
Credit::Credit()Credit::Credit39,1556
void Credit::Reset()Reset44,1589
void Credit::Reset()Credit::Reset44,1589
Credit * Credit::New() {New52,1674
Credit * Credit::New() {Credit::New52,1674
void Credit::Free() {Free65,1859
void Credit::Free() {Credit::Free65,1859
void Credit::FreeAll() {FreeAll69,1904
void Credit::FreeAll() {Credit::FreeAll69,1904
int Credit::OutStanding(){OutStanding77,2001
int Credit::OutStanding(){Credit::OutStanding77,2001

intersim2/packet_reply_info.cpp,615
stack<PacketReplyInfo*> PacketReplyInfo::_all;_all30,1450
stack<PacketReplyInfo*> PacketReplyInfo::_all;PacketReplyInfo::_all30,1450
stack<PacketReplyInfo*> PacketReplyInfo::_free;_free31,1497
stack<PacketReplyInfo*> PacketReplyInfo::_free;PacketReplyInfo::_free31,1497
PacketReplyInfo * PacketReplyInfo::New()New33,1546
PacketReplyInfo * PacketReplyInfo::New()PacketReplyInfo::New33,1546
void PacketReplyInfo::Free()Free46,1756
void PacketReplyInfo::Free()PacketReplyInfo::Free46,1756
void PacketReplyInfo::FreeAll()FreeAll51,1810
void PacketReplyInfo::FreeAll()PacketReplyInfo::FreeAll51,1810

intersim2/gputrafficmanager.hpp,1578
#define _GPUTRAFFICMANAGER_HPP__GPUTRAFFICMANAGER_HPP_29,1661
class GPUTrafficManager : public TrafficManager {GPUTrafficManager42,1902
  virtual void _RetireFlit( Flit *f, int dest );_RetireFlit45,1966
  virtual void _RetireFlit( Flit *f, int dest );GPUTrafficManager::_RetireFlit45,1966
  virtual void _GeneratePacket(int source, int stype, int cl, int time, int subnet, int package_size, const Flit::FlitType& packet_type, void* const data, int dest);_GeneratePacket46,2015
  virtual void _GeneratePacket(int source, int stype, int cl, int time, int subnet, int package_size, const Flit::FlitType& packet_type, void* const data, int dest);GPUTrafficManager::_GeneratePacket46,2015
  virtual int  _IssuePacket( int source, int cl );_IssuePacket47,2181
  virtual int  _IssuePacket( int source, int cl );GPUTrafficManager::_IssuePacket47,2181
  virtual void _Step();_Step48,2232
  virtual void _Step();GPUTrafficManager::_Step48,2232
  vector<vector<vector<list<Flit *> > > > _input_queue;_input_queue51,2312
  vector<vector<vector<list<Flit *> > > > _input_queue;GPUTrafficManager::_input_queue51,2312
  GPUTrafficManager( const Configuration &config, const vector<Network *> & net );GPUTrafficManager55,2382
  GPUTrafficManager( const Configuration &config, const vector<Network *> & net );GPUTrafficManager::GPUTrafficManager55,2382
  virtual ~GPUTrafficManager( );~GPUTrafficManager56,2465
  virtual ~GPUTrafficManager( );GPUTrafficManager::~GPUTrafficManager56,2465
  void Init();Init59,2549
  void Init();GPUTrafficManager::Init59,2549

intersim2/batchtrafficmanager.hpp,3195
#define _BATCHTRAFFICMANAGER_HPP__BATCHTRAFFICMANAGER_HPP_29,1452
class BatchTrafficManager : public TrafficManager {BatchTrafficManager37,1588
  int _max_outstanding;_max_outstanding41,1653
  int _max_outstanding;BatchTrafficManager::_max_outstanding41,1653
  int _batch_size;_batch_size42,1677
  int _batch_size;BatchTrafficManager::_batch_size42,1677
  int _batch_count;_batch_count43,1696
  int _batch_count;BatchTrafficManager::_batch_count43,1696
  int _last_id;_last_id44,1716
  int _last_id;BatchTrafficManager::_last_id44,1716
  int _last_pid;_last_pid45,1732
  int _last_pid;BatchTrafficManager::_last_pid45,1732
  Stats * _batch_time;_batch_time47,1750
  Stats * _batch_time;BatchTrafficManager::_batch_time47,1750
  double _overall_min_batch_time;_overall_min_batch_time48,1773
  double _overall_min_batch_time;BatchTrafficManager::_overall_min_batch_time48,1773
  double _overall_avg_batch_time;_overall_avg_batch_time49,1807
  double _overall_avg_batch_time;BatchTrafficManager::_overall_avg_batch_time49,1807
  double _overall_max_batch_time;_overall_max_batch_time50,1841
  double _overall_max_batch_time;BatchTrafficManager::_overall_max_batch_time50,1841
  ostream * _sent_packets_out;_sent_packets_out52,1876
  ostream * _sent_packets_out;BatchTrafficManager::_sent_packets_out52,1876
  virtual void _RetireFlit( Flit *f, int dest );_RetireFlit54,1908
  virtual void _RetireFlit( Flit *f, int dest );BatchTrafficManager::_RetireFlit54,1908
  virtual int _IssuePacket( int source, int cl );_IssuePacket56,1958
  virtual int _IssuePacket( int source, int cl );BatchTrafficManager::_IssuePacket56,1958
  virtual void _ClearStats( );_ClearStats57,2008
  virtual void _ClearStats( );BatchTrafficManager::_ClearStats57,2008
  virtual bool _SingleSim( );_SingleSim58,2039
  virtual bool _SingleSim( );BatchTrafficManager::_SingleSim58,2039
  virtual void _UpdateOverallStats( );_UpdateOverallStats60,2070
  virtual void _UpdateOverallStats( );BatchTrafficManager::_UpdateOverallStats60,2070
  virtual string _OverallStatsCSV(int c = 0) const;_OverallStatsCSV62,2110
  virtual string _OverallStatsCSV(int c = 0) const;BatchTrafficManager::_OverallStatsCSV62,2110
  BatchTrafficManager( const Configuration &config, const vector<Network *> & net );BatchTrafficManager66,2172
  BatchTrafficManager( const Configuration &config, const vector<Network *> & net );BatchTrafficManager::BatchTrafficManager66,2172
  virtual ~BatchTrafficManager( );~BatchTrafficManager67,2257
  virtual ~BatchTrafficManager( );BatchTrafficManager::~BatchTrafficManager67,2257
  virtual void WriteStats( ostream & os = cout ) const;WriteStats69,2293
  virtual void WriteStats( ostream & os = cout ) const;BatchTrafficManager::WriteStats69,2293
  virtual void DisplayStats( ostream & os = cout ) const;DisplayStats70,2349
  virtual void DisplayStats( ostream & os = cout ) const;BatchTrafficManager::DisplayStats70,2349
  virtual void DisplayOverallStats( ostream & os = cout ) const;DisplayOverallStats71,2407
  virtual void DisplayOverallStats( ostream & os = cout ) const;BatchTrafficManager::DisplayOverallStats71,2407

intersim2/misc_utils.hpp,127
#define _MISC_UTILS_HPP__MISC_UTILS_HPP_29,1434
int log_two( int x );log_two31,1460
int powi( int x, int y );powi32,1482

intersim2/buffer.cpp,478
Buffer::Buffer( const Configuration& config, int outputs, Buffer34,1494
Buffer::Buffer( const Configuration& config, int outputs, Buffer::Buffer34,1494
Buffer::~Buffer()~Buffer59,2087
Buffer::~Buffer()Buffer::~Buffer59,2087
void Buffer::AddFlit( int vc, Flit *f )AddFlit66,2197
void Buffer::AddFlit( int vc, Flit *f )Buffer::AddFlit66,2197
void Buffer::Display( ostream & os ) constDisplay78,2406
void Buffer::Display( ostream & os ) constBuffer::Display78,2406

intersim2/traffic.cpp,7276
TrafficPattern::TrafficPattern(int nodes)TrafficPattern33,1497
TrafficPattern::TrafficPattern(int nodes)TrafficPattern::TrafficPattern33,1497
void TrafficPattern::reset()reset42,1671
void TrafficPattern::reset()TrafficPattern::reset42,1671
TrafficPattern * TrafficPattern::New(string const & pattern, int nodes, New47,1706
TrafficPattern * TrafficPattern::New(string const & pattern, int nodes, TrafficPattern::New47,1706
PermutationTrafficPattern::PermutationTrafficPattern(int nodes)PermutationTrafficPattern195,6125
PermutationTrafficPattern::PermutationTrafficPattern(int nodes)PermutationTrafficPattern::PermutationTrafficPattern195,6125
BitPermutationTrafficPattern::BitPermutationTrafficPattern(int nodes)BitPermutationTrafficPattern201,6223
BitPermutationTrafficPattern::BitPermutationTrafficPattern(int nodes)BitPermutationTrafficPattern::BitPermutationTrafficPattern201,6223
BitCompTrafficPattern::BitCompTrafficPattern(int nodes)BitCompTrafficPattern211,6508
BitCompTrafficPattern::BitCompTrafficPattern(int nodes)BitCompTrafficPattern::BitCompTrafficPattern211,6508
int BitCompTrafficPattern::dest(int source)dest217,6612
int BitCompTrafficPattern::dest(int source)BitCompTrafficPattern::dest217,6612
TransposeTrafficPattern::TransposeTrafficPattern(int nodes)TransposeTrafficPattern224,6763
TransposeTrafficPattern::TransposeTrafficPattern(int nodes)TransposeTrafficPattern::TransposeTrafficPattern224,6763
int TransposeTrafficPattern::dest(int source)dest238,7094
int TransposeTrafficPattern::dest(int source)TransposeTrafficPattern::dest238,7094
BitRevTrafficPattern::BitRevTrafficPattern(int nodes)BitRevTrafficPattern246,7349
BitRevTrafficPattern::BitRevTrafficPattern(int nodes)BitRevTrafficPattern::BitRevTrafficPattern246,7349
int BitRevTrafficPattern::dest(int source)dest252,7451
int BitRevTrafficPattern::dest(int source)BitRevTrafficPattern::dest252,7451
ShuffleTrafficPattern::ShuffleTrafficPattern(int nodes)ShuffleTrafficPattern263,7685
ShuffleTrafficPattern::ShuffleTrafficPattern(int nodes)ShuffleTrafficPattern::ShuffleTrafficPattern263,7685
int ShuffleTrafficPattern::dest(int source)dest269,7787
int ShuffleTrafficPattern::dest(int source)ShuffleTrafficPattern::dest269,7787
DigitPermutationTrafficPattern::DigitPermutationTrafficPattern(int nodes, int k,DigitPermutationTrafficPattern276,7979
DigitPermutationTrafficPattern::DigitPermutationTrafficPattern(int nodes, int k,DigitPermutationTrafficPattern::DigitPermutationTrafficPattern276,7979
TornadoTrafficPattern::TornadoTrafficPattern(int nodes, int k, int n, int xr)TornadoTrafficPattern283,8157
TornadoTrafficPattern::TornadoTrafficPattern(int nodes, int k, int n, int xr)TornadoTrafficPattern::TornadoTrafficPattern283,8157
int TornadoTrafficPattern::dest(int source)dest289,8293
int TornadoTrafficPattern::dest(int source)TornadoTrafficPattern::dest289,8293
NeighborTrafficPattern::NeighborTrafficPattern(int nodes, int k, int n, int xr)NeighborTrafficPattern304,8610
NeighborTrafficPattern::NeighborTrafficPattern(int nodes, int k, int n, int xr)NeighborTrafficPattern::NeighborTrafficPattern304,8610
int NeighborTrafficPattern::dest(int source)dest310,8748
int NeighborTrafficPattern::dest(int source)NeighborTrafficPattern::dest310,8748
RandomPermutationTrafficPattern::RandomPermutationTrafficPattern(int nodes, RandomPermutationTrafficPattern325,9045
RandomPermutationTrafficPattern::RandomPermutationTrafficPattern(int nodes, RandomPermutationTrafficPattern::RandomPermutationTrafficPattern325,9045
void RandomPermutationTrafficPattern::randomize(int seed)randomize333,9214
void RandomPermutationTrafficPattern::randomize(int seed)RandomPermutationTrafficPattern::randomize333,9214
int RandomPermutationTrafficPattern::dest(int source)dest359,9664
int RandomPermutationTrafficPattern::dest(int source)RandomPermutationTrafficPattern::dest359,9664
RandomTrafficPattern::RandomTrafficPattern(int nodes)RandomTrafficPattern366,9853
RandomTrafficPattern::RandomTrafficPattern(int nodes)RandomTrafficPattern::RandomTrafficPattern366,9853
UniformRandomTrafficPattern::UniformRandomTrafficPattern(int nodes)UniformRandomTrafficPattern372,9939
UniformRandomTrafficPattern::UniformRandomTrafficPattern(int nodes)UniformRandomTrafficPattern::UniformRandomTrafficPattern372,9939
int UniformRandomTrafficPattern::dest(int source)dest378,10045
int UniformRandomTrafficPattern::dest(int source)UniformRandomTrafficPattern::dest378,10045
UniformBackgroundTrafficPattern::UniformBackgroundTrafficPattern(int nodes, vector<int> excluded_nodes)UniformBackgroundTrafficPattern384,10178
UniformBackgroundTrafficPattern::UniformBackgroundTrafficPattern(int nodes, vector<int> excluded_nodes)UniformBackgroundTrafficPattern::UniformBackgroundTrafficPattern384,10178
int UniformBackgroundTrafficPattern::dest(int source)dest394,10489
int UniformBackgroundTrafficPattern::dest(int source)UniformBackgroundTrafficPattern::dest394,10489
DiagonalTrafficPattern::DiagonalTrafficPattern(int nodes)DiagonalTrafficPattern407,10711
DiagonalTrafficPattern::DiagonalTrafficPattern(int nodes)DiagonalTrafficPattern::DiagonalTrafficPattern407,10711
int DiagonalTrafficPattern::dest(int source)dest413,10807
int DiagonalTrafficPattern::dest(int source)DiagonalTrafficPattern::dest413,10807
AsymmetricTrafficPattern::AsymmetricTrafficPattern(int nodes)AsymmetricTrafficPattern419,10970
AsymmetricTrafficPattern::AsymmetricTrafficPattern(int nodes)AsymmetricTrafficPattern::AsymmetricTrafficPattern419,10970
int AsymmetricTrafficPattern::dest(int source)dest425,11070
int AsymmetricTrafficPattern::dest(int source)AsymmetricTrafficPattern::dest425,11070
Taper64TrafficPattern::Taper64TrafficPattern(int nodes)Taper64TrafficPattern432,11253
Taper64TrafficPattern::Taper64TrafficPattern(int nodes)Taper64TrafficPattern::Taper64TrafficPattern432,11253
int Taper64TrafficPattern::dest(int source)dest442,11498
int Taper64TrafficPattern::dest(int source)Taper64TrafficPattern::dest442,11498
BadPermDFlyTrafficPattern::BadPermDFlyTrafficPattern(int nodes, int k, int n)BadPermDFlyTrafficPattern452,11742
BadPermDFlyTrafficPattern::BadPermDFlyTrafficPattern(int nodes, int k, int n)BadPermDFlyTrafficPattern::BadPermDFlyTrafficPattern452,11742
int BadPermDFlyTrafficPattern::dest(int source)dest458,11879
int BadPermDFlyTrafficPattern::dest(int source)BadPermDFlyTrafficPattern::dest458,11879
BadPermYarcTrafficPattern::BadPermYarcTrafficPattern(int nodes, int k, int n, BadPermYarcTrafficPattern468,12175
BadPermYarcTrafficPattern::BadPermYarcTrafficPattern(int nodes, int k, int n, BadPermYarcTrafficPattern::BadPermYarcTrafficPattern468,12175
int BadPermYarcTrafficPattern::dest(int source)dest475,12331
int BadPermYarcTrafficPattern::dest(int source)BadPermYarcTrafficPattern::dest475,12331
HotSpotTrafficPattern::HotSpotTrafficPattern(int nodes, vector<int> hotspots, HotSpotTrafficPattern482,12524
HotSpotTrafficPattern::HotSpotTrafficPattern(int nodes, vector<int> hotspots, HotSpotTrafficPattern::HotSpotTrafficPattern482,12524
int HotSpotTrafficPattern::dest(int source)dest498,13048
int HotSpotTrafficPattern::dest(int source)HotSpotTrafficPattern::dest498,13048

intersim2/buffer_state.cpp,11763
BufferState::BufferPolicy::BufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferPolicy48,1824
BufferState::BufferPolicy::BufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::BufferPolicy::BufferPolicy48,1824
void BufferState::BufferPolicy::TakeBuffer(int vc) {TakeBuffer53,1988
void BufferState::BufferPolicy::TakeBuffer(int vc) {BufferState::BufferPolicy::TakeBuffer53,1988
void BufferState::BufferPolicy::SendingFlit(Flit const * const f) {SendingFlit56,2044
void BufferState::BufferPolicy::SendingFlit(Flit const * const f) {BufferState::BufferPolicy::SendingFlit56,2044
void BufferState::BufferPolicy::FreeSlotFor(int vc) {FreeSlotFor59,2115
void BufferState::BufferPolicy::FreeSlotFor(int vc) {BufferState::BufferPolicy::FreeSlotFor59,2115
BufferState::BufferPolicy * BufferState::BufferPolicy::New(Configuration const & config, BufferState * parent, const string & name)New62,2172
BufferState::BufferPolicy * BufferState::BufferPolicy::New(Configuration const & config, BufferState * parent, const string & name)BufferState::BufferPolicy::New62,2172
BufferState::PrivateBufferPolicy::PrivateBufferPolicy(Configuration const & config, BufferState * parent, const string & name)PrivateBufferPolicy86,3232
BufferState::PrivateBufferPolicy::PrivateBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::PrivateBufferPolicy::PrivateBufferPolicy86,3232
void BufferState::PrivateBufferPolicy::SendingFlit(Flit const * const f)SendingFlit99,3648
void BufferState::PrivateBufferPolicy::SendingFlit(Flit const * const f)BufferState::PrivateBufferPolicy::SendingFlit99,3648
bool BufferState::PrivateBufferPolicy::IsFullFor(int vc) constIsFullFor109,3898
bool BufferState::PrivateBufferPolicy::IsFullFor(int vc) constBufferState::PrivateBufferPolicy::IsFullFor109,3898
int BufferState::PrivateBufferPolicy::AvailableFor(int vc) constAvailableFor114,4026
int BufferState::PrivateBufferPolicy::AvailableFor(int vc) constBufferState::PrivateBufferPolicy::AvailableFor114,4026
int BufferState::PrivateBufferPolicy::LimitFor(int vc) constLimitFor119,4153
int BufferState::PrivateBufferPolicy::LimitFor(int vc) constBufferState::PrivateBufferPolicy::LimitFor119,4153
BufferState::SharedBufferPolicy::SharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)SharedBufferPolicy124,4242
BufferState::SharedBufferPolicy::SharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::SharedBufferPolicy::SharedBufferPolicy124,4242
void BufferState::SharedBufferPolicy::ProcessFreeSlot(int vc)ProcessFreeSlot194,6345
void BufferState::SharedBufferPolicy::ProcessFreeSlot(int vc)BufferState::SharedBufferPolicy::ProcessFreeSlot194,6345
void BufferState::SharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit210,6830
void BufferState::SharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::SharedBufferPolicy::SendingFlit210,6830
void BufferState::SharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor233,7382
void BufferState::SharedBufferPolicy::FreeSlotFor(int vc)BufferState::SharedBufferPolicy::FreeSlotFor233,7382
bool BufferState::SharedBufferPolicy::IsFullFor(int vc) constIsFullFor242,7588
bool BufferState::SharedBufferPolicy::IsFullFor(int vc) constBufferState::SharedBufferPolicy::IsFullFor242,7588
int BufferState::SharedBufferPolicy::AvailableFor(int vc) constAvailableFor250,7837
int BufferState::SharedBufferPolicy::AvailableFor(int vc) constBufferState::SharedBufferPolicy::AvailableFor250,7837
int BufferState::SharedBufferPolicy::LimitFor(int vc) constLimitFor258,8084
int BufferState::SharedBufferPolicy::LimitFor(int vc) constBufferState::SharedBufferPolicy::LimitFor258,8084
BufferState::LimitedSharedBufferPolicy::LimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)LimitedSharedBufferPolicy264,8236
BufferState::LimitedSharedBufferPolicy::LimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::LimitedSharedBufferPolicy::LimitedSharedBufferPolicy264,8236
void BufferState::LimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer274,8594
void BufferState::LimitedSharedBufferPolicy::TakeBuffer(int vc)BufferState::LimitedSharedBufferPolicy::TakeBuffer274,8594
void BufferState::LimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit282,8760
void BufferState::LimitedSharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::LimitedSharedBufferPolicy::SendingFlit282,8760
bool BufferState::LimitedSharedBufferPolicy::IsFullFor(int vc) constIsFullFor293,9007
bool BufferState::LimitedSharedBufferPolicy::IsFullFor(int vc) constBufferState::LimitedSharedBufferPolicy::IsFullFor293,9007
int BufferState::LimitedSharedBufferPolicy::AvailableFor(int vc) constAvailableFor299,9186
int BufferState::LimitedSharedBufferPolicy::AvailableFor(int vc) constBufferState::LimitedSharedBufferPolicy::AvailableFor299,9186
int BufferState::LimitedSharedBufferPolicy::LimitFor(int vc) constLimitFor305,9372
int BufferState::LimitedSharedBufferPolicy::LimitFor(int vc) constBufferState::LimitedSharedBufferPolicy::LimitFor305,9372
BufferState::DynamicLimitedSharedBufferPolicy::DynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)DynamicLimitedSharedBufferPolicy310,9509
BufferState::DynamicLimitedSharedBufferPolicy::DynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::DynamicLimitedSharedBufferPolicy::DynamicLimitedSharedBufferPolicy310,9509
void BufferState::DynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer316,9750
void BufferState::DynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)BufferState::DynamicLimitedSharedBufferPolicy::TakeBuffer316,9750
void BufferState::DynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit324,9974
void BufferState::DynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::DynamicLimitedSharedBufferPolicy::SendingFlit324,9974
BufferState::ShiftingDynamicLimitedSharedBufferPolicy::ShiftingDynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)ShiftingDynamicLimitedSharedBufferPolicy333,10223
BufferState::ShiftingDynamicLimitedSharedBufferPolicy::ShiftingDynamicLimitedSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::ShiftingDynamicLimitedSharedBufferPolicy::ShiftingDynamicLimitedSharedBufferPolicy333,10223
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)TakeBuffer339,10457
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::TakeBuffer(int vc)BufferState::ShiftingDynamicLimitedSharedBufferPolicy::TakeBuffer339,10457
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit352,10755
void BufferState::ShiftingDynamicLimitedSharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::ShiftingDynamicLimitedSharedBufferPolicy::SendingFlit352,10755
BufferState::FeedbackSharedBufferPolicy::FeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)FeedbackSharedBufferPolicy366,11092
BufferState::FeedbackSharedBufferPolicy::FeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::FeedbackSharedBufferPolicy::FeedbackSharedBufferPolicy366,11092
void BufferState::FeedbackSharedBufferPolicy::SetMinLatency(int min_latency)SetMinLatency380,11596
void BufferState::FeedbackSharedBufferPolicy::SetMinLatency(int min_latency)BufferState::FeedbackSharedBufferPolicy::SetMinLatency380,11596
void BufferState::FeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit389,11831
void BufferState::FeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::FeedbackSharedBufferPolicy::SendingFlit389,11831
int BufferState::FeedbackSharedBufferPolicy::_ComputeRTT(int vc, int last_rtt) const_ComputeRTT395,11999
int BufferState::FeedbackSharedBufferPolicy::_ComputeRTT(int vc, int last_rtt) constBufferState::FeedbackSharedBufferPolicy::_ComputeRTT395,11999
int BufferState::FeedbackSharedBufferPolicy::_ComputeLimit(int rtt) const_ComputeLimit405,12278
int BufferState::FeedbackSharedBufferPolicy::_ComputeLimit(int rtt) constBufferState::FeedbackSharedBufferPolicy::_ComputeLimit405,12278
int BufferState::FeedbackSharedBufferPolicy::_ComputeMaxSlots(int vc) const_ComputeMaxSlots413,12593
int BufferState::FeedbackSharedBufferPolicy::_ComputeMaxSlots(int vc) constBufferState::FeedbackSharedBufferPolicy::_ComputeMaxSlots413,12593
void BufferState::FeedbackSharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor425,12952
void BufferState::FeedbackSharedBufferPolicy::FreeSlotFor(int vc)BufferState::FeedbackSharedBufferPolicy::FreeSlotFor425,12952
bool BufferState::FeedbackSharedBufferPolicy::IsFullFor(int vc) constIsFullFor473,14244
bool BufferState::FeedbackSharedBufferPolicy::IsFullFor(int vc) constBufferState::FeedbackSharedBufferPolicy::IsFullFor473,14244
int BufferState::FeedbackSharedBufferPolicy::AvailableFor(int vc) constAvailableFor481,14450
int BufferState::FeedbackSharedBufferPolicy::AvailableFor(int vc) constBufferState::FeedbackSharedBufferPolicy::AvailableFor481,14450
int BufferState::FeedbackSharedBufferPolicy::LimitFor(int vc) constLimitFor487,14642
int BufferState::FeedbackSharedBufferPolicy::LimitFor(int vc) constBufferState::FeedbackSharedBufferPolicy::LimitFor487,14642
BufferState::SimpleFeedbackSharedBufferPolicy::SimpleFeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)SimpleFeedbackSharedBufferPolicy492,14785
BufferState::SimpleFeedbackSharedBufferPolicy::SimpleFeedbackSharedBufferPolicy(Configuration const & config, BufferState * parent, const string & name)BufferState::SimpleFeedbackSharedBufferPolicy::SimpleFeedbackSharedBufferPolicy492,14785
void BufferState::SimpleFeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)SendingFlit498,15032
void BufferState::SimpleFeedbackSharedBufferPolicy::SendingFlit(Flit const * const f)BufferState::SimpleFeedbackSharedBufferPolicy::SendingFlit498,15032
void BufferState::SimpleFeedbackSharedBufferPolicy::FreeSlotFor(int vc)FreeSlotFor516,15578
void BufferState::SimpleFeedbackSharedBufferPolicy::FreeSlotFor(int vc)BufferState::SimpleFeedbackSharedBufferPolicy::FreeSlotFor516,15578
BufferState::BufferState( const Configuration& config, Module *parent, const string& name ) : BufferState539,16221
BufferState::BufferState( const Configuration& config, Module *parent, const string& name ) : BufferState::BufferState539,16221
BufferState::~BufferState()~BufferState567,16942
BufferState::~BufferState()BufferState::~BufferState567,16942
void BufferState::ProcessCredit( Credit const * const c )ProcessCredit572,17000
void BufferState::ProcessCredit( Credit const * const c )BufferState::ProcessCredit572,17000
void BufferState::SendingFlit( Flit const * const f )SendingFlit620,18139
void BufferState::SendingFlit( Flit const * const f )BufferState::SendingFlit620,18139
void BufferState::TakeBuffer( int vc, int tag )TakeBuffer652,18720
void BufferState::TakeBuffer( int vc, int tag )BufferState::TakeBuffer652,18720
void BufferState::Display( ostream & os ) constDisplay666,19036
void BufferState::Display( ostream & os ) constBufferState::Display666,19036

intersim2/credit.hpp,1064
#define _CREDIT_HPP__CREDIT_HPP_29,1426
class Credit {Credit34,1481
  set<int> vc;vc38,1506
  set<int> vc;Credit::vc38,1506
  bool head, tail;head41,1567
  bool head, tail;Credit::head41,1567
  bool head, tail;tail41,1567
  bool head, tail;Credit::tail41,1567
  int  id;id42,1586
  int  id;Credit::id42,1586
  void Reset();Reset44,1598
  void Reset();Credit::Reset44,1598
  static Credit * New();New46,1617
  static Credit * New();Credit::New46,1617
  void Free();Free47,1642
  void Free();Credit::Free47,1642
  static void FreeAll();FreeAll48,1657
  static void FreeAll();Credit::FreeAll48,1657
  static int OutStanding();OutStanding49,1682
  static int OutStanding();Credit::OutStanding49,1682
  static stack<Credit *> _all;_all52,1720
  static stack<Credit *> _all;Credit::_all52,1720
  static stack<Credit *> _free;_free53,1751
  static stack<Credit *> _free;Credit::_free53,1751
  Credit();Credit55,1784
  Credit();Credit::Credit55,1784
  ~Credit() {}~Credit56,1796
  ~Credit() {}Credit::~Credit56,1796

intersim2/stats.cpp,1210
Stats::Stats( Module *parent, const string &name,Stats45,1736
Stats::Stats( Module *parent, const string &name,Stats::Stats45,1736
void Stats::Clear( )Clear52,1914
void Stats::Clear( )Stats::Clear52,1914
double Stats::Average( ) constAverage66,2160
double Stats::Average( ) constStats::Average66,2160
double Stats::Variance( ) constVariance71,2241
double Stats::Variance( ) constStats::Variance71,2241
double Stats::Min( ) constMin76,2409
double Stats::Min( ) constStats::Min76,2409
double Stats::Max( ) constMax81,2456
double Stats::Max( ) constStats::Max81,2456
double Stats::Sum( ) constSum86,2503
double Stats::Sum( ) constStats::Sum86,2503
double Stats::SquaredSum( ) constSquaredSum91,2557
double Stats::SquaredSum( ) constStats::SquaredSum91,2557
int Stats::NumSamples( ) constNumSamples96,2626
int Stats::NumSamples( ) constStats::NumSamples96,2626
void Stats::AddSample( double val )AddSample101,2685
void Stats::AddSample( double val )Stats::AddSample101,2685
void Stats::Display( ostream & os ) constDisplay117,3070
void Stats::Display( ostream & os ) constStats::Display117,3070
ostream & operator<<(ostream & os, const Stats & s) {operator <<122,3140

intersim2/flitchannel.cpp,922
FlitChannel::FlitChannel(Module * parent, string const & name, int classes)FlitChannel48,2015
FlitChannel::FlitChannel(Module * parent, string const & name, int classes)FlitChannel::FlitChannel48,2015
void FlitChannel::SetSource(Router const * const router, int port) {SetSource54,2272
void FlitChannel::SetSource(Router const * const router, int port) {FlitChannel::SetSource54,2272
void FlitChannel::SetSink(Router const * const router, int port) {SetSink59,2398
void FlitChannel::SetSink(Router const * const router, int port) {FlitChannel::SetSink59,2398
void FlitChannel::Send(Flit * f) {Send64,2518
void FlitChannel::Send(Flit * f) {FlitChannel::Send64,2518
void FlitChannel::ReadInputs() {ReadInputs73,2642
void FlitChannel::ReadInputs() {FlitChannel::ReadInputs73,2642
void FlitChannel::WriteOutputs() {WriteOutputs84,2953
void FlitChannel::WriteOutputs() {FlitChannel::WriteOutputs84,2953

intersim2/Makefile,957
CXX = g++CXX30,1393
CC = gccCC31,1403
CREATE_LIBRARY ?= 0CREATE_LIBRARY32,1412
INTERFACE = interconnect_interface.cppINTERFACE33,1432
DEBUG ?= 0DEBUG34,1471
LEX = flexLEX36,1483
YACC   = bison -yYACC37,1494
DEFINE = #-DTRACK_STALLS -DTRACK_BUFFERS -DTRACK_FLOWS -DTRACK_CREDITSDEFINE38,1512
INCPATH = -I. -Iarbiters -Iallocators -Irouters -Inetworks -IpowerINCPATH39,1583
OBJDIR := objOBJDIR55,1884
OBJDIR := $(SIM_OBJ_FILES_DIR)/intersim2OBJDIR57,1903
PROG   := booksimPROG59,1950
CPP_SRCS =  \CPP_SRCS62,1994
LEX_OBJS  = ${OBJDIR}/lex.yy.oLEX_OBJS96,2627
YACC_OBJS = ${OBJDIR}/y.tab.oYACC_OBJS97,2658
NETWORKS:= $(wildcard networks/*.cpp) NETWORKS100,2701
ALLOCATORS:= $(wildcard allocators/*.cpp)ALLOCATORS101,2740
ARBITERS:= $(wildcard arbiters/*.cpp)ARBITERS102,2782
ROUTERS:= $(wildcard routers/*.cpp)ROUTERS103,2820
POWER:= $(wildcard power/*.cpp)POWER104,2856
OBJS :=  $(LEX_OBJS) $(YACC_OBJS)\OBJS107,2909

intersim2/power/power_module.cpp,4358
Power_Module::Power_Module(Network * n , const Configuration &config)Power_Module34,1555
Power_Module::Power_Module(Network * n , const Configuration &config)Power_Module::Power_Module34,1555
Power_Module::~Power_Module(){~Power_Module107,4185
Power_Module::~Power_Module(){Power_Module::~Power_Module107,4185
void Power_Module::calcChannel(const FlitChannel* f){calcChannel117,4328
void Power_Module::calcChannel(const FlitChannel* f){Power_Module::calcChannel117,4328
wire const & Power_Module::wireOptimize(double L){wireOptimize145,5181
wire const & Power_Module::wireOptimize(double L){Power_Module::wireOptimize145,5181
double Power_Module::powerRepeatedWire(double L, double K, double M, double N){powerRepeatedWire185,6347
double Power_Module::powerRepeatedWire(double L, double K, double M, double N){Power_Module::powerRepeatedWire185,6347
double Power_Module::powerRepeatedWireLeak (double K, double M, double N){powerRepeatedWireLeak194,6584
double Power_Module::powerRepeatedWireLeak (double K, double M, double N){Power_Module::powerRepeatedWireLeak194,6584
double Power_Module:: powerWireClk (double M, double W){powerWireClk200,6742
double Power_Module:: powerWireClk (double M, double W){Power_Module::powerWireClk200,6742
double Power_Module::powerWireDFF(double M, double W, double alpha){powerWireDFF212,7131
double Power_Module::powerWireDFF(double M, double W, double alpha){Power_Module::powerWireDFF212,7131
void Power_Module::calcBuffer(const BufferMonitor *bm){calcBuffer224,7578
void Power_Module::calcBuffer(const BufferMonitor *bm){Power_Module::calcBuffer224,7578
double Power_Module::powerWordLine(double memoryWidth, double memoryDepth){powerWordLine250,8528
double Power_Module::powerWordLine(double memoryWidth, double memoryDepth){Power_Module::powerWordLine250,8528
double Power_Module::powerMemoryBitRead(double memoryDepth){powerMemoryBitRead274,9326
double Power_Module::powerMemoryBitRead(double memoryDepth){Power_Module::powerMemoryBitRead274,9326
double Power_Module:: powerMemoryBitWrite(double memoryDepth){powerMemoryBitWrite282,9590
double Power_Module:: powerMemoryBitWrite(double memoryDepth){Power_Module::powerMemoryBitWrite282,9590
double Power_Module::powerMemoryBitLeak(double memoryDepth ){powerMemoryBitLeak293,9916
double Power_Module::powerMemoryBitLeak(double memoryDepth ){Power_Module::powerMemoryBitLeak293,9916
void Power_Module::calcSwitch(const SwitchMonitor* sm){calcSwitch302,10161
void Power_Module::calcSwitch(const SwitchMonitor* sm){Power_Module::calcSwitch302,10161
double Power_Module::powerCrossbar(double width, double inputs, double outputs, double from, double to){powerCrossbar337,11379
double Power_Module::powerCrossbar(double width, double inputs, double outputs, double from, double to){Power_Module::powerCrossbar337,11379
double Power_Module::powerCrossbarCtrl(double width, double inputs, double outputs){powerCrossbarCtrl372,12388
double Power_Module::powerCrossbarCtrl(double width, double inputs, double outputs){Power_Module::powerCrossbarCtrl372,12388
double Power_Module::powerCrossbarLeak (double width, double inputs, double outputs){powerCrossbarLeak392,12939
double Power_Module::powerCrossbarLeak (double width, double inputs, double outputs){Power_Module::powerCrossbarLeak392,12939
double Power_Module:: powerOutputCtrl(double width) {powerOutputCtrl411,13595
double Power_Module:: powerOutputCtrl(double width) {Power_Module::powerOutputCtrl411,13595
double Power_Module:: areaChannel (double K, double N, double M){areaChannel426,13997
double Power_Module:: areaChannel (double K, double N, double M){Power_Module::areaChannel426,13997
double Power_Module:: areaCrossbar(double Inputs, double Outputs) {areaCrossbar434,14236
double Power_Module:: areaCrossbar(double Inputs, double Outputs) {Power_Module::areaCrossbar434,14236
double Power_Module:: areaInputModule(double Words) {areaInputModule438,14405
double Power_Module:: areaInputModule(double Words) {Power_Module::areaInputModule438,14405
double Power_Module:: areaOutputModule(double Outputs) {areaOutputModule443,14577
double Power_Module:: areaOutputModule(double Outputs) {Power_Module::areaOutputModule443,14577
void Power_Module::run(){run448,14745
void Power_Module::run(){Power_Module::run448,14745

intersim2/power/switch_monitor.hpp,1852
#define _SWITCH_MONITOR_HPP__SWITCH_MONITOR_HPP_29,1442
class SwitchMonitor {SwitchMonitor38,1546
  int  _cycles ;_cycles39,1568
  int  _cycles ;SwitchMonitor::_cycles39,1568
  int  _inputs ;_inputs40,1585
  int  _inputs ;SwitchMonitor::_inputs40,1585
  int  _outputs ;_outputs41,1602
  int  _outputs ;SwitchMonitor::_outputs41,1602
  int  _classes ;_classes42,1620
  int  _classes ;SwitchMonitor::_classes42,1620
  vector<int> _event ;_event43,1638
  vector<int> _event ;SwitchMonitor::_event43,1638
  int index( int input, int output, int cl ) const ;index44,1661
  int index( int input, int output, int cl ) const ;SwitchMonitor::index44,1661
  SwitchMonitor( int inputs, int outputs, int classes ) ;SwitchMonitor46,1722
  SwitchMonitor( int inputs, int outputs, int classes ) ;SwitchMonitor::SwitchMonitor46,1722
  void cycle() ;cycle47,1780
  void cycle() ;SwitchMonitor::cycle47,1780
  vector<int> const & GetActivity() const {GetActivity48,1797
  vector<int> const & GetActivity() const {SwitchMonitor::GetActivity48,1797
  inline int const & NumInputs() const {NumInputs51,1864
  inline int const & NumInputs() const {SwitchMonitor::NumInputs51,1864
  inline int const & NumOutputs() const {NumOutputs54,1929
  inline int const & NumOutputs() const {SwitchMonitor::NumOutputs54,1929
  inline int const & NumClasses() const {NumClasses57,1996
  inline int const & NumClasses() const {SwitchMonitor::NumClasses57,1996
  void traversal( int input, int output, Flit const * f ) ;traversal60,2063
  void traversal( int input, int output, Flit const * f ) ;SwitchMonitor::traversal60,2063
  void display(ostream & os) const;display61,2123
  void display(ostream & os) const;SwitchMonitor::display61,2123
ostream & operator<<( ostream & os, SwitchMonitor const & obj ) ;operator <<64,2164

intersim2/power/switch_monitor.cpp,905
SwitchMonitor::SwitchMonitor( int inputs, int outputs, int classes )SwitchMonitor32,1465
SwitchMonitor::SwitchMonitor( int inputs, int outputs, int classes )SwitchMonitor::SwitchMonitor32,1465
int SwitchMonitor::index( int input, int output, int cl ) const {index37,1656
int SwitchMonitor::index( int input, int output, int cl ) const {SwitchMonitor::index37,1656
void SwitchMonitor::cycle() {cycle44,1915
void SwitchMonitor::cycle() {SwitchMonitor::cycle44,1915
void SwitchMonitor::traversal( int input, int output, Flit const * f ) {traversal48,1962
void SwitchMonitor::traversal( int input, int output, Flit const * f ) {SwitchMonitor::traversal48,1962
void SwitchMonitor::display(ostream & os) const {display52,2083
void SwitchMonitor::display(ostream & os) const {SwitchMonitor::display52,2083
ostream & operator<<( ostream & os, SwitchMonitor const & obj ) {operator <<64,2401

intersim2/power/power_module.hpp,10342
#define _POWER_MODULE_HPP__POWER_MODULE_HPP_29,1438
struct wire{wire40,1643
  double L;L41,1656
  double L;wire::L41,1656
  double K;K42,1668
  double K;wire::K42,1668
  double M;M43,1680
  double M;wire::M43,1680
  double N;N44,1692
  double N;wire::N44,1692
class Power_Module : public Module {Power_Module47,1708
  Network * net;net51,1785
  Network * net;Power_Module::net51,1785
  int classes;classes52,1802
  int classes;Power_Module::classes52,1802
  double channel_width;channel_width54,1849
  double channel_width;Power_Module::channel_width54,1849
  double  channel_sweep; channel_sweep56,1948
  double  channel_sweep; Power_Module::channel_sweep56,1948
  string output_file_name;output_file_name58,2018
  string output_file_name;Power_Module::output_file_name58,2018
  double depthVC;depthVC61,2063
  double depthVC;Power_Module::depthVC61,2063
  double numVC;numVC63,2089
  double numVC;Power_Module::numVC63,2089
  map<double, wire> wire_map;wire_map66,2154
  map<double, wire> wire_map;Power_Module::wire_map66,2154
  double wire_length;wire_length70,2284
  double wire_length;Power_Module::wire_length70,2284
  double Cw_cpl ; Cw_cpl73,2398
  double Cw_cpl ; Power_Module::Cw_cpl73,2398
  double Cw_gnd  ;Cw_gnd75,2468
  double Cw_gnd  ;Power_Module::Cw_gnd75,2468
  double Cw ;Cw76,2487
  double Cw ;Power_Module::Cw76,2487
  double Rw ;Rw77,2501
  double Rw ;Power_Module::Rw77,2501
  double MetalPitch ; MetalPitch79,2537
  double MetalPitch ; Power_Module::MetalPitch79,2537
  double LAMBDA  ;       // [um/LAMBDA]LAMBDA84,2607
  double LAMBDA  ;       // [um/LAMBDA]Power_Module::LAMBDA84,2607
  double Cd   ;           // [F/um] (for Delay)Cd85,2647
  double Cd   ;           // [F/um] (for Delay)Power_Module::Cd85,2647
  double Cg  ;           // [F/um] (for Delay)Cg86,2695
  double Cg  ;           // [F/um] (for Delay)Power_Module::Cg86,2695
  double Cgdl  ;           // [F/um] (for Delay)Cgdl87,2742
  double Cgdl  ;           // [F/um] (for Delay)Power_Module::Cgdl87,2742
  double Cd_pwr;           // [F/um] (for Power)Cd_pwr89,2794
  double Cd_pwr;           // [F/um] (for Power)Power_Module::Cd_pwr89,2794
  double Cg_pwr  ;           // [F/um] (for Power)Cg_pwr90,2843
  double Cg_pwr  ;           // [F/um] (for Power)Power_Module::Cg_pwr90,2843
  double IoffN  ;            // [A/um]IoffN92,2905
  double IoffN  ;            // [A/um]Power_Module::IoffN92,2905
  double IoffP  ;            // [A/um]IoffP93,2944
  double IoffP  ;            // [A/um]Power_Module::IoffP93,2944
  double IoffSRAM;  IoffSRAM95,3030
  double IoffSRAM;  Power_Module::IoffSRAM95,3030
  double R     ;                         R97,3081
  double R     ;                         Power_Module::R97,3081
  double Ci_delay;   Ci_delay99,3166
  double Ci_delay;   Power_Module::Ci_delay99,3166
  double Co_delay ;              Co_delay101,3231
  double Co_delay ;              Power_Module::Co_delay101,3231
  double Ci ;Ci103,3266
  double Ci ;Power_Module::Ci103,3266
  double Co ;Co104,3280
  double Co ;Power_Module::Co104,3280
  double Vdd  ;Vdd105,3294
  double Vdd  ;Power_Module::Vdd105,3294
  double FO4   ;		     FO4106,3310
  double FO4   ;		     Power_Module::FO4106,3310
  double tCLK ;tCLK107,3334
  double tCLK ;Power_Module::tCLK107,3334
  double fCLK ;              fCLK108,3350
  double fCLK ;              Power_Module::fCLK108,3350
  double H_INVD2;H_INVD2110,3381
  double H_INVD2;Power_Module::H_INVD2110,3381
  double W_INVD2;W_INVD2111,3399
  double W_INVD2;Power_Module::W_INVD2111,3399
  double H_DFQD1;H_DFQD1112,3417
  double H_DFQD1;Power_Module::H_DFQD1112,3417
  double W_DFQD1;W_DFQD1113,3435
  double W_DFQD1;Power_Module::W_DFQD1113,3435
  double H_ND2D1;H_ND2D1114,3453
  double H_ND2D1;Power_Module::H_ND2D1114,3453
  double W_ND2D1;W_ND2D1115,3471
  double W_ND2D1;Power_Module::W_ND2D1115,3471
  double H_SRAM;H_SRAM116,3489
  double H_SRAM;Power_Module::H_SRAM116,3489
  double W_SRAM;W_SRAM117,3506
  double W_SRAM;Power_Module::W_SRAM117,3506
  double  ChannelPitch ;ChannelPitch118,3523
  double  ChannelPitch ;Power_Module::ChannelPitch118,3523
  double   CrossbarPitch;CrossbarPitch119,3548
  double   CrossbarPitch;Power_Module::CrossbarPitch119,3548
  double totalTime;totalTime123,3697
  double totalTime;Power_Module::totalTime123,3697
  double channelWirePower;channelWirePower124,3717
  double channelWirePower;Power_Module::channelWirePower124,3717
  double channelClkPower;channelClkPower125,3744
  double channelClkPower;Power_Module::channelClkPower125,3744
  double channelDFFPower;channelDFFPower126,3770
  double channelDFFPower;Power_Module::channelDFFPower126,3770
  double channelLeakPower;channelLeakPower127,3796
  double channelLeakPower;Power_Module::channelLeakPower127,3796
  double inputReadPower;inputReadPower128,3823
  double inputReadPower;Power_Module::inputReadPower128,3823
  double inputWritePower;inputWritePower129,3848
  double inputWritePower;Power_Module::inputWritePower129,3848
  double inputLeakagePower;inputLeakagePower130,3874
  double inputLeakagePower;Power_Module::inputLeakagePower130,3874
  double switchPower;switchPower131,3902
  double switchPower;Power_Module::switchPower131,3902
  double switchPowerCtrl;switchPowerCtrl132,3924
  double switchPowerCtrl;Power_Module::switchPowerCtrl132,3924
  double switchPowerLeak;switchPowerLeak133,3950
  double switchPowerLeak;Power_Module::switchPowerLeak133,3950
  double outputPower;outputPower134,3976
  double outputPower;Power_Module::outputPower134,3976
  double outputPowerClk;outputPowerClk135,3998
  double outputPowerClk;Power_Module::outputPowerClk135,3998
  double outputCtrlPower;outputCtrlPower136,4023
  double outputCtrlPower;Power_Module::outputCtrlPower136,4023
  double channelArea;channelArea137,4049
  double channelArea;Power_Module::channelArea137,4049
  double switchArea;switchArea138,4071
  double switchArea;Power_Module::switchArea138,4071
  double inputArea;inputArea139,4092
  double inputArea;Power_Module::inputArea139,4092
  double outputArea;outputArea140,4112
  double outputArea;Power_Module::outputArea140,4112
  double maxInputPort;maxInputPort141,4133
  double maxInputPort;Power_Module::maxInputPort141,4133
  double maxOutputPort;maxOutputPort142,4156
  double maxOutputPort;Power_Module::maxOutputPort142,4156
  void calcChannel(const FlitChannel * f);calcChannel148,4223
  void calcChannel(const FlitChannel * f);Power_Module::calcChannel148,4223
  wire const & wireOptimize(double l);wireOptimize149,4266
  wire const & wireOptimize(double l);Power_Module::wireOptimize149,4266
  double powerRepeatedWire(double L, double K, double M, double N);powerRepeatedWire150,4305
  double powerRepeatedWire(double L, double K, double M, double N);Power_Module::powerRepeatedWire150,4305
  double powerRepeatedWireLeak (double K, double M, double N);powerRepeatedWireLeak151,4373
  double powerRepeatedWireLeak (double K, double M, double N);Power_Module::powerRepeatedWireLeak151,4373
  double powerWireClk (double M, double W);powerWireClk152,4436
  double powerWireClk (double M, double W);Power_Module::powerWireClk152,4436
  double powerWireDFF(double M, double W, double alpha);powerWireDFF153,4480
  double powerWireDFF(double M, double W, double alpha);Power_Module::powerWireDFF153,4480
  void calcBuffer(const BufferMonitor *bm);calcBuffer156,4551
  void calcBuffer(const BufferMonitor *bm);Power_Module::calcBuffer156,4551
  double powerWordLine(double memoryWidth, double memoryDepth);powerWordLine157,4595
  double powerWordLine(double memoryWidth, double memoryDepth);Power_Module::powerWordLine157,4595
  double powerMemoryBitRead(double memoryDepth);powerMemoryBitRead158,4659
  double powerMemoryBitRead(double memoryDepth);Power_Module::powerMemoryBitRead158,4659
  double powerMemoryBitWrite(double memoryDepth);powerMemoryBitWrite159,4708
  double powerMemoryBitWrite(double memoryDepth);Power_Module::powerMemoryBitWrite159,4708
  double powerMemoryBitLeak(double memoryDepth );powerMemoryBitLeak160,4758
  double powerMemoryBitLeak(double memoryDepth );Power_Module::powerMemoryBitLeak160,4758
  void calcSwitch(const SwitchMonitor *sm);calcSwitch163,4820
  void calcSwitch(const SwitchMonitor *sm);Power_Module::calcSwitch163,4820
  double powerCrossbar(double width, double inputs, double outputs, double from, double to);powerCrossbar164,4864
  double powerCrossbar(double width, double inputs, double outputs, double from, double to);Power_Module::powerCrossbar164,4864
  double powerCrossbarCtrl(double width, double inputs, double outputs);powerCrossbarCtrl165,4957
  double powerCrossbarCtrl(double width, double inputs, double outputs);Power_Module::powerCrossbarCtrl165,4957
  double powerCrossbarLeak (double width, double inputs, double outputs);powerCrossbarLeak166,5030
  double powerCrossbarLeak (double width, double inputs, double outputs);Power_Module::powerCrossbarLeak166,5030
  double powerOutputCtrl(double width);powerOutputCtrl169,5118
  double powerOutputCtrl(double width);Power_Module::powerOutputCtrl169,5118
  double areaChannel (double K, double N, double M);areaChannel173,5169
  double areaChannel (double K, double N, double M);Power_Module::areaChannel173,5169
  double areaCrossbar(double Inputs, double Outputs) ;areaCrossbar174,5222
  double areaCrossbar(double Inputs, double Outputs) ;Power_Module::areaCrossbar174,5222
  double areaInputModule(double Words) ;areaInputModule175,5277
  double areaInputModule(double Words) ;Power_Module::areaInputModule175,5277
  double areaOutputModule(double Outputs);areaOutputModule176,5318
  double areaOutputModule(double Outputs);Power_Module::areaOutputModule176,5318
  Power_Module(Network * net, const Configuration &config);Power_Module179,5370
  Power_Module(Network * net, const Configuration &config);Power_Module::Power_Module179,5370
  ~Power_Module();~Power_Module180,5430
  ~Power_Module();Power_Module::~Power_Module180,5430
  void run();run182,5450
  void run();Power_Module::run182,5450

intersim2/power/buffer_monitor.cpp,970
BufferMonitor::BufferMonitor( int inputs, int classes ) BufferMonitor32,1465
BufferMonitor::BufferMonitor( int inputs, int classes ) BufferMonitor::BufferMonitor32,1465
int BufferMonitor::index( int input, int cl ) const {index38,1655
int BufferMonitor::index( int input, int cl ) const {BufferMonitor::index38,1655
void BufferMonitor::cycle() {cycle44,1831
void BufferMonitor::cycle() {BufferMonitor::cycle44,1831
void BufferMonitor::write( int input, Flit const * f ) {write48,1878
void BufferMonitor::write( int input, Flit const * f ) {BufferMonitor::write48,1878
void BufferMonitor::read( int input, Flit const * f ) {read52,1975
void BufferMonitor::read( int input, Flit const * f ) {BufferMonitor::read52,1975
void BufferMonitor::display(ostream & os) const {display56,2070
void BufferMonitor::display(ostream & os) const {BufferMonitor::display56,2070
ostream & operator<<( ostream & os, BufferMonitor const & obj ) {operator <<68,2392

intersim2/power/buffer_monitor.hpp,1881
#define _BUFFER_MONITOR_HPP__BUFFER_MONITOR_HPP_29,1442
class BufferMonitor {BufferMonitor38,1546
  int  _cycles ;_cycles39,1568
  int  _cycles ;BufferMonitor::_cycles39,1568
  int  _inputs ;_inputs40,1585
  int  _inputs ;BufferMonitor::_inputs40,1585
  int  _classes ;_classes41,1602
  int  _classes ;BufferMonitor::_classes41,1602
  vector<int> _reads ;_reads42,1620
  vector<int> _reads ;BufferMonitor::_reads42,1620
  vector<int> _writes ;_writes43,1643
  vector<int> _writes ;BufferMonitor::_writes43,1643
  int index( int input, int cl ) const ;index44,1667
  int index( int input, int cl ) const ;BufferMonitor::index44,1667
  BufferMonitor( int inputs, int classes ) ;BufferMonitor46,1716
  BufferMonitor( int inputs, int classes ) ;BufferMonitor::BufferMonitor46,1716
  void cycle() ;cycle47,1761
  void cycle() ;BufferMonitor::cycle47,1761
  void write( int input, Flit const * f ) ;write48,1778
  void write( int input, Flit const * f ) ;BufferMonitor::write48,1778
  void read( int input, Flit const * f ) ;read49,1822
  void read( int input, Flit const * f ) ;BufferMonitor::read49,1822
  inline const vector<int> & GetReads() const {GetReads50,1865
  inline const vector<int> & GetReads() const {BufferMonitor::GetReads50,1865
  inline const vector<int> & GetWrites() const {GetWrites53,1936
  inline const vector<int> & GetWrites() const {BufferMonitor::GetWrites53,1936
  inline int NumInputs() const {NumInputs56,2009
  inline int NumInputs() const {BufferMonitor::NumInputs56,2009
  inline int NumClasses() const {NumClasses59,2066
  inline int NumClasses() const {BufferMonitor::NumClasses59,2066
  void display(ostream & os) const;display62,2125
  void display(ostream & os) const;BufferMonitor::display62,2125
ostream & operator<<( ostream & os, BufferMonitor const & obj ) ;operator <<66,2167

intersim2/booksim.hpp,44
#define _BOOKSIM_HPP__BOOKSIM_HPP_29,1428

intersim2/rng_double_wrapper.cpp,65
#define main main28,1417
double ranf_next( )ranf_next31,1471

intersim2/outputset.hpp,1846
#define _OUTPUTSET_HPP__OUTPUTSET_HPP_29,1432
class OutputSet {OutputSet33,1473
  struct sSetElement {sSetElement37,1501
  struct sSetElement {OutputSet::sSetElement37,1501
    int vc_start;vc_start38,1524
    int vc_start;OutputSet::sSetElement::vc_start38,1524
    int vc_end;vc_end39,1542
    int vc_end;OutputSet::sSetElement::vc_end39,1542
    int pri;pri40,1558
    int pri;OutputSet::sSetElement::pri40,1558
    int output_port;output_port41,1571
    int output_port;OutputSet::sSetElement::output_port41,1571
  void Clear( );Clear44,1598
  void Clear( );OutputSet::Clear44,1598
  void Add( int output_port, int vc, int pri = 0 );Add45,1615
  void Add( int output_port, int vc, int pri = 0 );OutputSet::Add45,1615
  void AddRange( int output_port, int vc_start, int vc_end, int pri = 0 );AddRange46,1667
  void AddRange( int output_port, int vc_start, int vc_end, int pri = 0 );OutputSet::AddRange46,1667
  bool OutputEmpty( int output_port ) const;OutputEmpty48,1743
  bool OutputEmpty( int output_port ) const;OutputSet::OutputEmpty48,1743
  int NumVCs( int output_port ) const;NumVCs49,1788
  int NumVCs( int output_port ) const;OutputSet::NumVCs49,1788
  const set<sSetElement> & GetSet() const;GetSet51,1830
  const set<sSetElement> & GetSet() const;OutputSet::GetSet51,1830
  int  GetVC( int output_port,  int vc_index, int *pri = 0 ) const;GetVC53,1874
  int  GetVC( int output_port,  int vc_index, int *pri = 0 ) const;OutputSet::GetVC53,1874
  bool GetPortVC( int *out_port, int *out_vc ) const;GetPortVC54,1942
  bool GetPortVC( int *out_port, int *out_vc ) const;OutputSet::GetPortVC54,1942
  set<sSetElement> _outputs;_outputs56,2005
  set<sSetElement> _outputs;OutputSet::_outputs56,2005
inline bool operator<(const OutputSet::sSetElement & se1, operator <59,2038

intersim2/globals.hpp,142
#define _GLOBALS_HPP__GLOBALS_HPP_29,1428
int GetSimTime();GetSimTime36,1537
Stats * GetStats(const std::string & name);GetStats39,1569

intersim2/lex.yy.c,13072
#define  YY_INT_ALIGNED YY_INT_ALIGNED4,21
#define FLEX_SCANNERFLEX_SCANNER8,99
#define YY_FLEX_MAJOR_VERSION YY_FLEX_MAJOR_VERSION9,120
#define YY_FLEX_MINOR_VERSION YY_FLEX_MINOR_VERSION10,152
#define YY_FLEX_SUBMINOR_VERSION YY_FLEX_SUBMINOR_VERSION11,184
#define FLEX_BETAFLEX_BETA13,253
#define FLEXINT_HFLEXINT_H29,551
#define __STDC_LIMIT_MACROS __STDC_LIMIT_MACROS39,862
typedef int8_t flex_int8_t;flex_int8_t43,922
typedef uint8_t flex_uint8_t;flex_uint8_t44,950
typedef int16_t flex_int16_t;flex_int16_t45,980
typedef uint16_t flex_uint16_t;flex_uint16_t46,1010
typedef int32_t flex_int32_t;flex_int32_t47,1042
typedef uint32_t flex_uint32_t;flex_uint32_t48,1072
typedef signed char flex_int8_t;flex_int8_t50,1110
typedef short int flex_int16_t;flex_int16_t51,1143
typedef int flex_int32_t;flex_int32_t52,1175
typedef unsigned char flex_uint8_t; flex_uint8_t53,1201
typedef unsigned short int flex_uint16_t;flex_uint16_t54,1238
typedef unsigned int flex_uint32_t;flex_uint32_t55,1280
#define INT8_MIN INT8_MIN60,1385
#define INT16_MIN INT16_MIN63,1448
#define INT32_MIN INT32_MIN66,1515
#define INT8_MAX INT8_MAX69,1586
#define INT16_MAX INT16_MAX72,1648
#define INT32_MAX INT32_MAX75,1712
#define UINT8_MAX UINT8_MAX78,1781
#define UINT16_MAX UINT16_MAX81,1845
#define UINT32_MAX UINT32_MAX84,1911
#define YY_USE_CONSTYY_USE_CONST92,2061
#define YY_USE_CONSTYY_USE_CONST99,2182
#define yyconst yyconst105,2284
#define yyconstyyconst107,2312
#define YY_NULL YY_NULL111,2369
#define YY_SC_TO_UI(YY_SC_TO_UI118,2616
#define BEGIN BEGIN124,2847
#define YY_START YY_START130,3046
#define YYSTATE YYSTATE131,3086
#define YY_STATE_EOF(YY_STATE_EOF134,3169
#define YY_NEW_FILE YY_NEW_FILE137,3289
#define YY_END_OF_BUFFER_CHAR YY_END_OF_BUFFER_CHAR139,3328
#define YY_BUF_SIZE YY_BUF_SIZE143,3417
#define YY_STATE_BUF_SIZE YY_STATE_BUF_SIZE148,3545
#define YY_TYPEDEF_YY_BUFFER_STATEYY_TYPEDEF_YY_BUFFER_STATE151,3653
typedef struct yy_buffer_state *YY_BUFFER_STATE;YY_BUFFER_STATE152,3688
#define EOB_ACT_CONTINUE_SCAN EOB_ACT_CONTINUE_SCAN159,3793
#define EOB_ACT_END_OF_FILE EOB_ACT_END_OF_FILE160,3825
#define EOB_ACT_LAST_MATCH EOB_ACT_LAST_MATCH161,3855
    #define YY_LESS_LINENO(YY_LESS_LINENO163,3885
#define yyless(yyless166,4000
#define unput(unput179,4355
#define YY_TYPEDEF_YY_SIZE_TYY_TYPEDEF_YY_SIZE_T182,4430
typedef size_t yy_size_t;yy_size_t183,4459
#define YY_STRUCT_YY_BUFFER_STATEYY_STRUCT_YY_BUFFER_STATE187,4527
struct yy_buffer_stateyy_buffer_state188,4561
	FILE *yy_input_file;yy_input_file190,4587
	FILE *yy_input_file;yy_buffer_state::yy_input_file190,4587
	char *yy_ch_buf;		/* input buffer */yy_ch_buf192,4610
	char *yy_ch_buf;		/* input buffer */yy_buffer_state::yy_ch_buf192,4610
	char *yy_buf_pos;		/* current position in input buffer */yy_buf_pos193,4648
	char *yy_buf_pos;		/* current position in input buffer */yy_buffer_state::yy_buf_pos193,4648
	yy_size_t yy_buf_size;yy_buf_size198,4791
	yy_size_t yy_buf_size;yy_buffer_state::yy_buf_size198,4791
	int yy_n_chars;yy_n_chars203,4901
	int yy_n_chars;yy_buffer_state::yy_n_chars203,4901
	int yy_is_our_buffer;yy_is_our_buffer209,5063
	int yy_is_our_buffer;yy_buffer_state::yy_is_our_buffer209,5063
	int yy_is_interactive;yy_is_interactive216,5301
	int yy_is_interactive;yy_buffer_state::yy_is_interactive216,5301
	int yy_at_bol;yy_at_bol222,5468
	int yy_at_bol;yy_buffer_state::yy_at_bol222,5468
    int yy_bs_lineno; /**< The line count. */yy_bs_lineno224,5485
    int yy_bs_lineno; /**< The line count. */yy_buffer_state::yy_bs_lineno224,5485
    int yy_bs_column; /**< The column count. */yy_bs_column225,5531
    int yy_bs_column; /**< The column count. */yy_buffer_state::yy_bs_column225,5531
	int yy_fill_buffer;yy_fill_buffer230,5666
	int yy_fill_buffer;yy_buffer_state::yy_fill_buffer230,5666
	int yy_buffer_status;yy_buffer_status232,5688
	int yy_buffer_status;yy_buffer_state::yy_buffer_status232,5688
#define YY_BUFFER_NEW YY_BUFFER_NEW234,5712
#define YY_BUFFER_NORMAL YY_BUFFER_NORMAL235,5736
#define YY_BUFFER_EOF_PENDING YY_BUFFER_EOF_PENDING246,6234
static size_t yy_buffer_stack_top = 0; /**< index of top of stack. */yy_buffer_stack_top252,6342
static size_t yy_buffer_stack_max = 0; /**< capacity of stack. */yy_buffer_stack_max253,6412
static YY_BUFFER_STATE * yy_buffer_stack = 0; /**< Stack as an array. */yy_buffer_stack254,6478
#define YY_CURRENT_BUFFER YY_CURRENT_BUFFER262,6746
#define YY_CURRENT_BUFFER_LVALUE YY_CURRENT_BUFFER_LVALUE269,7042
static char yy_hold_char;yy_hold_char272,7184
static int yy_n_chars;		/* number of characters read into yy_ch_buf */yy_n_chars273,7210
int yyleng;yyleng274,7281
static char *yy_c_buf_p = (char *) 0;yy_c_buf_p277,7339
static int yy_init = 0;		/* whether we need to initialize */yy_init278,7377
static int yy_start = 0;	/* start state number */yy_start279,7438
static int yy_did_buffer_switch_on_eof;yy_did_buffer_switch_on_eof284,7617
void yyrestart (FILE *input_file  );yyrestart286,7658
void yy_switch_to_buffer (YY_BUFFER_STATE new_buffer  );yy_switch_to_buffer287,7695
YY_BUFFER_STATE yy_create_buffer (FILE *file,int size  );yy_create_buffer288,7752
void yy_delete_buffer (YY_BUFFER_STATE b  );yy_delete_buffer289,7810
void yy_flush_buffer (YY_BUFFER_STATE b  );yy_flush_buffer290,7855
void yypush_buffer_state (YY_BUFFER_STATE new_buffer  );yypush_buffer_state291,7899
void yypop_buffer_state (void );yypop_buffer_state292,7956
static void yyensure_buffer_stack (void );yyensure_buffer_stack294,7990
static void yy_load_buffer_state (void );yy_load_buffer_state295,8033
static void yy_init_buffer (YY_BUFFER_STATE b,FILE *file  );yy_init_buffer296,8075
#define YY_FLUSH_BUFFER YY_FLUSH_BUFFER298,8137
YY_BUFFER_STATE yy_scan_buffer (char *base,yy_size_t size  );yy_scan_buffer300,8198
YY_BUFFER_STATE yy_scan_string (yyconst char *yy_str  );yy_scan_string301,8260
YY_BUFFER_STATE yy_scan_bytes (yyconst char *bytes,int len  );yy_scan_bytes302,8317
void *yyalloc (yy_size_t  );yyalloc304,8381
void *yyrealloc (void *,yy_size_t  );yyrealloc305,8410
void yyfree (void *  );yyfree306,8448
#define yy_new_buffer yy_new_buffer308,8473
#define yy_set_interactive(yy_set_interactive310,8513
#define yy_set_bol(yy_set_bol320,8789
#define YY_AT_BOL(YY_AT_BOL330,9032
typedef unsigned char YY_CHAR;YY_CHAR334,9115
FILE *yyin = (FILE *) 0, *yyout = (FILE *) 0;yyin336,9147
FILE *yyin = (FILE *) 0, *yyout = (FILE *) 0;yyout336,9147
typedef int yy_state_type;yy_state_type338,9194
int yylineno = 1;yylineno342,9244
#define yytext_ptr yytext_ptr345,9284
static yy_state_type yy_get_previous_state (void );yy_get_previous_state347,9311
static yy_state_type yy_try_NUL_trans (yy_state_type current_state  );yy_try_NUL_trans348,9363
static int yy_get_next_buffer (void );yy_get_next_buffer349,9434
static void yy_fatal_error (yyconst char msg[]  );yy_fatal_error350,9473
#define YY_DO_BEFORE_ACTION YY_DO_BEFORE_ACTION355,9637
#define YY_NUM_RULES YY_NUM_RULES362,9800
#define YY_END_OF_BUFFER YY_END_OF_BUFFER363,9824
struct yy_trans_infoyy_trans_info366,9933
	flex_int32_t yy_verify;yy_verify368,9957
	flex_int32_t yy_verify;yy_trans_info::yy_verify368,9957
	flex_int32_t yy_nxt;yy_nxt369,9982
	flex_int32_t yy_nxt;yy_trans_info::yy_nxt369,9982
static yyconst flex_int16_t yy_accept[36] =yy_accept371,10008
static yyconst flex_int32_t yy_ec[256] =yy_ec379,10301
static yyconst flex_int32_t yy_meta[15] =yy_meta411,12023
static yyconst flex_int16_t yy_base[42] =yy_base417,12178
static yyconst flex_int16_t yy_def[42] =yy_def426,12510
static yyconst flex_int16_t yy_nxt[86] =yy_nxt435,12841
static yyconst flex_int16_t yy_chk[86] =yy_chk448,13456
static yy_state_type yy_last_accepting_state;yy_last_accepting_state461,14071
static char *yy_last_accepting_cpos;yy_last_accepting_cpos462,14117
int yy_flex_debug = 0;yy_flex_debug465,14181
#define REJECT REJECT470,14307
#define yymore(yymore471,14351
#define YY_MORE_ADJ YY_MORE_ADJ472,14397
#define YY_RESTORE_YY_MORE_OFFSETYY_RESTORE_YY_MORE_OFFSET473,14419
char *yytext;yytext474,14453
static unsigned int lineno = 1;lineno480,14526
void config_error(char * msg, int lineno);config_error482,14559
void yyerror(char * msg);yyerror483,14602
extern int config_input(char *, int);config_input485,14629
#undef YY_INPUTYY_INPUT486,14667
#define YY_INPUT(YY_INPUT487,14683
#define INITIAL INITIAL491,14759
#define YY_EXTRA_TYPE YY_EXTRA_TYPE502,15061
static int yy_init_globals (void );yy_init_globals505,15098
int yylex_destroy (void );yylex_destroy510,15240
int yyget_debug (void );yyget_debug512,15268
void yyset_debug (int debug_flag  );yyset_debug514,15294
YY_EXTRA_TYPE yyget_extra (void );yyget_extra516,15332
void yyset_extra (YY_EXTRA_TYPE user_defined  );yyset_extra518,15368
FILE *yyget_in (void );yyget_in520,15418
void yyset_in  (FILE * in_str  );yyset_in522,15443
FILE *yyget_out (void );yyget_out524,15478
void yyset_out  (FILE * out_str  );yyset_out526,15504
int yyget_leng (void );yyget_leng528,15541
char *yyget_text (void );yyget_text530,15566
int yyget_lineno (void );yyget_lineno532,15593
void yyset_lineno (int line_number  );yyset_lineno534,15620
extern "C" int yywrap (void );yywrap542,15793
extern int yywrap (void );yywrap544,15830
    static void yyunput (int c,char *buf_ptr  );yyunput548,15872
static void yy_flex_strncpy (char *,yyconst char *,int );yy_flex_strncpy551,15945
static int yy_flex_strlen (yyconst char * );yy_flex_strlen555,16033
static int yyinput (void );yyinput561,16126
static int input (void );input563,16160
#define YY_READ_BUF_SIZE YY_READ_BUF_SIZE570,16277
#define ECHO ECHO578,16495
#define YY_INPUT(YY_INPUT585,16705
#define yyterminate(yyterminate622,17621
#define YY_START_STACK_INCR YY_START_STACK_INCR627,17756
#define YY_FATAL_ERROR(YY_FATAL_ERROR632,17846
#define YY_DECL_IS_OURS YY_DECL_IS_OURS641,18079
extern int yylex (void);yylex643,18106
#define YY_DECL YY_DECL645,18132
#define YY_USER_ACTIONYY_USER_ACTION652,18308
#define YY_BREAK YY_BREAK657,18401
#define YY_RULE_SETUP YY_RULE_SETUP660,18433
static int yy_get_next_buffer (void)yy_get_next_buffer951,25250
    static yy_state_type yy_get_previous_state (void)yy_get_previous_state1085,28839
    static yy_state_type yy_try_NUL_trans  (yy_state_type yy_current_state )yy_try_NUL_trans1117,29740
    static void yyunput (int c, register char * yy_bp )yyunput1140,30410
    static int yyinput (void)yyinput1179,31470
    void yyrestart  (FILE * input_file )yyrestart1256,33231
    void yy_switch_to_buffer  (YY_BUFFER_STATE  new_buffer )yy_switch_to_buffer1273,33592
static void yy_load_buffer_state  (void)yy_load_buffer_state1304,34435
    YY_BUFFER_STATE yy_create_buffer  (FILE * file, int  size )yy_create_buffer1318,34908
    void yy_delete_buffer (YY_BUFFER_STATE  b )yy_delete_buffer1346,35599
extern int isatty (int );isatty1362,35907
    static void yy_init_buffer  (YY_BUFFER_STATE  b, FILE * file )yy_init_buffer1369,36124
    void yy_flush_buffer (YY_BUFFER_STATE  b )yy_flush_buffer1397,36857
void yypush_buffer_state (YY_BUFFER_STATE new_buffer )yypush_buffer_state1426,37543
void yypop_buffer_state (void)yypop_buffer_state1456,38308
static void yyensure_buffer_stack (void)yyensure_buffer_stack1475,38703
YY_BUFFER_STATE yy_scan_buffer  (char * base, yy_size_t  size )yy_scan_buffer1524,40319
YY_BUFFER_STATE yy_scan_string (yyconst char * yystr )yy_scan_string1561,41392
YY_BUFFER_STATE yy_scan_bytes  (yyconst char * yybytes, int  _yybytes_len )yy_scan_bytes1574,41798
#define YY_EXIT_FAILURE YY_EXIT_FAILURE1605,42521
static void yy_fatal_error (yyconst char* msg )yy_fatal_error1608,42555
#undef yylessyyless1616,42734
#define yyless(yyless1617,42748
int yyget_lineno  (void)yyget_lineno1636,43207
FILE *yyget_in  (void)yyget_in1645,43301
FILE *yyget_out  (void)yyget_out1653,43385
int yyget_leng  (void)yyget_leng1661,43485
char *yyget_text  (void)yyget_text1670,43572
void yyset_lineno (int  line_number )yyset_lineno1679,43688
void yyset_in (FILE *  in_str )yyset_in1691,43913
void yyset_out (FILE *  out_str )yyset_out1696,43974
int yyget_debug  (void)yyget_debug1701,44039
void yyset_debug (int  bdebug )yyset_debug1706,44098
static int yy_init_globals (void)yy_init_globals1711,44168
int yylex_destroy  (void)yylex_destroy1740,44850
static void yy_flex_strncpy (char* s1, yyconst char * s2, int n )yy_flex_strncpy1766,45404
static int yy_flex_strlen (yyconst char * s )yy_flex_strlen1775,45565
void *yyalloc (yy_size_t  size )yyalloc1785,45682
void *yyrealloc  (void * ptr, yy_size_t  size )yyrealloc1790,45753
void yyfree (void * ptr )yyfree1802,46209
#define YYTABLES_NAME YYTABLES_NAME1807,46303
void yyerror( char * msg )yyerror1813,46360
int yywrap()yywrap1818,46423

intersim2/misc_utils.cpp,97
int powi( int x, int y ) // compute x to the ypowi31,1459
int log_two( int x )log_two42,1588

intersim2/injection.cpp,1383
InjectionProcess::InjectionProcess(int nodes, double rate)InjectionProcess37,1559
InjectionProcess::InjectionProcess(int nodes, double rate)InjectionProcess::InjectionProcess37,1559
void InjectionProcess::reset()reset51,1905
void InjectionProcess::reset()InjectionProcess::reset51,1905
InjectionProcess * InjectionProcess::New(string const & inject, int nodes, New56,1942
InjectionProcess * InjectionProcess::New(string const & inject, int nodes, InjectionProcess::New56,1942
BernoulliInjectionProcess::BernoulliInjectionProcess(int nodes, double rate)BernoulliInjectionProcess137,4301
BernoulliInjectionProcess::BernoulliInjectionProcess(int nodes, double rate)BernoulliInjectionProcess::BernoulliInjectionProcess137,4301
bool BernoulliInjectionProcess::test(int source)test143,4418
bool BernoulliInjectionProcess::test(int source)BernoulliInjectionProcess::test143,4418
OnOffInjectionProcess::OnOffInjectionProcess(int nodes, double rate, OnOffInjectionProcess151,4617
OnOffInjectionProcess::OnOffInjectionProcess(int nodes, double rate, OnOffInjectionProcess::OnOffInjectionProcess151,4617
void OnOffInjectionProcess::reset()reset175,5247
void OnOffInjectionProcess::reset()OnOffInjectionProcess::reset175,5247
bool OnOffInjectionProcess::test(int source)test180,5309
bool OnOffInjectionProcess::test(int source)OnOffInjectionProcess::test180,5309

intersim2/flit.hpp,2790
#define _FLIT_HPP__FLIT_HPP_29,1422
class Flit {Flit37,1529
  const static int NUM_FLIT_TYPES = 5;NUM_FLIT_TYPES41,1552
  const static int NUM_FLIT_TYPES = 5;Flit::NUM_FLIT_TYPES41,1552
  enum FlitType { READ_REQUEST  = 0, FlitType42,1591
  enum FlitType { READ_REQUEST  = 0, Flit::FlitType42,1591
  enum FlitType { READ_REQUEST  = 0, READ_REQUEST42,1591
  enum FlitType { READ_REQUEST  = 0, Flit::READ_REQUEST42,1591
		  READ_REPLY    = 1,READ_REPLY43,1629
		  READ_REPLY    = 1,Flit::READ_REPLY43,1629
		  WRITE_REQUEST = 2,WRITE_REQUEST44,1652
		  WRITE_REQUEST = 2,Flit::WRITE_REQUEST44,1652
		  WRITE_REPLY   = 3,WRITE_REPLY45,1675
		  WRITE_REPLY   = 3,Flit::WRITE_REPLY45,1675
                  ANY_TYPE      = 4 };ANY_TYPE46,1698
                  ANY_TYPE      = 4 };Flit::ANY_TYPE46,1698
  FlitType type;type47,1737
  FlitType type;Flit::type47,1737
  int vc;vc49,1755
  int vc;Flit::vc49,1755
  int cl;cl51,1766
  int cl;Flit::cl51,1766
  bool head;head53,1777
  bool head;Flit::head53,1777
  bool tail;tail54,1790
  bool tail;Flit::tail54,1790
  int  ctime;ctime56,1806
  int  ctime;Flit::ctime56,1806
  int  itime;itime57,1820
  int  itime;Flit::itime57,1820
  int  atime;atime58,1834
  int  atime;Flit::atime58,1834
  int  id;id60,1849
  int  id;Flit::id60,1849
  int  pid;pid61,1860
  int  pid;Flit::pid61,1860
  bool record;record63,1873
  bool record;Flit::record63,1873
  int  src;src65,1889
  int  src;Flit::src65,1889
  int  dest;dest66,1901
  int  dest;Flit::dest66,1901
  int  pri;pri68,1915
  int  pri;Flit::pri68,1915
  int  hops;hops70,1928
  int  hops;Flit::hops70,1928
  bool watch;watch71,1941
  bool watch;Flit::watch71,1941
  int  subnetwork;subnetwork72,1955
  int  subnetwork;Flit::subnetwork72,1955
  mutable int intm;intm75,2016
  mutable int intm;Flit::intm75,2016
  mutable int ph;ph78,2074
  mutable int ph;Flit::ph78,2074
  void* data ;data81,2124
  void* data ;Flit::data81,2124
  OutputSet la_route_set;la_route_set84,2166
  OutputSet la_route_set;Flit::la_route_set84,2166
  void Reset();Reset86,2193
  void Reset();Flit::Reset86,2193
  static Flit * New();New88,2210
  static Flit * New();Flit::New88,2210
  void Free();Free89,2233
  void Free();Flit::Free89,2233
  static void FreeAll();FreeAll90,2248
  static void FreeAll();Flit::FreeAll90,2248
  Flit();Flit94,2284
  Flit();Flit::Flit94,2284
  ~Flit() {}~Flit95,2294
  ~Flit() {}Flit::~Flit95,2294
  static stack<Flit *> _all;_all97,2308
  static stack<Flit *> _all;Flit::_all97,2308
  static stack<Flit *> _free;_free98,2337
  static stack<Flit *> _free;Flit::_free98,2337
ostream& operator<<( ostream& os, const Flit& f );operator <<102,2372

intersim2/interconnect_interface.cpp,4952
InterconnectInterface* InterconnectInterface::New(const char* const config_file)New46,2022
InterconnectInterface* InterconnectInterface::New(const char* const config_file)InterconnectInterface::New46,2022
InterconnectInterface::InterconnectInterface()InterconnectInterface59,2419
InterconnectInterface::InterconnectInterface()InterconnectInterface::InterconnectInterface59,2419
InterconnectInterface::~InterconnectInterface()~InterconnectInterface64,2474
InterconnectInterface::~InterconnectInterface()InterconnectInterface::~InterconnectInterface64,2474
void InterconnectInterface::CreateInterconnect(unsigned n_shader, unsigned n_mem)CreateInterconnect80,2808
void InterconnectInterface::CreateInterconnect(unsigned n_shader, unsigned n_mem)InterconnectInterface::CreateInterconnect80,2808
void InterconnectInterface::Init()Init137,4645
void InterconnectInterface::Init()InterconnectInterface::Init137,4645
void InterconnectInterface::Push(unsigned input_deviceID, unsigned output_deviceID, void *data, unsigned int size)Push144,4846
void InterconnectInterface::Push(unsigned input_deviceID, unsigned output_deviceID, void *data, unsigned int size)InterconnectInterface::Push144,4846
void* InterconnectInterface::Pop(unsigned deviceID)Pop191,6342
void* InterconnectInterface::Pop(unsigned deviceID)InterconnectInterface::Pop191,6342
void InterconnectInterface::Advance()Advance221,7035
void InterconnectInterface::Advance()InterconnectInterface::Advance221,7035
bool InterconnectInterface::Busy() constBusy226,7107
bool InterconnectInterface::Busy() constInterconnectInterface::Busy226,7107
bool InterconnectInterface::HasBuffer(unsigned deviceID, unsigned int size) constHasBuffer251,7761
bool InterconnectInterface::HasBuffer(unsigned deviceID, unsigned int size) constInterconnectInterface::HasBuffer251,7761
void InterconnectInterface::DisplayStats() constDisplayStats265,8305
void InterconnectInterface::DisplayStats() constInterconnectInterface::DisplayStats265,8305
unsigned InterconnectInterface::GetFlitSize() constGetFlitSize271,8430
unsigned InterconnectInterface::GetFlitSize() constInterconnectInterface::GetFlitSize271,8430
void InterconnectInterface::DisplayOverallStats() constDisplayOverallStats276,8508
void InterconnectInterface::DisplayOverallStats() constInterconnectInterface::DisplayOverallStats276,8508
void InterconnectInterface::DisplayState(FILE *fp) constDisplayState290,9039
void InterconnectInterface::DisplayState(FILE *fp) constInterconnectInterface::DisplayState290,9039
void InterconnectInterface::Transfer2BoundaryBuffer(int subnet, int output)Transfer2BoundaryBuffer314,10071
void InterconnectInterface::Transfer2BoundaryBuffer(int subnet, int output)InterconnectInterface::Transfer2BoundaryBuffer314,10071
void InterconnectInterface::WriteOutBuffer(int subnet, int output_icntID, Flit*  flit )WriteOutBuffer336,10801
void InterconnectInterface::WriteOutBuffer(int subnet, int output_icntID, Flit*  flit )InterconnectInterface::WriteOutBuffer336,10801
int InterconnectInterface::GetIcntTime() constGetIcntTime343,11064
int InterconnectInterface::GetIcntTime() constInterconnectInterface::GetIcntTime343,11064
Stats* InterconnectInterface::GetIcntStats(const string &name) constGetIcntStats348,11154
Stats* InterconnectInterface::GetIcntStats(const string &name) constInterconnectInterface::GetIcntStats348,11154
Flit* InterconnectInterface::GetEjectedFlit(int subnet, int node)GetEjectedFlit353,11271
Flit* InterconnectInterface::GetEjectedFlit(int subnet, int node)InterconnectInterface::GetEjectedFlit353,11271
void InterconnectInterface::_CreateBuffer()_CreateBuffer363,11533
void InterconnectInterface::_CreateBuffer()InterconnectInterface::_CreateBuffer363,11533
void InterconnectInterface::_CreateNodeMap(unsigned n_shader, unsigned n_mem, unsigned n_node, int use_map)_CreateNodeMap385,12177
void InterconnectInterface::_CreateNodeMap(unsigned n_shader, unsigned n_mem, unsigned n_node, int use_map)InterconnectInterface::_CreateNodeMap385,12177
void InterconnectInterface::_DisplayMap(int dim,int count)_DisplayMap454,14275
void InterconnectInterface::_DisplayMap(int dim,int count)InterconnectInterface::_DisplayMap454,14275
void* InterconnectInterface::_BoundaryBufferItem::PopPacket()PopPacket477,15110
void* InterconnectInterface::_BoundaryBufferItem::PopPacket()InterconnectInterface::_BoundaryBufferItem::PopPacket477,15110
void* InterconnectInterface::_BoundaryBufferItem::TopPacket() constTopPacket494,15514
void* InterconnectInterface::_BoundaryBufferItem::TopPacket() constInterconnectInterface::_BoundaryBufferItem::TopPacket494,15514
void InterconnectInterface::_BoundaryBufferItem::PushFlitData(void* data,bool is_tail)PushFlitData509,15857
void InterconnectInterface::_BoundaryBufferItem::PushFlitData(void* data,bool is_tail)InterconnectInterface::_BoundaryBufferItem::PushFlitData509,15857

intersim2/config_utils.cpp,4024
Configuration *Configuration::theConfig = 0;theConfig42,1676
Configuration *Configuration::theConfig = 0;Configuration::theConfig42,1676
Configuration::Configuration()Configuration44,1722
Configuration::Configuration()Configuration::Configuration44,1722
void Configuration::AddStrField(string const & field, string const & value)AddStrField50,1798
void Configuration::AddStrField(string const & field, string const & value)Configuration::AddStrField50,1798
void Configuration::Assign(string const & field, string const & value)Assign55,1906
void Configuration::Assign(string const & field, string const & value)Configuration::Assign55,1906
void Configuration::Assign(string const & field, int value)Assign67,2188
void Configuration::Assign(string const & field, int value)Configuration::Assign67,2188
void Configuration::Assign(string const & field, double value)Assign79,2457
void Configuration::Assign(string const & field, double value)Configuration::Assign79,2457
string Configuration::GetStr(string const & field) constGetStr91,2737
string Configuration::GetStr(string const & field) constConfiguration::GetStr91,2737
int Configuration::GetInt(string const & field) constGetInt104,3014
int Configuration::GetInt(string const & field) constConfiguration::GetInt104,3014
double Configuration::GetFloat(string const & field) constGetFloat117,3286
double Configuration::GetFloat(string const & field) constConfiguration::GetFloat117,3286
vector<string> Configuration::GetStrArray(string const & field) constGetStrArray130,3570
vector<string> Configuration::GetStrArray(string const & field) constConfiguration::GetStrArray130,3570
vector<int> Configuration::GetIntArray(string const & field) constGetIntArray136,3721
vector<int> Configuration::GetIntArray(string const & field) constConfiguration::GetIntArray136,3721
vector<double> Configuration::GetFloatArray(string const & field) constGetFloatArray142,3869
vector<double> Configuration::GetFloatArray(string const & field) constConfiguration::GetFloatArray142,3869
void Configuration::ParseFile(string const & filename)ParseFile148,4024
void Configuration::ParseFile(string const & filename)Configuration::ParseFile148,4024
void Configuration::ParseString(string const & str)ParseString161,4290
void Configuration::ParseString(string const & str)Configuration::ParseString161,4290
int Configuration::Input(char * line, int max_size)Input168,4413
int Configuration::Input(char * line, int max_size)Configuration::Input168,4413
void Configuration::ParseError(string const & msg, unsigned int lineno) constParseError183,4703
void Configuration::ParseError(string const & msg, unsigned int lineno) constConfiguration::ParseError183,4703
Configuration * Configuration::GetTheConfig()GetTheConfig195,4947
Configuration * Configuration::GetTheConfig()Configuration::GetTheConfig195,4947
extern "C" void config_error( char const * msg, int lineno )config_error202,5082
extern "C" void config_assign_string( char const * field, char const * value )config_assign_string207,5209
extern "C" void config_assign_int( char const * field, int value )config_assign_int212,5348
extern "C" void config_assign_float( char const * field, double value )config_assign_float217,5475
extern "C" int config_input(char * line, int max_size)config_input222,5607
bool ParseArgs(Configuration * cf, int argc, char * * argv)ParseArgs227,5730
void Configuration::WriteFile(string const & filename) {WriteFile262,6726
void Configuration::WriteFile(string const & filename) {Configuration::WriteFile262,6726
void Configuration::WriteMatlabFile(ostream * config_out) const {WriteMatlabFile296,7468
void Configuration::WriteMatlabFile(ostream * config_out) const {Configuration::WriteMatlabFile296,7468
vector<string> tokenize_str(string const & data)tokenize_str326,8155
vector<int> tokenize_int(string const & data)tokenize_int367,8993
vector<double> tokenize_float(string const & data)tokenize_float408,9853

intersim2/trafficmanager.cpp,4200
TrafficManager * TrafficManager::New(Configuration const & config,New43,1759
TrafficManager * TrafficManager::New(Configuration const & config,TrafficManager::New43,1759
TrafficManager::TrafficManager( const Configuration &config, const vector<Network *> & net )TrafficManager61,2357
TrafficManager::TrafficManager( const Configuration &config, const vector<Network *> & net )TrafficManager::TrafficManager61,2357
TrafficManager::~TrafficManager( )~TrafficManager585,20912
TrafficManager::~TrafficManager( )TrafficManager::~TrafficManager585,20912
void TrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit639,22415
void TrafficManager::_RetireFlit( Flit *f, int dest )TrafficManager::_RetireFlit639,22415
int TrafficManager::_IssuePacket( int source, int cl )_IssuePacket750,25995
int TrafficManager::_IssuePacket( int source, int cl )TrafficManager::_IssuePacket750,25995
void TrafficManager::_GeneratePacket( int source, int stype,_GeneratePacket781,26807
void TrafficManager::_GeneratePacket( int source, int stype,TrafficManager::_GeneratePacket781,26807
void TrafficManager::_Inject(){_Inject918,30663
void TrafficManager::_Inject(){TrafficManager::_Inject918,30663
void TrafficManager::_Step( )_Step950,31671
void TrafficManager::_Step( )TrafficManager::_Step950,31671
bool TrafficManager::_PacketsOutstanding( ) const_PacketsOutstanding1273,41808
bool TrafficManager::_PacketsOutstanding( ) constTrafficManager::_PacketsOutstanding1273,41808
void TrafficManager::_ClearStats( )_ClearStats1299,42470
void TrafficManager::_ClearStats( )TrafficManager::_ClearStats1299,42470
void TrafficManager::_ComputeStats( const vector<int> & stats, int *sum, int *min, int *max, int *min_pos, int *max_pos ) const_ComputeStats1340,43600
void TrafficManager::_ComputeStats( const vector<int> & stats, int *sum, int *min, int *max, int *min_pos, int *max_pos ) constTrafficManager::_ComputeStats1340,43600
void TrafficManager::_DisplayRemaining( ostream & os ) const_DisplayRemaining1379,44283
void TrafficManager::_DisplayRemaining( ostream & os ) constTrafficManager::_DisplayRemaining1379,44283
bool TrafficManager::_SingleSim( )_SingleSim1413,45257
bool TrafficManager::_SingleSim( )TrafficManager::_SingleSim1413,45257
bool TrafficManager::Run( )Run1607,51912
bool TrafficManager::Run( )TrafficManager::Run1607,51912
void TrafficManager::_UpdateOverallStats() {_UpdateOverallStats1694,54018
void TrafficManager::_UpdateOverallStats() {TrafficManager::_UpdateOverallStats1694,54018
void TrafficManager::WriteStats(ostream & os) const {WriteStats1780,57692
void TrafficManager::WriteStats(ostream & os) const {TrafficManager::WriteStats1780,57692
void TrafficManager::UpdateStats() {UpdateStats1892,61744
void TrafficManager::UpdateStats() {TrafficManager::UpdateStats1892,61744
void TrafficManager::DisplayStats(ostream & os) const {DisplayStats1969,65254
void TrafficManager::DisplayStats(ostream & os) const {TrafficManager::DisplayStats1969,65254
void TrafficManager::DisplayOverallStats( ostream & os ) const {DisplayOverallStats2079,70224
void TrafficManager::DisplayOverallStats( ostream & os ) const {TrafficManager::DisplayOverallStats2079,70224
string TrafficManager::_OverallStatsCSV(int c) const_OverallStatsCSV2172,74954
string TrafficManager::_OverallStatsCSV(int c) constTrafficManager::_OverallStatsCSV2172,74954
void TrafficManager::DisplayOverallStatsCSV(ostream & os) const {DisplayOverallStatsCSV2217,77124
void TrafficManager::DisplayOverallStatsCSV(ostream & os) const {TrafficManager::DisplayOverallStatsCSV2217,77124
void TrafficManager::_LoadWatchList(const string & filename){_LoadWatchList2224,77320
void TrafficManager::_LoadWatchList(const string & filename){TrafficManager::_LoadWatchList2224,77320
int TrafficManager::_GetNextPacketSize(int cl) const_GetNextPacketSize2246,77839
int TrafficManager::_GetNextPacketSize(int cl) constTrafficManager::_GetNextPacketSize2246,77839
double TrafficManager::_GetAveragePacketSize(int cl) const_GetAveragePacketSize2274,78409
double TrafficManager::_GetAveragePacketSize(int cl) constTrafficManager::_GetAveragePacketSize2274,78409

intersim2/timed_module.hpp,781
#define _TIMED_MODULE_HPP__TIMED_MODULE_HPP_29,1438
class TimedModule : public Module {TimedModule33,1489
  TimedModule(Module * parent, string const & name) : Module(parent, name) {}TimedModule36,1534
  TimedModule(Module * parent, string const & name) : Module(parent, name) {}TimedModule::TimedModule36,1534
  virtual ~TimedModule() {}~TimedModule37,1612
  virtual ~TimedModule() {}TimedModule::~TimedModule37,1612
  virtual void ReadInputs() = 0;ReadInputs39,1643
  virtual void ReadInputs() = 0;TimedModule::ReadInputs39,1643
  virtual void Evaluate() = 0;Evaluate40,1676
  virtual void Evaluate() = 0;TimedModule::Evaluate40,1676
  virtual void WriteOutputs() = 0;WriteOutputs41,1707
  virtual void WriteOutputs() = 0;TimedModule::WriteOutputs41,1707

intersim2/allocators/maxsize.cpp,568
MaxSizeMatch::MaxSizeMatch( Module *parent, const string& name,MaxSizeMatch71,2326
MaxSizeMatch::MaxSizeMatch( Module *parent, const string& name,MaxSizeMatch::MaxSizeMatch71,2326
MaxSizeMatch::~MaxSizeMatch( )~MaxSizeMatch81,2574
MaxSizeMatch::~MaxSizeMatch( )MaxSizeMatch::~MaxSizeMatch81,2574
void MaxSizeMatch::Allocate( )Allocate87,2643
void MaxSizeMatch::Allocate( )MaxSizeMatch::Allocate87,2643
bool MaxSizeMatch::_ShortestAugmenting( )_ShortestAugmenting99,2902
bool MaxSizeMatch::_ShortestAugmenting( )MaxSizeMatch::_ShortestAugmenting99,2902

intersim2/allocators/wavefront.hpp,1126
#define _WAVEFRONT_HPP__WAVEFRONT_HPP_29,1432
class Wavefront : public DenseAllocator {Wavefront35,1499
  int _last_in;_last_in38,1551
  int _last_in;Wavefront::_last_in38,1551
  int _last_out;_last_out39,1567
  int _last_out;Wavefront::_last_out39,1567
  set<pair<int, int> > _priorities;_priorities40,1584
  set<pair<int, int> > _priorities;Wavefront::_priorities40,1584
  bool _skip_diags;_skip_diags41,1620
  bool _skip_diags;Wavefront::_skip_diags41,1620
  int _square;_square44,1652
  int _square;Wavefront::_square44,1652
  int _pri;_pri45,1667
  int _pri;Wavefront::_pri45,1667
  int _num_requests;_num_requests46,1679
  int _num_requests;Wavefront::_num_requests46,1679
  Wavefront( Module *parent, const string& name,Wavefront49,1709
  Wavefront( Module *parent, const string& name,Wavefront::Wavefront49,1709
  virtual void AddRequest( int in, int out, int label = 1, AddRequest52,1819
  virtual void AddRequest( int in, int out, int label = 1, Wavefront::AddRequest52,1819
  virtual void Allocate( );Allocate54,1920
  virtual void Allocate( );Wavefront::Allocate54,1920

intersim2/allocators/separable_input_first.hpp,558
#define _SEPARABLE_INPUT_FIRST_HPP__SEPARABLE_INPUT_FIRST_HPP_35,1677
class SeparableInputFirstAllocator : public SeparableAllocator {SeparableInputFirstAllocator41,1756
  SeparableInputFirstAllocator( Module* parent, const string& name, int inputs,SeparableInputFirstAllocator45,1833
  SeparableInputFirstAllocator( Module* parent, const string& name, int inputs,SeparableInputFirstAllocator::SeparableInputFirstAllocator45,1833
  virtual void Allocate() ;Allocate48,1958
  virtual void Allocate() ;SeparableInputFirstAllocator::Allocate48,1958

intersim2/allocators/loa.hpp,582
#define _LOA_HPP__LOA_HPP_29,1420
class LOA : public DenseAllocator {LOA35,1484
  vector<int> _counts;_counts36,1520
  vector<int> _counts;LOA::_counts36,1520
  vector<int> _req;_req37,1543
  vector<int> _req;LOA::_req37,1543
  vector<int> _rptr;_rptr39,1564
  vector<int> _rptr;LOA::_rptr39,1564
  vector<int> _gptr;_gptr40,1585
  vector<int> _gptr;LOA::_gptr40,1585
  LOA( Module *parent, const string& name,LOA43,1615
  LOA( Module *parent, const string& name,LOA::LOA43,1615
  void Allocate( );Allocate46,1693
  void Allocate( );LOA::Allocate46,1693

intersim2/allocators/maxsize.hpp,1128
#define _MAXSIZE_HPP__MAXSIZE_HPP_29,1428
class MaxSizeMatch : public DenseAllocator {MaxSizeMatch35,1496
  vector<int> _from;   // array to hold breadth-first tree_from36,1541
  vector<int> _from;   // array to hold breadth-first treeMaxSizeMatch::_from36,1541
  int *_s;      // stack of leaf nodes in tree_s37,1600
  int *_s;      // stack of leaf nodes in treeMaxSizeMatch::_s37,1600
  int *_ns;     // next stack_ns38,1647
  int *_ns;     // next stackMaxSizeMatch::_ns38,1647
  int _prio;    // priority pointer to ensure fairness_prio39,1677
  int _prio;    // priority pointer to ensure fairnessMaxSizeMatch::_prio39,1677
  bool _ShortestAugmenting( );_ShortestAugmenting41,1734
  bool _ShortestAugmenting( );MaxSizeMatch::_ShortestAugmenting41,1734
  MaxSizeMatch( Module *parent, const string& name,MaxSizeMatch44,1774
  MaxSizeMatch( Module *parent, const string& name,MaxSizeMatch::MaxSizeMatch44,1774
  ~MaxSizeMatch( );~MaxSizeMatch46,1855
  ~MaxSizeMatch( );MaxSizeMatch::~MaxSizeMatch46,1855
  void Allocate( );Allocate48,1878
  void Allocate( );MaxSizeMatch::Allocate48,1878

intersim2/allocators/pim.hpp,406
#define _PIM_HPP__PIM_HPP_29,1420
class PIM : public DenseAllocator {PIM35,1484
  int _PIM_iter;_PIM_iter36,1520
  int _PIM_iter;PIM::_PIM_iter36,1520
  PIM( Module *parent, const string& name,PIM39,1546
  PIM( Module *parent, const string& name,PIM::PIM39,1546
  ~PIM( );~PIM42,1635
  ~PIM( );PIM::~PIM42,1635
  void Allocate( );Allocate44,1647
  void Allocate( );PIM::Allocate44,1647

intersim2/allocators/separable_output_first.hpp,568
#define _SEPARABLE_OUTPUT_FIRST_HPP__SEPARABLE_OUTPUT_FIRST_HPP_35,1681
class SeparableOutputFirstAllocator : public SeparableAllocator {SeparableOutputFirstAllocator39,1745
  SeparableOutputFirstAllocator( Module* parent, const string& name, int inputs,SeparableOutputFirstAllocator43,1823
  SeparableOutputFirstAllocator( Module* parent, const string& name, int inputs,SeparableOutputFirstAllocator::SeparableOutputFirstAllocator43,1823
  virtual void Allocate() ;Allocate46,1952
  virtual void Allocate() ;SeparableOutputFirstAllocator::Allocate46,1952

intersim2/allocators/islip.hpp,623
#define _ISLIP_HPP__ISLIP_HPP_29,1424
class iSLIP_Sparse : public SparseAllocator {iSLIP_Sparse35,1490
  int _iSLIP_iter;_iSLIP_iter36,1536
  int _iSLIP_iter;iSLIP_Sparse::_iSLIP_iter36,1536
  vector<int> _gptrs;_gptrs38,1556
  vector<int> _gptrs;iSLIP_Sparse::_gptrs38,1556
  vector<int> _aptrs;_aptrs39,1578
  vector<int> _aptrs;iSLIP_Sparse::_aptrs39,1578
  iSLIP_Sparse( Module *parent, const string& name,iSLIP_Sparse42,1609
  iSLIP_Sparse( Module *parent, const string& name,iSLIP_Sparse::iSLIP_Sparse42,1609
  void Allocate( );Allocate45,1702
  void Allocate( );iSLIP_Sparse::Allocate45,1702

intersim2/allocators/separable_input_first.cpp,420
SeparableInputFirstAllocator( Module* parent, const string& name, int inputs,SeparableInputFirstAllocator44,1815
SeparableInputFirstAllocator( Module* parent, const string& name, int inputs,SeparableInputFirstAllocator::SeparableInputFirstAllocator44,1815
void SeparableInputFirstAllocator::Allocate() {Allocate49,2010
void SeparableInputFirstAllocator::Allocate() {SeparableInputFirstAllocator::Allocate49,2010

intersim2/allocators/selalloc.hpp,961
#define _SELALLOC_HPP__SELALLOC_HPP_29,1430
class SelAlloc : public SparseAllocator {SelAlloc35,1499
  int _iter;_iter36,1541
  int _iter;SelAlloc::_iter36,1541
  vector<int> _aptrs;_aptrs38,1555
  vector<int> _aptrs;SelAlloc::_aptrs38,1555
  vector<int> _gptrs;_gptrs39,1577
  vector<int> _gptrs;SelAlloc::_gptrs39,1577
  vector<int> _outmask;_outmask41,1600
  vector<int> _outmask;SelAlloc::_outmask41,1600
  SelAlloc( Module *parent, const string& name,SelAlloc44,1633
  SelAlloc( Module *parent, const string& name,SelAlloc::SelAlloc44,1633
  void Allocate( );Allocate47,1725
  void Allocate( );SelAlloc::Allocate47,1725
  void MaskOutput( int out, int mask = 1 );MaskOutput49,1746
  void MaskOutput( int out, int mask = 1 );SelAlloc::MaskOutput49,1746
  virtual void PrintRequests( ostream * os = NULL ) const;PrintRequests51,1791
  virtual void PrintRequests( ostream * os = NULL ) const;SelAlloc::PrintRequests51,1791

intersim2/allocators/separable.cpp,508
SeparableAllocator::SeparableAllocator( Module* parent, const string& name,SeparableAllocator40,1688
SeparableAllocator::SeparableAllocator( Module* parent, const string& name,SeparableAllocator::SeparableAllocator40,1688
SeparableAllocator::~SeparableAllocator() {~SeparableAllocator64,2309
SeparableAllocator::~SeparableAllocator() {SeparableAllocator::~SeparableAllocator64,2309
void SeparableAllocator::Clear() {Clear76,2497
void SeparableAllocator::Clear() {SeparableAllocator::Clear76,2497

intersim2/allocators/selalloc.cpp,556
SelAlloc::SelAlloc( Module *parent, const string& name,SelAlloc36,1530
SelAlloc::SelAlloc( Module *parent, const string& name,SelAlloc::SelAlloc36,1530
void SelAlloc::Allocate( )Allocate47,1793
void SelAlloc::Allocate( )SelAlloc::Allocate47,1793
void SelAlloc::MaskOutput( int out, int mask )MaskOutput217,5546
void SelAlloc::MaskOutput( int out, int mask )SelAlloc::MaskOutput217,5546
void SelAlloc::PrintRequests( ostream * os ) constPrintRequests223,5670
void SelAlloc::PrintRequests( ostream * os ) constSelAlloc::PrintRequests223,5670

intersim2/allocators/separable.hpp,831
#define _SEPARABLE_HPP__SEPARABLE_HPP_35,1642
class SeparableAllocator : public SparseAllocator {SeparableAllocator43,1728
  vector<Arbiter*> _input_arb ;_input_arb47,1795
  vector<Arbiter*> _input_arb ;SeparableAllocator::_input_arb47,1795
  vector<Arbiter*> _output_arb ;_output_arb48,1827
  vector<Arbiter*> _output_arb ;SeparableAllocator::_output_arb48,1827
  SeparableAllocator( Module* parent, const string& name, int inputs,SeparableAllocator52,1872
  SeparableAllocator( Module* parent, const string& name, int inputs,SeparableAllocator::SeparableAllocator52,1872
  virtual ~SeparableAllocator() ;~SeparableAllocator55,1993
  virtual ~SeparableAllocator() ;SeparableAllocator::~SeparableAllocator55,1993
  virtual void Clear() ;Clear57,2028
  virtual void Clear() ;SeparableAllocator::Clear57,2028

intersim2/allocators/islip.cpp,294
iSLIP_Sparse::iSLIP_Sparse( Module *parent, const string& name,iSLIP_Sparse36,1521
iSLIP_Sparse::iSLIP_Sparse( Module *parent, const string& name,iSLIP_Sparse::iSLIP_Sparse36,1521
void iSLIP_Sparse::Allocate( )Allocate45,1768
void iSLIP_Sparse::Allocate( )iSLIP_Sparse::Allocate45,1768

intersim2/allocators/allocator.cpp,5006
Allocator::Allocator( Module *parent, const string& name,Allocator51,2022
Allocator::Allocator( Module *parent, const string& name,Allocator::Allocator51,2022
void Allocator::Clear( )Clear59,2270
void Allocator::Clear( )Allocator::Clear59,2270
void Allocator::AddRequest( int in, int out, int label, int in_pri,AddRequest68,2409
void Allocator::AddRequest( int in, int out, int label, int in_pri,Allocator::AddRequest68,2409
int Allocator::OutputAssigned( int in ) constOutputAssigned77,2638
int Allocator::OutputAssigned( int in ) constAllocator::OutputAssigned77,2638
int Allocator::InputAssigned( int out ) constInputAssigned84,2758
int Allocator::InputAssigned( int out ) constAllocator::InputAssigned84,2758
void Allocator::PrintGrants( ostream * os ) constPrintGrants91,2883
void Allocator::PrintGrants( ostream * os ) constAllocator::PrintGrants91,2883
DenseAllocator::DenseAllocator( Module *parent, const string& name,DenseAllocator114,3482
DenseAllocator::DenseAllocator( Module *parent, const string& name,DenseAllocator::DenseAllocator114,3482
void DenseAllocator::Clear( )Clear128,3823
void DenseAllocator::Clear( )DenseAllocator::Clear128,3823
int DenseAllocator::ReadRequest( int in, int out ) constReadRequest138,4006
int DenseAllocator::ReadRequest( int in, int out ) constDenseAllocator::ReadRequest138,4006
bool DenseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest146,4196
bool DenseAllocator::ReadRequest( sRequest &req, int in, int out ) constDenseAllocator::ReadRequest146,4196
void DenseAllocator::AddRequest( int in, int out, int label, AddRequest156,4425
void DenseAllocator::AddRequest( int in, int out, int label, DenseAllocator::AddRequest156,4425
void DenseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest167,4739
void DenseAllocator::RemoveRequest( int in, int out, int label )DenseAllocator::RemoveRequest167,4739
bool DenseAllocator::InputHasRequests( int in ) constInputHasRequests175,4938
bool DenseAllocator::InputHasRequests( int in ) constDenseAllocator::InputHasRequests175,4938
bool DenseAllocator::OutputHasRequests( int out ) constOutputHasRequests185,5125
bool DenseAllocator::OutputHasRequests( int out ) constDenseAllocator::OutputHasRequests185,5125
int DenseAllocator::NumInputRequests( int in ) constNumInputRequests195,5310
int DenseAllocator::NumInputRequests( int in ) constDenseAllocator::NumInputRequests195,5310
int DenseAllocator::NumOutputRequests( int out ) constNumOutputRequests206,5512
int DenseAllocator::NumOutputRequests( int out ) constDenseAllocator::NumOutputRequests206,5512
void DenseAllocator::PrintRequests( ostream * os ) constPrintRequests217,5712
void DenseAllocator::PrintRequests( ostream * os ) constDenseAllocator::PrintRequests217,5712
SparseAllocator::SparseAllocator( Module *parent, const string& name,SparseAllocator258,6797
SparseAllocator::SparseAllocator( Module *parent, const string& name,SparseAllocator::SparseAllocator258,6797
void SparseAllocator::Clear( )Clear267,7008
void SparseAllocator::Clear( )SparseAllocator::Clear267,7008
int SparseAllocator::ReadRequest( int in, int out ) constReadRequest285,7311
int SparseAllocator::ReadRequest( int in, int out ) constSparseAllocator::ReadRequest285,7311
bool SparseAllocator::ReadRequest( sRequest &req, int in, int out ) constReadRequest296,7470
bool SparseAllocator::ReadRequest( sRequest &req, int in, int out ) constSparseAllocator::ReadRequest296,7470
void SparseAllocator::AddRequest( int in, int out, int label, AddRequest314,7859
void SparseAllocator::AddRequest( int in, int out, int label, SparseAllocator::AddRequest314,7859
void SparseAllocator::RemoveRequest( int in, int out, int label )RemoveRequest345,8510
void SparseAllocator::RemoveRequest( int in, int out, int label )SparseAllocator::RemoveRequest345,8510
bool SparseAllocator::InputHasRequests( int in ) constInputHasRequests370,9131
bool SparseAllocator::InputHasRequests( int in ) constSparseAllocator::InputHasRequests370,9131
bool SparseAllocator::OutputHasRequests( int out ) constOutputHasRequests375,9223
bool SparseAllocator::OutputHasRequests( int out ) constSparseAllocator::OutputHasRequests375,9223
int SparseAllocator::NumInputRequests( int in ) constNumInputRequests380,9319
int SparseAllocator::NumInputRequests( int in ) constSparseAllocator::NumInputRequests380,9319
int SparseAllocator::NumOutputRequests( int out ) constNumOutputRequests385,9406
int SparseAllocator::NumOutputRequests( int out ) constSparseAllocator::NumOutputRequests385,9406
void SparseAllocator::PrintRequests( ostream * os ) constPrintRequests390,9497
void SparseAllocator::PrintRequests( ostream * os ) constSparseAllocator::PrintRequests390,9497
Allocator *Allocator::NewAllocator( Module *parent, const string& name,NewAllocator426,10522
Allocator *Allocator::NewAllocator( Module *parent, const string& name,Allocator::NewAllocator426,10522

intersim2/allocators/wavefront.cpp,427
Wavefront::Wavefront( Module *parent, const string& name,Wavefront37,1511
Wavefront::Wavefront( Module *parent, const string& name,Wavefront::Wavefront37,1511
void Wavefront::AddRequest( int in, int out, int label, AddRequest45,1794
void Wavefront::AddRequest( int in, int out, int label, Wavefront::AddRequest45,1794
void Wavefront::Allocate( )Allocate55,2057
void Wavefront::Allocate( )Wavefront::Allocate55,2057

intersim2/allocators/separable_output_first.cpp,428
SeparableOutputFirstAllocator( Module* parent, const string& name, int inputs,SeparableOutputFirstAllocator44,1820
SeparableOutputFirstAllocator( Module* parent, const string& name, int inputs,SeparableOutputFirstAllocator::SeparableOutputFirstAllocator44,1820
void SeparableOutputFirstAllocator::Allocate() {Allocate49,2017
void SeparableOutputFirstAllocator::Allocate() {SeparableOutputFirstAllocator::Allocate49,2017

intersim2/allocators/allocator.hpp,7560
#define _ALLOCATOR_HPP__ALLOCATOR_HPP_29,1432
class Allocator : public Module {Allocator39,1575
  const int _inputs;_inputs41,1620
  const int _inputs;Allocator::_inputs41,1620
  const int _outputs;_outputs42,1641
  const int _outputs;Allocator::_outputs42,1641
  bool _dirty;_dirty44,1664
  bool _dirty;Allocator::_dirty44,1664
  vector<int> _inmatch;_inmatch46,1680
  vector<int> _inmatch;Allocator::_inmatch46,1680
  vector<int> _outmatch;_outmatch47,1704
  vector<int> _outmatch;Allocator::_outmatch47,1704
  struct sRequest {sRequest51,1739
  struct sRequest {Allocator::sRequest51,1739
    int port;port52,1759
    int port;Allocator::sRequest::port52,1759
    int label;label53,1773
    int label;Allocator::sRequest::label53,1773
    int in_pri;in_pri54,1788
    int in_pri;Allocator::sRequest::in_pri54,1788
    int out_pri;out_pri55,1804
    int out_pri;Allocator::sRequest::out_pri55,1804
  Allocator( Module *parent, const string& name,Allocator58,1827
  Allocator( Module *parent, const string& name,Allocator::Allocator58,1827
  virtual void Clear( );Clear61,1910
  virtual void Clear( );Allocator::Clear61,1910
  virtual int  ReadRequest( int in, int out ) const = 0;ReadRequest63,1938
  virtual int  ReadRequest( int in, int out ) const = 0;Allocator::ReadRequest63,1938
  virtual bool ReadRequest( sRequest &req, int in, int out ) const = 0;ReadRequest64,1995
  virtual bool ReadRequest( sRequest &req, int in, int out ) const = 0;Allocator::ReadRequest64,1995
  virtual void AddRequest( int in, int out, int label = 1, AddRequest66,2068
  virtual void AddRequest( int in, int out, int label = 1, Allocator::AddRequest66,2068
  virtual void RemoveRequest( int in, int out, int label = 1 ) = 0;RemoveRequest68,2169
  virtual void RemoveRequest( int in, int out, int label = 1 ) = 0;Allocator::RemoveRequest68,2169
  virtual void Allocate( ) = 0;Allocate70,2240
  virtual void Allocate( ) = 0;Allocator::Allocate70,2240
  int OutputAssigned( int in ) const;OutputAssigned72,2273
  int OutputAssigned( int in ) const;Allocator::OutputAssigned72,2273
  int InputAssigned( int out ) const;InputAssigned73,2311
  int InputAssigned( int out ) const;Allocator::InputAssigned73,2311
  virtual bool OutputHasRequests( int out ) const = 0;OutputHasRequests75,2350
  virtual bool OutputHasRequests( int out ) const = 0;Allocator::OutputHasRequests75,2350
  virtual bool InputHasRequests( int in ) const = 0;InputHasRequests76,2405
  virtual bool InputHasRequests( int in ) const = 0;Allocator::InputHasRequests76,2405
  virtual int NumOutputRequests( int out ) const = 0;NumOutputRequests78,2459
  virtual int NumOutputRequests( int out ) const = 0;Allocator::NumOutputRequests78,2459
  virtual int NumInputRequests( int in ) const = 0;NumInputRequests79,2513
  virtual int NumInputRequests( int in ) const = 0;Allocator::NumInputRequests79,2513
  virtual void PrintRequests( ostream * os = NULL ) const = 0;PrintRequests81,2566
  virtual void PrintRequests( ostream * os = NULL ) const = 0;Allocator::PrintRequests81,2566
  void PrintGrants( ostream * os = NULL ) const;PrintGrants82,2629
  void PrintGrants( ostream * os = NULL ) const;Allocator::PrintGrants82,2629
  static Allocator *NewAllocator( Module *parent, const string& name,NewAllocator84,2679
  static Allocator *NewAllocator( Module *parent, const string& name,Allocator::NewAllocator84,2679
class DenseAllocator : public Allocator {DenseAllocator95,3034
  vector<vector<sRequest> > _request;_request97,3087
  vector<vector<sRequest> > _request;DenseAllocator::_request97,3087
  DenseAllocator( Module *parent, const string& name,DenseAllocator100,3134
  DenseAllocator( Module *parent, const string& name,DenseAllocator::DenseAllocator100,3134
  void Clear( );Clear103,3220
  void Clear( );DenseAllocator::Clear103,3220
  int  ReadRequest( int in, int out ) const;ReadRequest105,3240
  int  ReadRequest( int in, int out ) const;DenseAllocator::ReadRequest105,3240
  bool ReadRequest( sRequest &req, int in, int out ) const;ReadRequest106,3285
  bool ReadRequest( sRequest &req, int in, int out ) const;DenseAllocator::ReadRequest106,3285
  void AddRequest( int in, int out, int label = 1, AddRequest108,3346
  void AddRequest( int in, int out, int label = 1, DenseAllocator::AddRequest108,3346
  void RemoveRequest( int in, int out, int label = 1 );RemoveRequest110,3438
  void RemoveRequest( int in, int out, int label = 1 );DenseAllocator::RemoveRequest110,3438
  bool OutputHasRequests( int out ) const;OutputHasRequests112,3495
  bool OutputHasRequests( int out ) const;DenseAllocator::OutputHasRequests112,3495
  bool InputHasRequests( int in ) const;InputHasRequests113,3538
  bool InputHasRequests( int in ) const;DenseAllocator::InputHasRequests113,3538
  int NumOutputRequests( int out ) const;NumOutputRequests115,3580
  int NumOutputRequests( int out ) const;DenseAllocator::NumOutputRequests115,3580
  int NumInputRequests( int in ) const;NumInputRequests116,3622
  int NumInputRequests( int in ) const;DenseAllocator::NumInputRequests116,3622
  void PrintRequests( ostream * os = NULL ) const;PrintRequests118,3663
  void PrintRequests( ostream * os = NULL ) const;DenseAllocator::PrintRequests118,3663
class SparseAllocator : public Allocator {SparseAllocator127,3922
  set<int> _in_occ;_in_occ129,3976
  set<int> _in_occ;SparseAllocator::_in_occ129,3976
  set<int> _out_occ;_out_occ130,3996
  set<int> _out_occ;SparseAllocator::_out_occ130,3996
  vector<map<int, sRequest> > _in_req;_in_req132,4020
  vector<map<int, sRequest> > _in_req;SparseAllocator::_in_req132,4020
  vector<map<int, sRequest> > _out_req;_out_req133,4059
  vector<map<int, sRequest> > _out_req;SparseAllocator::_out_req133,4059
  SparseAllocator( Module *parent, const string& name,SparseAllocator136,4108
  SparseAllocator( Module *parent, const string& name,SparseAllocator::SparseAllocator136,4108
  void Clear( );Clear139,4196
  void Clear( );SparseAllocator::Clear139,4196
  int  ReadRequest( int in, int out ) const;ReadRequest141,4216
  int  ReadRequest( int in, int out ) const;SparseAllocator::ReadRequest141,4216
  bool ReadRequest( sRequest &req, int in, int out ) const;ReadRequest142,4261
  bool ReadRequest( sRequest &req, int in, int out ) const;SparseAllocator::ReadRequest142,4261
  void AddRequest( int in, int out, int label = 1, AddRequest144,4322
  void AddRequest( int in, int out, int label = 1, SparseAllocator::AddRequest144,4322
  void RemoveRequest( int in, int out, int label = 1 );RemoveRequest146,4414
  void RemoveRequest( int in, int out, int label = 1 );SparseAllocator::RemoveRequest146,4414
  bool OutputHasRequests( int out ) const;OutputHasRequests148,4473
  bool OutputHasRequests( int out ) const;SparseAllocator::OutputHasRequests148,4473
  bool InputHasRequests( int in ) const;InputHasRequests149,4516
  bool InputHasRequests( int in ) const;SparseAllocator::InputHasRequests149,4516
  int NumOutputRequests( int out ) const;NumOutputRequests151,4558
  int NumOutputRequests( int out ) const;SparseAllocator::NumOutputRequests151,4558
  int NumInputRequests( int in ) const;NumInputRequests152,4600
  int NumInputRequests( int in ) const;SparseAllocator::NumInputRequests152,4600
  void PrintRequests( ostream * os = NULL ) const;PrintRequests154,4641
  void PrintRequests( ostream * os = NULL ) const;SparseAllocator::PrintRequests154,4641

intersim2/allocators/pim.cpp,261
PIM::PIM( Module *parent, const string& name,PIM36,1515
PIM::PIM( Module *parent, const string& name,PIM::PIM36,1515
PIM::~PIM( )~PIM43,1678
PIM::~PIM( )PIM::~PIM43,1678
void PIM::Allocate( )Allocate47,1696
void PIM::Allocate( )PIM::Allocate47,1696

intersim2/allocators/loa.cpp,204
LOA::LOA( Module *parent, const string& name,LOA34,1494
LOA::LOA( Module *parent, const string& name,LOA::LOA34,1494
void LOA::Allocate( )Allocate45,1726
void LOA::Allocate( )LOA::Allocate45,1726

intersim2/arbiters/tree_arb.hpp,1558
#define _TREE_ARB_HPP__TREE_ARB_HPP_35,1601
class TreeArbiter : public Arbiter {TreeArbiter39,1649
  int  _group_size ;_group_size41,1687
  int  _group_size ;TreeArbiter::_group_size41,1687
  vector<Arbiter *> _group_arbiters;_group_arbiters43,1709
  vector<Arbiter *> _group_arbiters;TreeArbiter::_group_arbiters43,1709
  Arbiter * _global_arbiter;_global_arbiter44,1746
  Arbiter * _global_arbiter;TreeArbiter::_global_arbiter44,1746
  vector<int> _group_reqs;_group_reqs46,1776
  vector<int> _group_reqs;TreeArbiter::_group_reqs46,1776
  TreeArbiter( Module *parent, const string &name, int size, int groups, const string & arb_type ) ;TreeArbiter51,1831
  TreeArbiter( Module *parent, const string &name, int size, int groups, const string & arb_type ) ;TreeArbiter::TreeArbiter51,1831
  ~TreeArbiter();~TreeArbiter53,1933
  ~TreeArbiter();TreeArbiter::~TreeArbiter53,1933
  virtual void PrintState() const ;PrintState56,1998
  virtual void PrintState() const ;TreeArbiter::PrintState56,1998
  virtual void UpdateState() ; UpdateState59,2098
  virtual void UpdateState() ; TreeArbiter::UpdateState59,2098
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;Arbitrate63,2256
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;TreeArbiter::Arbitrate63,2256
  virtual void AddRequest( int input, int id, int pri ) ;AddRequest65,2311
  virtual void AddRequest( int input, int id, int pri ) ;TreeArbiter::AddRequest65,2311
  virtual void Clear();Clear67,2370
  virtual void Clear();TreeArbiter::Clear67,2370

intersim2/arbiters/matrix_arb.cpp,908
MatrixArbiter::MatrixArbiter( Module *parent, const string &name, int size )MatrixArbiter38,1660
MatrixArbiter::MatrixArbiter( Module *parent, const string &name, int size )MatrixArbiter::MatrixArbiter38,1660
void MatrixArbiter::PrintState() const  {PrintState49,1954
void MatrixArbiter::PrintState() const  {MatrixArbiter::PrintState49,1954
void MatrixArbiter::UpdateState() {UpdateState60,2203
void MatrixArbiter::UpdateState() {MatrixArbiter::UpdateState60,2203
void MatrixArbiter::AddRequest( int input, int id, int pri )AddRequest72,2459
void MatrixArbiter::AddRequest( int input, int id, int pri )MatrixArbiter::AddRequest72,2459
int MatrixArbiter::Arbitrate( int* id, int* pri ) {Arbitrate78,2585
int MatrixArbiter::Arbitrate( int* id, int* pri ) {MatrixArbiter::Arbitrate78,2585
void MatrixArbiter::Clear()Clear117,3354
void MatrixArbiter::Clear()MatrixArbiter::Clear117,3354

intersim2/arbiters/matrix_arb.hpp,1167
#define _MATRIX_ARB_HPP__MATRIX_ARB_HPP_35,1616
class MatrixArbiter : public Arbiter {MatrixArbiter43,1707
  vector<vector<int> > _matrix ;_matrix46,1768
  vector<vector<int> > _matrix ;MatrixArbiter::_matrix46,1768
  int  _last_req ;_last_req48,1802
  int  _last_req ;MatrixArbiter::_last_req48,1802
  MatrixArbiter( Module *parent, const string &name, int size ) ;MatrixArbiter53,1849
  MatrixArbiter( Module *parent, const string &name, int size ) ;MatrixArbiter::MatrixArbiter53,1849
  virtual void PrintState() const ;PrintState56,1962
  virtual void PrintState() const ;MatrixArbiter::PrintState56,1962
  virtual void UpdateState() ; UpdateState59,2062
  virtual void UpdateState() ; MatrixArbiter::UpdateState59,2062
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;Arbitrate63,2220
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;MatrixArbiter::Arbitrate63,2220
  virtual void AddRequest( int input, int id, int pri ) ;AddRequest65,2275
  virtual void AddRequest( int input, int id, int pri ) ;MatrixArbiter::AddRequest65,2275
  virtual void Clear();Clear67,2334
  virtual void Clear();MatrixArbiter::Clear67,2334

intersim2/arbiters/prio_arb.hpp,1621
#define _PRIO_ARB_HPP__PRIO_ARB_HPP_29,1430
class PriorityArbiter : public Module {PriorityArbiter36,1522
  int _rr_ptr;_rr_ptr37,1562
  int _rr_ptr;PriorityArbiter::_rr_ptr37,1562
  const int _inputs;_inputs40,1589
  const int _inputs;PriorityArbiter::_inputs40,1589
  struct sRequest {sRequest42,1611
  struct sRequest {PriorityArbiter::sRequest42,1611
    int in;in43,1631
    int in;PriorityArbiter::sRequest::in43,1631
    int label;label44,1643
    int label;PriorityArbiter::sRequest::label44,1643
    int pri;pri45,1658
    int pri;PriorityArbiter::sRequest::pri45,1658
  list<sRequest> _requests;_requests48,1677
  list<sRequest> _requests;PriorityArbiter::_requests48,1677
  int _match;_match50,1706
  int _match;PriorityArbiter::_match50,1706
  PriorityArbiter( const Configuration &config,PriorityArbiter53,1729
  PriorityArbiter( const Configuration &config,PriorityArbiter::PriorityArbiter53,1729
  void Clear( );Clear57,1838
  void Clear( );PriorityArbiter::Clear57,1838
  void AddRequest( int in, int label = 0, int pri = 0 );AddRequest59,1856
  void AddRequest( int in, int label = 0, int pri = 0 );PriorityArbiter::AddRequest59,1856
  void RemoveRequest( int in, int label = 0 );RemoveRequest60,1913
  void RemoveRequest( int in, int label = 0 );PriorityArbiter::RemoveRequest60,1913
  int Match( ) const;Match62,1961
  int Match( ) const;PriorityArbiter::Match62,1961
  void Arbitrate( );Arbitrate64,1984
  void Arbitrate( );PriorityArbiter::Arbitrate64,1984
  void Update( );Update65,2005
  void Update( );PriorityArbiter::Update65,2005

intersim2/arbiters/roundrobin_arb.cpp,972
RoundRobinArbiter::RoundRobinArbiter( Module *parent, const string &name,RoundRobinArbiter40,1695
RoundRobinArbiter::RoundRobinArbiter( Module *parent, const string &name,RoundRobinArbiter::RoundRobinArbiter40,1695
void RoundRobinArbiter::PrintState() const  {PrintState45,1845
void RoundRobinArbiter::PrintState() const  {RoundRobinArbiter::PrintState45,1845
void RoundRobinArbiter::UpdateState() {UpdateState50,1995
void RoundRobinArbiter::UpdateState() {RoundRobinArbiter::UpdateState50,1995
void RoundRobinArbiter::AddRequest( int input, int id, int pri )AddRequest56,2151
void RoundRobinArbiter::AddRequest( int input, int id, int pri )RoundRobinArbiter::AddRequest56,2151
int RoundRobinArbiter::Arbitrate( int* id, int* pri ) {Arbitrate68,2490
int RoundRobinArbiter::Arbitrate( int* id, int* pri ) {RoundRobinArbiter::Arbitrate68,2490
void RoundRobinArbiter::Clear()Clear75,2620
void RoundRobinArbiter::Clear()RoundRobinArbiter::Clear75,2620

intersim2/arbiters/tree_arb.cpp,957
TreeArbiter::TreeArbiter( Module *parent, const string &name,TreeArbiter40,1665
TreeArbiter::TreeArbiter( Module *parent, const string &name,TreeArbiter::TreeArbiter40,1665
TreeArbiter::~TreeArbiter() {~TreeArbiter55,2238
TreeArbiter::~TreeArbiter() {TreeArbiter::~TreeArbiter55,2238
void TreeArbiter::PrintState() const  {PrintState62,2389
void TreeArbiter::PrintState() const  {TreeArbiter::PrintState62,2389
void TreeArbiter::UpdateState() {UpdateState71,2651
void TreeArbiter::UpdateState() {TreeArbiter::UpdateState71,2651
void TreeArbiter::AddRequest( int input, int id, int pri )AddRequest80,2928
void TreeArbiter::AddRequest( int input, int id, int pri )TreeArbiter::AddRequest80,2928
int TreeArbiter::Arbitrate( int* id, int* pri ) {Arbitrate88,3178
int TreeArbiter::Arbitrate( int* id, int* pri ) {TreeArbiter::Arbitrate88,3178
void TreeArbiter::Clear()Clear108,3868
void TreeArbiter::Clear()TreeArbiter::Clear108,3868

intersim2/arbiters/prio_arb.cpp,1009
PriorityArbiter::PriorityArbiter( const Configuration &config,PriorityArbiter34,1476
PriorityArbiter::PriorityArbiter( const Configuration &config,PriorityArbiter::PriorityArbiter34,1476
void PriorityArbiter::Clear( )Clear42,1663
void PriorityArbiter::Clear( )PriorityArbiter::Clear42,1663
void PriorityArbiter::AddRequest( int in, int label, int pri )AddRequest47,1721
void PriorityArbiter::AddRequest( int in, int label, int pri )PriorityArbiter::AddRequest47,1721
void PriorityArbiter::RemoveRequest( int in, int label )RemoveRequest85,2495
void PriorityArbiter::RemoveRequest( int in, int label )PriorityArbiter::RemoveRequest85,2495
int PriorityArbiter::Match( ) constMatch99,2816
int PriorityArbiter::Match( ) constPriorityArbiter::Match99,2816
void PriorityArbiter::Arbitrate( )Arbitrate104,2874
void PriorityArbiter::Arbitrate( )PriorityArbiter::Arbitrate104,2874
void PriorityArbiter::Update( )Update157,4026
void PriorityArbiter::Update( )PriorityArbiter::Update157,4026

intersim2/arbiters/roundrobin_arb.hpp,1355
#define _ROUNDROBIN_HPP__ROUNDROBIN_HPP_35,1629
class RoundRobinArbiter : public Arbiter {RoundRobinArbiter39,1679
  int  _pointer ;_pointer42,1745
  int  _pointer ;RoundRobinArbiter::_pointer42,1745
  RoundRobinArbiter( Module *parent, const string &name, int size ) ;RoundRobinArbiter47,1791
  RoundRobinArbiter( Module *parent, const string &name, int size ) ;RoundRobinArbiter::RoundRobinArbiter47,1791
  virtual void PrintState() const ;PrintState50,1908
  virtual void PrintState() const ;RoundRobinArbiter::PrintState50,1908
  virtual void UpdateState() ; UpdateState53,2008
  virtual void UpdateState() ; RoundRobinArbiter::UpdateState53,2008
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;Arbitrate57,2166
  virtual int Arbitrate( int* id = 0, int* pri = 0) ;RoundRobinArbiter::Arbitrate57,2166
  virtual void AddRequest( int input, int id, int pri ) ;AddRequest59,2221
  virtual void AddRequest( int input, int id, int pri ) ;RoundRobinArbiter::AddRequest59,2221
  virtual void Clear();Clear61,2280
  virtual void Clear();RoundRobinArbiter::Clear61,2280
  static inline bool Supersedes(int input1, int pri1, int input2, int pri2, int offset, int size)Supersedes63,2305
  static inline bool Supersedes(int input1, int pri1, int input2, int pri2, int offset, int size)RoundRobinArbiter::Supersedes63,2305

intersim2/arbiters/arbiter.cpp,721
Arbiter::Arbiter( Module *parent, const string &name, int size )Arbiter44,1785
Arbiter::Arbiter( Module *parent, const string &name, int size )Arbiter::Arbiter44,1785
void Arbiter::AddRequest( int input, int id, int pri )AddRequest54,2086
void Arbiter::AddRequest( int input, int id, int pri )Arbiter::AddRequest54,2086
int Arbiter::Arbitrate( int* id, int* pri )Arbitrate65,2332
int Arbiter::Arbitrate( int* id, int* pri )Arbiter::Arbitrate65,2332
void Arbiter::Clear()Clear79,2589
void Arbiter::Clear()Arbiter::Clear79,2589
Arbiter *Arbiter::NewArbiter( Module *parent, const string& name,NewArbiter91,2792
Arbiter *Arbiter::NewArbiter( Module *parent, const string& name,Arbiter::NewArbiter91,2792

intersim2/arbiters/arbiter.hpp,1998
#define _ARBITER_HPP__ARBITER_HPP_35,1642
class Arbiter : public Module {Arbiter41,1707
    bool valid ;valid46,1772
    bool valid ;Arbiter::__anon33::valid46,1772
    int id ;id47,1789
    int id ;Arbiter::__anon33::id47,1789
    int pri ;pri48,1802
    int pri ;Arbiter::__anon33::pri48,1802
  } entry_t ;entry_t49,1816
  } entry_t ;Arbiter::entry_t49,1816
  vector<entry_t> _request ;_request51,1833
  vector<entry_t> _request ;Arbiter::_request51,1833
  int  _size ;_size52,1862
  int  _size ;Arbiter::_size52,1862
  int  _selected ;_selected54,1878
  int  _selected ;Arbiter::_selected54,1878
  int _highest_pri;_highest_pri55,1897
  int _highest_pri;Arbiter::_highest_pri55,1897
  int _best_input;_best_input56,1917
  int _best_input;Arbiter::_best_input56,1917
  int  _num_reqs ;_num_reqs59,1945
  int  _num_reqs ;Arbiter::_num_reqs59,1945
  Arbiter( Module *parent, const string &name, int size ) ;Arbiter61,1982
  Arbiter( Module *parent, const string &name, int size ) ;Arbiter::Arbiter61,1982
  virtual void PrintState() const = 0 ;PrintState64,2091
  virtual void PrintState() const = 0 ;Arbiter::PrintState64,2091
  virtual void AddRequest( int input, int id, int pri ) ;AddRequest67,2169
  virtual void AddRequest( int input, int id, int pri ) ;Arbiter::AddRequest67,2169
  virtual void UpdateState() = 0 ; UpdateState70,2289
  virtual void UpdateState() = 0 ; Arbiter::UpdateState70,2289
  virtual int Arbitrate( int* id = 0, int* pri = 0 ) ;Arbitrate74,2451
  virtual int Arbitrate( int* id = 0, int* pri = 0 ) ;Arbiter::Arbitrate74,2451
  virtual void Clear();Clear76,2507
  virtual void Clear();Arbiter::Clear76,2507
  inline int LastWinner() const {LastWinner78,2532
  inline int LastWinner() const {Arbiter::LastWinner78,2532
  static Arbiter *NewArbiter( Module *parent, const string &name,NewArbiter82,2593
  static Arbiter *NewArbiter( Module *parent, const string &name,Arbiter::NewArbiter82,2593

intersim2/traffic.hpp,9028
#define _TRAFFIC_HPP__TRAFFIC_HPP_29,1428
class TrafficPattern {TrafficPattern37,1535
  int _nodes;_nodes39,1569
  int _nodes;TrafficPattern::_nodes39,1569
  TrafficPattern(int nodes);TrafficPattern40,1583
  TrafficPattern(int nodes);TrafficPattern::TrafficPattern40,1583
  virtual ~TrafficPattern() {}~TrafficPattern42,1620
  virtual ~TrafficPattern() {}TrafficPattern::~TrafficPattern42,1620
  virtual void reset();reset43,1651
  virtual void reset();TrafficPattern::reset43,1651
  virtual int dest(int source) = 0;dest44,1675
  virtual int dest(int source) = 0;TrafficPattern::dest44,1675
  static TrafficPattern * New(string const & pattern, int nodes, New45,1711
  static TrafficPattern * New(string const & pattern, int nodes, TrafficPattern::New45,1711
class PermutationTrafficPattern : public TrafficPattern {PermutationTrafficPattern49,1834
  PermutationTrafficPattern(int nodes);PermutationTrafficPattern51,1903
  PermutationTrafficPattern(int nodes);PermutationTrafficPattern::PermutationTrafficPattern51,1903
class BitPermutationTrafficPattern : public PermutationTrafficPattern {BitPermutationTrafficPattern54,1947
  BitPermutationTrafficPattern(int nodes);BitPermutationTrafficPattern56,2030
  BitPermutationTrafficPattern(int nodes);BitPermutationTrafficPattern::BitPermutationTrafficPattern56,2030
class BitCompTrafficPattern : public BitPermutationTrafficPattern {BitCompTrafficPattern59,2077
  BitCompTrafficPattern(int nodes);BitCompTrafficPattern61,2153
  BitCompTrafficPattern(int nodes);BitCompTrafficPattern::BitCompTrafficPattern61,2153
  virtual int dest(int source);dest62,2189
  virtual int dest(int source);BitCompTrafficPattern::dest62,2189
class TransposeTrafficPattern : public BitPermutationTrafficPattern {TransposeTrafficPattern65,2225
  int _shift;_shift67,2306
  int _shift;TransposeTrafficPattern::_shift67,2306
  TransposeTrafficPattern(int nodes);TransposeTrafficPattern69,2328
  TransposeTrafficPattern(int nodes);TransposeTrafficPattern::TransposeTrafficPattern69,2328
  virtual int dest(int source);dest70,2366
  virtual int dest(int source);TransposeTrafficPattern::dest70,2366
class BitRevTrafficPattern : public BitPermutationTrafficPattern {BitRevTrafficPattern73,2402
  BitRevTrafficPattern(int nodes);BitRevTrafficPattern75,2477
  BitRevTrafficPattern(int nodes);BitRevTrafficPattern::BitRevTrafficPattern75,2477
  virtual int dest(int source);dest76,2512
  virtual int dest(int source);BitRevTrafficPattern::dest76,2512
class ShuffleTrafficPattern : public BitPermutationTrafficPattern {ShuffleTrafficPattern79,2548
  ShuffleTrafficPattern(int nodes);ShuffleTrafficPattern81,2624
  ShuffleTrafficPattern(int nodes);ShuffleTrafficPattern::ShuffleTrafficPattern81,2624
  virtual int dest(int source);dest82,2660
  virtual int dest(int source);ShuffleTrafficPattern::dest82,2660
class DigitPermutationTrafficPattern : public PermutationTrafficPattern {DigitPermutationTrafficPattern85,2696
  int _k;_k87,2781
  int _k;DigitPermutationTrafficPattern::_k87,2781
  int _n;_n88,2791
  int _n;DigitPermutationTrafficPattern::_n88,2791
  int _xr;_xr89,2801
  int _xr;DigitPermutationTrafficPattern::_xr89,2801
  DigitPermutationTrafficPattern(int nodes, int k, int n, int xr = 1);DigitPermutationTrafficPattern90,2812
  DigitPermutationTrafficPattern(int nodes, int k, int n, int xr = 1);DigitPermutationTrafficPattern::DigitPermutationTrafficPattern90,2812
class TornadoTrafficPattern : public DigitPermutationTrafficPattern {TornadoTrafficPattern93,2887
  TornadoTrafficPattern(int nodes, int k, int n, int xr = 1);TornadoTrafficPattern95,2965
  TornadoTrafficPattern(int nodes, int k, int n, int xr = 1);TornadoTrafficPattern::TornadoTrafficPattern95,2965
  virtual int dest(int source);dest96,3027
  virtual int dest(int source);TornadoTrafficPattern::dest96,3027
class NeighborTrafficPattern : public DigitPermutationTrafficPattern {NeighborTrafficPattern99,3063
  NeighborTrafficPattern(int nodes, int k, int n, int xr = 1);NeighborTrafficPattern101,3142
  NeighborTrafficPattern(int nodes, int k, int n, int xr = 1);NeighborTrafficPattern::NeighborTrafficPattern101,3142
  virtual int dest(int source);dest102,3205
  virtual int dest(int source);NeighborTrafficPattern::dest102,3205
class RandomPermutationTrafficPattern : public TrafficPattern {RandomPermutationTrafficPattern105,3241
  vector<int> _dest;_dest107,3314
  vector<int> _dest;RandomPermutationTrafficPattern::_dest107,3314
  inline void randomize(int seed);randomize108,3335
  inline void randomize(int seed);RandomPermutationTrafficPattern::randomize108,3335
  RandomPermutationTrafficPattern(int nodes, int seed);RandomPermutationTrafficPattern110,3378
  RandomPermutationTrafficPattern(int nodes, int seed);RandomPermutationTrafficPattern::RandomPermutationTrafficPattern110,3378
  virtual int dest(int source);dest111,3434
  virtual int dest(int source);RandomPermutationTrafficPattern::dest111,3434
class RandomTrafficPattern : public TrafficPattern {RandomTrafficPattern114,3470
  RandomTrafficPattern(int nodes);RandomTrafficPattern116,3534
  RandomTrafficPattern(int nodes);RandomTrafficPattern::RandomTrafficPattern116,3534
class UniformRandomTrafficPattern : public RandomTrafficPattern {UniformRandomTrafficPattern119,3573
  UniformRandomTrafficPattern(int nodes);UniformRandomTrafficPattern121,3647
  UniformRandomTrafficPattern(int nodes);UniformRandomTrafficPattern::UniformRandomTrafficPattern121,3647
  virtual int dest(int source);dest122,3689
  virtual int dest(int source);UniformRandomTrafficPattern::dest122,3689
class UniformBackgroundTrafficPattern : public RandomTrafficPattern {UniformBackgroundTrafficPattern125,3725
  set<int> _excluded;_excluded127,3804
  set<int> _excluded;UniformBackgroundTrafficPattern::_excluded127,3804
  UniformBackgroundTrafficPattern(int nodes, vector<int> excluded_nodes);UniformBackgroundTrafficPattern129,3834
  UniformBackgroundTrafficPattern(int nodes, vector<int> excluded_nodes);UniformBackgroundTrafficPattern::UniformBackgroundTrafficPattern129,3834
  virtual int dest(int source);dest130,3908
  virtual int dest(int source);UniformBackgroundTrafficPattern::dest130,3908
class DiagonalTrafficPattern : public RandomTrafficPattern {DiagonalTrafficPattern133,3944
  DiagonalTrafficPattern(int nodes);DiagonalTrafficPattern135,4013
  DiagonalTrafficPattern(int nodes);DiagonalTrafficPattern::DiagonalTrafficPattern135,4013
  virtual int dest(int source);dest136,4050
  virtual int dest(int source);DiagonalTrafficPattern::dest136,4050
class AsymmetricTrafficPattern : public RandomTrafficPattern {AsymmetricTrafficPattern139,4086
  AsymmetricTrafficPattern(int nodes);AsymmetricTrafficPattern141,4157
  AsymmetricTrafficPattern(int nodes);AsymmetricTrafficPattern::AsymmetricTrafficPattern141,4157
  virtual int dest(int source);dest142,4196
  virtual int dest(int source);AsymmetricTrafficPattern::dest142,4196
class Taper64TrafficPattern : public RandomTrafficPattern {Taper64TrafficPattern145,4232
  Taper64TrafficPattern(int nodes);Taper64TrafficPattern147,4300
  Taper64TrafficPattern(int nodes);Taper64TrafficPattern::Taper64TrafficPattern147,4300
  virtual int dest(int source);dest148,4336
  virtual int dest(int source);Taper64TrafficPattern::dest148,4336
class BadPermDFlyTrafficPattern : public DigitPermutationTrafficPattern {BadPermDFlyTrafficPattern151,4372
  BadPermDFlyTrafficPattern(int nodes, int k, int n);BadPermDFlyTrafficPattern153,4454
  BadPermDFlyTrafficPattern(int nodes, int k, int n);BadPermDFlyTrafficPattern::BadPermDFlyTrafficPattern153,4454
  virtual int dest(int source);dest154,4508
  virtual int dest(int source);BadPermDFlyTrafficPattern::dest154,4508
class BadPermYarcTrafficPattern : public DigitPermutationTrafficPattern {BadPermYarcTrafficPattern157,4544
  BadPermYarcTrafficPattern(int nodes, int k, int n, int xr = 1);BadPermYarcTrafficPattern159,4626
  BadPermYarcTrafficPattern(int nodes, int k, int n, int xr = 1);BadPermYarcTrafficPattern::BadPermYarcTrafficPattern159,4626
  virtual int dest(int source);dest160,4692
  virtual int dest(int source);BadPermYarcTrafficPattern::dest160,4692
class HotSpotTrafficPattern : public TrafficPattern {HotSpotTrafficPattern163,4728
  vector<int> _hotspots;_hotspots165,4791
  vector<int> _hotspots;HotSpotTrafficPattern::_hotspots165,4791
  vector<int> _rates;_rates166,4816
  vector<int> _rates;HotSpotTrafficPattern::_rates166,4816
  int _max_val;_max_val167,4838
  int _max_val;HotSpotTrafficPattern::_max_val167,4838
  HotSpotTrafficPattern(int nodes, vector<int> hotspots, HotSpotTrafficPattern169,4862
  HotSpotTrafficPattern(int nodes, vector<int> hotspots, HotSpotTrafficPattern::HotSpotTrafficPattern169,4862
  virtual int dest(int source);dest171,4959
  virtual int dest(int source);HotSpotTrafficPattern::dest171,4959

intersim2/stats.hpp,2299
#define _STATS_HPP__STATS_HPP_29,1424
class Stats : public Module {Stats33,1468
  int    _num_samples;_num_samples34,1498
  int    _num_samples;Stats::_num_samples34,1498
  double _sample_sum;_sample_sum35,1521
  double _sample_sum;Stats::_sample_sum35,1521
  double _sample_squared_sum;_sample_squared_sum36,1543
  double _sample_squared_sum;Stats::_sample_squared_sum36,1543
  double _min;_min39,1591
  double _min;Stats::_min39,1591
  double _max;_max40,1606
  double _max;Stats::_max40,1606
  int    _num_bins;_num_bins42,1622
  int    _num_bins;Stats::_num_bins42,1622
  double _bin_size;_bin_size43,1642
  double _bin_size;Stats::_bin_size43,1642
  vector<int> _hist;_hist45,1663
  vector<int> _hist;Stats::_hist45,1663
  Stats( Module *parent, const string &name,Stats48,1693
  Stats( Module *parent, const string &name,Stats::Stats48,1693
  void Clear( );Clear51,1785
  void Clear( );Stats::Clear51,1785
  double Average( ) const;Average53,1803
  double Average( ) const;Stats::Average53,1803
  double Variance( ) const;Variance54,1830
  double Variance( ) const;Stats::Variance54,1830
  double Max( ) const;Max55,1858
  double Max( ) const;Stats::Max55,1858
  double Min( ) const;Min56,1881
  double Min( ) const;Stats::Min56,1881
  double Sum( ) const;Sum57,1904
  double Sum( ) const;Stats::Sum57,1904
  double SquaredSum( ) const;SquaredSum58,1927
  double SquaredSum( ) const;Stats::SquaredSum58,1927
  int    NumSamples( ) const;NumSamples59,1957
  int    NumSamples( ) const;Stats::NumSamples59,1957
  void AddSample( double val );AddSample61,1988
  void AddSample( double val );Stats::AddSample61,1988
  inline void AddSample( int val ) {AddSample62,2020
  inline void AddSample( int val ) {Stats::AddSample62,2020
  int GetBin(int b){ return _hist[b];}GetBin66,2092
  int GetBin(int b){ return _hist[b];}Stats::GetBin66,2092
  void Display( ostream & os = cout ) const;Display68,2132
  void Display( ostream & os = cout ) const;Stats::Display68,2132
  friend ostream & operator<<(ostream & os, const Stats & s);operator <<70,2178
  friend ostream & operator<<(ostream & os, const Stats & s);Stats::operator <<70,2178
ostream & operator<<(ostream & os, const Stats & s);operator <<74,2245

intersim2/interconnect_interface.hpp,7963
#define _INTERCONNECT_INTERFACE_HPP__INTERCONNECT_INTERFACE_HPP_29,1666
class InterconnectInterface {InterconnectInterface47,2055
  InterconnectInterface();InterconnectInterface49,2093
  InterconnectInterface();InterconnectInterface::InterconnectInterface49,2093
  virtual ~InterconnectInterface();~InterconnectInterface50,2120
  virtual ~InterconnectInterface();InterconnectInterface::~InterconnectInterface50,2120
  static InterconnectInterface* New(const char* const config_file);New51,2156
  static InterconnectInterface* New(const char* const config_file);InterconnectInterface::New51,2156
  virtual void CreateInterconnect(unsigned n_shader,  unsigned n_mem);CreateInterconnect52,2224
  virtual void CreateInterconnect(unsigned n_shader,  unsigned n_mem);InterconnectInterface::CreateInterconnect52,2224
  virtual void Init();Init55,2322
  virtual void Init();InterconnectInterface::Init55,2322
  virtual void Push(unsigned input_deviceID, unsigned output_deviceID, void* data, unsigned int size);Push56,2345
  virtual void Push(unsigned input_deviceID, unsigned output_deviceID, void* data, unsigned int size);InterconnectInterface::Push56,2345
  virtual void* Pop(unsigned ouput_deviceID);Pop57,2448
  virtual void* Pop(unsigned ouput_deviceID);InterconnectInterface::Pop57,2448
  virtual void Advance();Advance58,2494
  virtual void Advance();InterconnectInterface::Advance58,2494
  virtual bool Busy() const;Busy59,2520
  virtual bool Busy() const;InterconnectInterface::Busy59,2520
  virtual bool HasBuffer(unsigned deviceID, unsigned int size) const;HasBuffer60,2549
  virtual bool HasBuffer(unsigned deviceID, unsigned int size) const;InterconnectInterface::HasBuffer60,2549
  virtual void DisplayStats() const;DisplayStats61,2619
  virtual void DisplayStats() const;InterconnectInterface::DisplayStats61,2619
  virtual void DisplayOverallStats() const;DisplayOverallStats62,2656
  virtual void DisplayOverallStats() const;InterconnectInterface::DisplayOverallStats62,2656
  unsigned GetFlitSize() const;GetFlitSize63,2700
  unsigned GetFlitSize() const;InterconnectInterface::GetFlitSize63,2700
  virtual void DisplayState(FILE* fp) const;DisplayState65,2735
  virtual void DisplayState(FILE* fp) const;InterconnectInterface::DisplayState65,2735
  void WriteOutBuffer( int subnet, int output, Flit* flit );WriteOutBuffer68,2810
  void WriteOutBuffer( int subnet, int output, Flit* flit );InterconnectInterface::WriteOutBuffer68,2810
  void Transfer2BoundaryBuffer(int subnet, int output);Transfer2BoundaryBuffer69,2871
  void Transfer2BoundaryBuffer(int subnet, int output);InterconnectInterface::Transfer2BoundaryBuffer69,2871
  int GetIcntTime() const;GetIcntTime71,2930
  int GetIcntTime() const;InterconnectInterface::GetIcntTime71,2930
  Stats* GetIcntStats(const string & name) const;GetIcntStats73,2960
  Stats* GetIcntStats(const string & name) const;InterconnectInterface::GetIcntStats73,2960
  Flit* GetEjectedFlit(int subnet, int node);GetEjectedFlit75,3013
  Flit* GetEjectedFlit(int subnet, int node);InterconnectInterface::GetEjectedFlit75,3013
  class _BoundaryBufferItem {_BoundaryBufferItem79,3076
  class _BoundaryBufferItem {InterconnectInterface::_BoundaryBufferItem79,3076
    _BoundaryBufferItem():_packet_n(0) {}_BoundaryBufferItem81,3116
    _BoundaryBufferItem():_packet_n(0) {}InterconnectInterface::_BoundaryBufferItem::_BoundaryBufferItem81,3116
    inline unsigned Size(void) const { return _buffer.size(); }Size82,3158
    inline unsigned Size(void) const { return _buffer.size(); }InterconnectInterface::_BoundaryBufferItem::Size82,3158
    inline bool HasPacket() const { return _packet_n; }HasPacket83,3222
    inline bool HasPacket() const { return _packet_n; }InterconnectInterface::_BoundaryBufferItem::HasPacket83,3222
    void* PopPacket();PopPacket84,3278
    void* PopPacket();InterconnectInterface::_BoundaryBufferItem::PopPacket84,3278
    void* TopPacket() const;TopPacket85,3301
    void* TopPacket() const;InterconnectInterface::_BoundaryBufferItem::TopPacket85,3301
    void PushFlitData(void* data,bool is_tail);PushFlitData86,3330
    void PushFlitData(void* data,bool is_tail);InterconnectInterface::_BoundaryBufferItem::PushFlitData86,3330
    queue<void *> _buffer;_buffer89,3394
    queue<void *> _buffer;InterconnectInterface::_BoundaryBufferItem::_buffer89,3394
    queue<bool> _tail_flag;_tail_flag90,3421
    queue<bool> _tail_flag;InterconnectInterface::_BoundaryBufferItem::_tail_flag90,3421
    int _packet_n;_packet_n91,3449
    int _packet_n;InterconnectInterface::_BoundaryBufferItem::_packet_n91,3449
  typedef queue<Flit*> _EjectionBufferItem;_EjectionBufferItem93,3473
  typedef queue<Flit*> _EjectionBufferItem;InterconnectInterface::_EjectionBufferItem93,3473
  void _CreateBuffer( );_CreateBuffer95,3520
  void _CreateBuffer( );InterconnectInterface::_CreateBuffer95,3520
  void _CreateNodeMap(unsigned n_shader, unsigned n_mem, unsigned n_node, int use_map);_CreateNodeMap96,3545
  void _CreateNodeMap(unsigned n_shader, unsigned n_mem, unsigned n_node, int use_map);InterconnectInterface::_CreateNodeMap96,3545
  void _DisplayMap(int dim,int count);_DisplayMap97,3633
  void _DisplayMap(int dim,int count);InterconnectInterface::_DisplayMap97,3633
  vector<vector<vector<_BoundaryBufferItem> > > _boundary_buffer;_boundary_buffer100,3708
  vector<vector<vector<_BoundaryBufferItem> > > _boundary_buffer;InterconnectInterface::_boundary_buffer100,3708
  unsigned int _boundary_buffer_capacity;_boundary_buffer_capacity101,3774
  unsigned int _boundary_buffer_capacity;InterconnectInterface::_boundary_buffer_capacity101,3774
  vector<vector<vector<_EjectionBufferItem> > > _ejection_buffer;_ejection_buffer103,3849
  vector<vector<vector<_EjectionBufferItem> > > _ejection_buffer;InterconnectInterface::_ejection_buffer103,3849
  vector<vector<queue<Flit* > > > _ejected_flit_queue;_ejected_flit_queue105,3942
  vector<vector<queue<Flit* > > > _ejected_flit_queue;InterconnectInterface::_ejected_flit_queue105,3942
  unsigned int _ejection_buffer_capacity;_ejection_buffer_capacity107,4000
  unsigned int _ejection_buffer_capacity;InterconnectInterface::_ejection_buffer_capacity107,4000
  unsigned int _input_buffer_capacity;_input_buffer_capacity108,4042
  unsigned int _input_buffer_capacity;InterconnectInterface::_input_buffer_capacity108,4042
  vector<vector<int> > _round_robin_turn; //keep track of _boundary_buffer last used in icnt_pop_round_robin_turn110,4084
  vector<vector<int> > _round_robin_turn; //keep track of _boundary_buffer last used in icnt_popInterconnectInterface::_round_robin_turn110,4084
  GPUTrafficManager* _traffic_manager;_traffic_manager112,4184
  GPUTrafficManager* _traffic_manager;InterconnectInterface::_traffic_manager112,4184
  unsigned _flit_size;_flit_size113,4223
  unsigned _flit_size;InterconnectInterface::_flit_size113,4223
  IntersimConfig* _icnt_config;_icnt_config114,4246
  IntersimConfig* _icnt_config;InterconnectInterface::_icnt_config114,4246
  unsigned _n_shader, _n_mem;_n_shader115,4278
  unsigned _n_shader, _n_mem;InterconnectInterface::_n_shader115,4278
  unsigned _n_shader, _n_mem;_n_mem115,4278
  unsigned _n_shader, _n_mem;InterconnectInterface::_n_mem115,4278
  vector<Network *> _net;_net116,4308
  vector<Network *> _net;InterconnectInterface::_net116,4308
  int _vcs;_vcs117,4334
  int _vcs;InterconnectInterface::_vcs117,4334
  int _subnets;_subnets118,4346
  int _subnets;InterconnectInterface::_subnets118,4346
  map<unsigned, unsigned> _node_map;_node_map123,4557
  map<unsigned, unsigned> _node_map;InterconnectInterface::_node_map123,4557
  map<unsigned, unsigned> _reverse_node_map;_reverse_node_map126,4624
  map<unsigned, unsigned> _reverse_node_map;InterconnectInterface::_reverse_node_map126,4624

intersim2/module.hpp,1556
#define _MODULE_HPP__MODULE_HPP_29,1426
class Module {Module37,1529
  string _name;_name39,1553
  string _name;Module::_name39,1553
  string _fullname;_fullname40,1569
  string _fullname;Module::_fullname40,1569
  vector<Module *> _children;_children42,1590
  vector<Module *> _children;Module::_children42,1590
  void _AddChild( Module *child );_AddChild45,1632
  void _AddChild( Module *child );Module::_AddChild45,1632
  Module( Module *parent, const string& name );Module48,1676
  Module( Module *parent, const string& name );Module::Module48,1676
  virtual ~Module( ) { }~Module49,1724
  virtual ~Module( ) { }Module::~Module49,1724
  inline const string & Name() const { return _name; }Name51,1752
  inline const string & Name() const { return _name; }Module::Name51,1752
  inline const string & FullName() const { return _fullname; }FullName52,1807
  inline const string & FullName() const { return _fullname; }Module::FullName52,1807
  void DisplayHierarchy( int level = 0, ostream & os = cout ) const;DisplayHierarchy54,1871
  void DisplayHierarchy( int level = 0, ostream & os = cout ) const;Module::DisplayHierarchy54,1871
  void Error( const string& msg ) const;Error56,1941
  void Error( const string& msg ) const;Module::Error56,1941
  void Debug( const string& msg ) const;Debug57,1982
  void Debug( const string& msg ) const;Module::Debug57,1982
  virtual void Display( ostream & os = cout ) const;Display59,2024
  virtual void Display( ostream & os = cout ) const;Module::Display59,2024

intersim2/config.y,147
commands : commands commandcommands28,450
command : STR '=' STR ';'   { config_assign_string( $1, $3 ); free( $1 ); free( $3 ); }command32,500

intersim2/routers/iq_router.cpp,4498
IQRouter::IQRouter( Configuration const & config, Module *parent, IQRouter50,1852
IQRouter::IQRouter( Configuration const & config, Module *parent, IQRouter::IQRouter50,1852
IQRouter::~IQRouter( )~IQRouter183,6416
IQRouter::~IQRouter( )IQRouter::~IQRouter183,6416
void IQRouter::AddOutputChannel(FlitChannel * channel, CreditChannel * backchannel)AddOutputChannel211,7005
void IQRouter::AddOutputChannel(FlitChannel * channel, CreditChannel * backchannel)IQRouter::AddOutputChannel211,7005
void IQRouter::ReadInputs( )ReadInputs219,7463
void IQRouter::ReadInputs( )IQRouter::ReadInputs219,7463
void IQRouter::_InternalStep( )_InternalStep226,7628
void IQRouter::_InternalStep( )IQRouter::_InternalStep226,7628
void IQRouter::WriteOutputs( )WriteOutputs285,8892
void IQRouter::WriteOutputs( )IQRouter::WriteOutputs285,8892
bool IQRouter::_ReceiveFlits( )_ReceiveFlits296,9143
bool IQRouter::_ReceiveFlits( )IQRouter::_ReceiveFlits296,9143
bool IQRouter::_ReceiveCredits( )_ReceiveCredits320,9680
bool IQRouter::_ReceiveCredits( )IQRouter::_ReceiveCredits320,9680
void IQRouter::_InputQueuing( )_InputQueuing339,10203
void IQRouter::_InputQueuing( )IQRouter::_InputQueuing339,10203
void IQRouter::_RouteEvaluate( )_RouteEvaluate461,13670
void IQRouter::_RouteEvaluate( )IQRouter::_RouteEvaluate461,13670
void IQRouter::_RouteUpdate( )_RouteUpdate499,14623
void IQRouter::_RouteUpdate( )IQRouter::_RouteUpdate499,14623
void IQRouter::_VCAllocEvaluate( )_VCAllocEvaluate553,16108
void IQRouter::_VCAllocEvaluate( )IQRouter::_VCAllocEvaluate553,16108
void IQRouter::_VCAllocUpdate( )_VCAllocUpdate840,24595
void IQRouter::_VCAllocUpdate( )IQRouter::_VCAllocUpdate840,24595
void IQRouter::_SWHoldEvaluate( )_SWHoldEvaluate931,27251
void IQRouter::_SWHoldEvaluate( )IQRouter::_SWHoldEvaluate931,27251
void IQRouter::_SWHoldUpdate( )_SWHoldUpdate1005,29668
void IQRouter::_SWHoldUpdate( )IQRouter::_SWHoldUpdate1005,29668
bool IQRouter::_SWAllocAddReq(int input, int vc, int output)_SWAllocAddReq1224,36916
bool IQRouter::_SWAllocAddReq(int input, int vc, int output)IQRouter::_SWAllocAddReq1224,36916
void IQRouter::_SWAllocEvaluate( )_SWAllocEvaluate1327,40383
void IQRouter::_SWAllocEvaluate( )IQRouter::_SWAllocEvaluate1327,40383
void IQRouter::_SWAllocUpdate( )_SWAllocUpdate1836,57108
void IQRouter::_SWAllocUpdate( )IQRouter::_SWAllocUpdate1836,57108
void IQRouter::_SwitchEvaluate( )_SwitchEvaluate2135,66222
void IQRouter::_SwitchEvaluate( )IQRouter::_SwitchEvaluate2135,66222
void IQRouter::_SwitchUpdate( )_SwitchUpdate2165,67115
void IQRouter::_SwitchUpdate( )IQRouter::_SwitchUpdate2165,67115
void IQRouter::_OutputQueuing( )_OutputQueuing2217,68887
void IQRouter::_OutputQueuing( )IQRouter::_OutputQueuing2217,68887
void IQRouter::_SendFlits( )_SendFlits2239,69471
void IQRouter::_SendFlits( )IQRouter::_SendFlits2239,69471
void IQRouter::_SendCredits( )_SendCredits2264,70102
void IQRouter::_SendCredits( )IQRouter::_SendCredits2264,70102
void IQRouter::Display( ostream & os ) constDisplay2281,70568
void IQRouter::Display( ostream & os ) constIQRouter::Display2281,70568
int IQRouter::GetUsedCredit(int o) constGetUsedCredit2288,70706
int IQRouter::GetUsedCredit(int o) constIQRouter::GetUsedCredit2288,70706
int IQRouter::GetBufferOccupancy(int i) const {GetBufferOccupancy2295,70875
int IQRouter::GetBufferOccupancy(int i) const {IQRouter::GetBufferOccupancy2295,70875
int IQRouter::GetUsedCreditForClass(int output, int cl) constGetUsedCreditForClass2301,71014
int IQRouter::GetUsedCreditForClass(int output, int cl) constIQRouter::GetUsedCreditForClass2301,71014
int IQRouter::GetBufferOccupancyForClass(int input, int cl) constGetBufferOccupancyForClass2308,71229
int IQRouter::GetBufferOccupancyForClass(int input, int cl) constIQRouter::GetBufferOccupancyForClass2308,71229
vector<int> IQRouter::UsedCredits() constUsedCredits2315,71400
vector<int> IQRouter::UsedCredits() constIQRouter::UsedCredits2315,71400
vector<int> IQRouter::FreeCredits() constFreeCredits2326,71641
vector<int> IQRouter::FreeCredits() constIQRouter::FreeCredits2326,71641
vector<int> IQRouter::MaxCredits() constMaxCredits2337,71882
vector<int> IQRouter::MaxCredits() constIQRouter::MaxCredits2337,71882
void IQRouter::_UpdateNOQ(int input, int vc, Flit const * f) {_UpdateNOQ2348,72118
void IQRouter::_UpdateNOQ(int input, int vc, Flit const * f) {IQRouter::_UpdateNOQ2348,72118

intersim2/routers/router.cpp,1896
int const Router::STALL_BUFFER_BUSY = -2;STALL_BUFFER_BUSY52,2171
int const Router::STALL_BUFFER_BUSY = -2;Router::STALL_BUFFER_BUSY52,2171
int const Router::STALL_BUFFER_CONFLICT = -3;STALL_BUFFER_CONFLICT53,2213
int const Router::STALL_BUFFER_CONFLICT = -3;Router::STALL_BUFFER_CONFLICT53,2213
int const Router::STALL_BUFFER_FULL = -4;STALL_BUFFER_FULL54,2259
int const Router::STALL_BUFFER_FULL = -4;Router::STALL_BUFFER_FULL54,2259
int const Router::STALL_BUFFER_RESERVED = -5;STALL_BUFFER_RESERVED55,2301
int const Router::STALL_BUFFER_RESERVED = -5;Router::STALL_BUFFER_RESERVED55,2301
int const Router::STALL_CROSSBAR_CONFLICT = -6;STALL_CROSSBAR_CONFLICT56,2347
int const Router::STALL_CROSSBAR_CONFLICT = -6;Router::STALL_CROSSBAR_CONFLICT56,2347
Router::Router( const Configuration& config,Router58,2396
Router::Router( const Configuration& config,Router::Router58,2396
void Router::AddInputChannel( FlitChannel *channel, CreditChannel *backchannel )AddInputChannel90,3559
void Router::AddInputChannel( FlitChannel *channel, CreditChannel *backchannel )Router::AddInputChannel90,3559
void Router::AddOutputChannel( FlitChannel *channel, CreditChannel *backchannel )AddOutputChannel97,3785
void Router::AddOutputChannel( FlitChannel *channel, CreditChannel *backchannel )Router::AddOutputChannel97,3785
void Router::Evaluate( )Evaluate105,4055
void Router::Evaluate( )Router::Evaluate105,4055
void Router::OutChannelFault( int c, bool fault )OutChannelFault114,4242
void Router::OutChannelFault( int c, bool fault )Router::OutChannelFault114,4242
bool Router::IsFaultyOutput( int c ) constIsFaultyOutput121,4395
bool Router::IsFaultyOutput( int c ) constRouter::IsFaultyOutput121,4395
Router *Router::NewRouter( const Configuration& config,NewRouter129,4563
Router *Router::NewRouter( const Configuration& config,Router::NewRouter129,4563

intersim2/routers/chaos_router.hpp,7302
#define _CHAOS_ROUTER_HPP__CHAOS_ROUTER_HPP_29,1438
class ChaosRouter : public Router {ChaosRouter44,1710
  tRoutingFunction   _rf;_rf46,1747
  tRoutingFunction   _rf;ChaosRouter::_rf46,1747
  vector<OutputSet*> _input_route;_input_route48,1774
  vector<OutputSet*> _input_route;ChaosRouter::_input_route48,1774
  vector<OutputSet*> _mq_route;_mq_route49,1809
  vector<OutputSet*> _mq_route;ChaosRouter::_mq_route49,1809
  enum eQState {eQState51,1842
  enum eQState {ChaosRouter::eQState51,1842
    empty,         //            input availempty52,1859
    empty,         //            input availChaosRouter::empty52,1859
    filling,       //    >**H    ready to sendfilling53,1904
    filling,       //    >**H    ready to sendChaosRouter::filling53,1904
    full,          //  T****H    ready to sendfull54,1951
    full,          //  T****H    ready to sendChaosRouter::full54,1951
    leaving,       //    T***>   input availleaving55,1998
    leaving,       //    T***>   input availChaosRouter::leaving55,1998
    cut_through,   //    >***>cut_through56,2043
    cut_through,   //    >***>ChaosRouter::cut_through56,2043
    shared         // >**HT**>shared57,2074
    shared         // >**HT**>ChaosRouter::shared57,2074
  PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe60,2111
  PipelineFIFO<Flit>   *_crossbar_pipe;ChaosRouter::_crossbar_pipe60,2111
  int _multi_queue_size;_multi_queue_size62,2152
  int _multi_queue_size;ChaosRouter::_multi_queue_size62,2152
  int _buffer_size;_buffer_size63,2177
  int _buffer_size;ChaosRouter::_buffer_size63,2177
  vector<queue<Flit *> > _input_frame;_input_frame65,2198
  vector<queue<Flit *> > _input_frame;ChaosRouter::_input_frame65,2198
  vector<queue<Flit *> > _output_frame;_output_frame66,2237
  vector<queue<Flit *> > _output_frame;ChaosRouter::_output_frame66,2237
  vector<queue<Flit *> > _multi_queue;_multi_queue67,2277
  vector<queue<Flit *> > _multi_queue;ChaosRouter::_multi_queue67,2277
  vector<int> _next_queue_cnt;_next_queue_cnt69,2317
  vector<int> _next_queue_cnt;ChaosRouter::_next_queue_cnt69,2317
  vector<queue<Credit *> > _credit_queue;_credit_queue71,2349
  vector<queue<Credit *> > _credit_queue;ChaosRouter::_credit_queue71,2349
  vector<eQState> _input_state;_input_state73,2392
  vector<eQState> _input_state;ChaosRouter::_input_state73,2392
  vector<eQState> _multi_state;_multi_state74,2424
  vector<eQState> _multi_state;ChaosRouter::_multi_state74,2424
  vector<int> _input_output_match;_input_output_match76,2457
  vector<int> _input_output_match;ChaosRouter::_input_output_match76,2457
  vector<int> _input_mq_match;_input_mq_match77,2492
  vector<int> _input_mq_match;ChaosRouter::_input_mq_match77,2492
  vector<int> _multi_match;_multi_match78,2523
  vector<int> _multi_match;ChaosRouter::_multi_match78,2523
  vector<int> _mq_age;_mq_age80,2552
  vector<int> _mq_age;ChaosRouter::_mq_age80,2552
  vector<bool> _output_matched;_output_matched82,2576
  vector<bool> _output_matched;ChaosRouter::_output_matched82,2576
  vector<bool> _mq_matched;_mq_matched83,2608
  vector<bool> _mq_matched;ChaosRouter::_mq_matched83,2608
  int _cur_channel;_cur_channel85,2637
  int _cur_channel;ChaosRouter::_cur_channel85,2637
  int _read_stall;_read_stall86,2657
  int _read_stall;ChaosRouter::_read_stall86,2657
  bool _IsInjectionChan( int chan ) const;_IsInjectionChan88,2677
  bool _IsInjectionChan( int chan ) const;ChaosRouter::_IsInjectionChan88,2677
  bool _IsEjectionChan( int chan ) const;_IsEjectionChan89,2720
  bool _IsEjectionChan( int chan ) const;ChaosRouter::_IsEjectionChan89,2720
  bool _InputReady( int input ) const;_InputReady91,2763
  bool _InputReady( int input ) const;ChaosRouter::_InputReady91,2763
  bool _OutputFull( int out ) const;_OutputFull92,2802
  bool _OutputFull( int out ) const;ChaosRouter::_OutputFull92,2802
  bool _OutputAvail( int out ) const;_OutputAvail93,2839
  bool _OutputAvail( int out ) const;ChaosRouter::_OutputAvail93,2839
  bool _MultiQueueFull( int mq ) const;_MultiQueueFull94,2877
  bool _MultiQueueFull( int mq ) const;ChaosRouter::_MultiQueueFull94,2877
  int  _InputForOutput( int output ) const;_InputForOutput96,2918
  int  _InputForOutput( int output ) const;ChaosRouter::_InputForOutput96,2918
  int  _MultiQueueForOutput( int output ) const;_MultiQueueForOutput97,2962
  int  _MultiQueueForOutput( int output ) const;ChaosRouter::_MultiQueueForOutput97,2962
  int  _FindAvailMultiQueue( ) const;_FindAvailMultiQueue98,3011
  int  _FindAvailMultiQueue( ) const;ChaosRouter::_FindAvailMultiQueue98,3011
  void _NextInterestingChannel( );_NextInterestingChannel100,3050
  void _NextInterestingChannel( );ChaosRouter::_NextInterestingChannel100,3050
  void _OutputAdvance( );_OutputAdvance101,3085
  void _OutputAdvance( );ChaosRouter::_OutputAdvance101,3085
  void _SendFlits( );_SendFlits102,3111
  void _SendFlits( );ChaosRouter::_SendFlits102,3111
  void _SendCredits( );_SendCredits103,3133
  void _SendCredits( );ChaosRouter::_SendCredits103,3133
  virtual void _InternalStep( );_InternalStep105,3158
  virtual void _InternalStep( );ChaosRouter::_InternalStep105,3158
  ChaosRouter( const Configuration& config,ChaosRouter108,3200
  ChaosRouter( const Configuration& config,ChaosRouter::ChaosRouter108,3200
  virtual ~ChaosRouter( );~ChaosRouter112,3327
  virtual ~ChaosRouter( );ChaosRouter::~ChaosRouter112,3327
  virtual void ReadInputs( );ReadInputs114,3355
  virtual void ReadInputs( );ChaosRouter::ReadInputs114,3355
  virtual void WriteOutputs( );WriteOutputs115,3385
  virtual void WriteOutputs( );ChaosRouter::WriteOutputs115,3385
  virtual int GetUsedCredit(int out) const {return 0;}GetUsedCredit117,3418
  virtual int GetUsedCredit(int out) const {return 0;}ChaosRouter::GetUsedCredit117,3418
  virtual int GetBufferOccupancy(int i) const {return 0;}GetBufferOccupancy118,3473
  virtual int GetBufferOccupancy(int i) const {return 0;}ChaosRouter::GetBufferOccupancy118,3473
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}GetUsedCreditForClass121,3553
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}ChaosRouter::GetUsedCreditForClass121,3553
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}GetBufferOccupancyForClass122,3627
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}ChaosRouter::GetBufferOccupancyForClass122,3627
  virtual vector<int> UsedCredits() const { return vector<int>(); }UsedCredits125,3713
  virtual vector<int> UsedCredits() const { return vector<int>(); }ChaosRouter::UsedCredits125,3713
  virtual vector<int> FreeCredits() const { return vector<int>(); }FreeCredits126,3781
  virtual vector<int> FreeCredits() const { return vector<int>(); }ChaosRouter::FreeCredits126,3781
  virtual vector<int> MaxCredits() const { return vector<int>(); }MaxCredits127,3849
  virtual vector<int> MaxCredits() const { return vector<int>(); }ChaosRouter::MaxCredits127,3849
  void Display( ostream & os = cout ) const;Display129,3917
  void Display( ostream & os = cout ) const;ChaosRouter::Display129,3917

intersim2/routers/chaos_router.cpp,2827
ChaosRouter::ChaosRouter( const Configuration& config,ChaosRouter38,1591
ChaosRouter::ChaosRouter( const Configuration& config,ChaosRouter::ChaosRouter38,1591
ChaosRouter::~ChaosRouter( )~ChaosRouter114,3582
ChaosRouter::~ChaosRouter( )ChaosRouter::~ChaosRouter114,3582
void ChaosRouter::ReadInputs( )ReadInputs129,3798
void ChaosRouter::ReadInputs( )ChaosRouter::ReadInputs129,3798
void ChaosRouter::_InternalStep( )_InternalStep227,5769
void ChaosRouter::_InternalStep( )ChaosRouter::_InternalStep227,5769
void ChaosRouter::WriteOutputs( )WriteOutputs235,5891
void ChaosRouter::WriteOutputs( )ChaosRouter::WriteOutputs235,5891
bool ChaosRouter::_IsInjectionChan( int chan ) const_IsInjectionChan241,5966
bool ChaosRouter::_IsInjectionChan( int chan ) constChaosRouter::_IsInjectionChan241,5966
bool ChaosRouter::_IsEjectionChan( int chan ) const_IsEjectionChan246,6058
bool ChaosRouter::_IsEjectionChan( int chan ) constChaosRouter::_IsEjectionChan246,6058
bool ChaosRouter::_InputReady( int input ) const_InputReady251,6150
bool ChaosRouter::_InputReady( int input ) constChaosRouter::_InputReady251,6150
bool ChaosRouter::_OutputFull( int out ) const_OutputFull263,6354
bool ChaosRouter::_OutputFull( int out ) constChaosRouter::_OutputFull263,6354
bool ChaosRouter::_OutputAvail( int out ) const_OutputAvail268,6471
bool ChaosRouter::_OutputAvail( int out ) constChaosRouter::_OutputAvail268,6471
bool ChaosRouter::_MultiQueueFull( int mq ) const_MultiQueueFull275,6707
bool ChaosRouter::_MultiQueueFull( int mq ) constChaosRouter::_MultiQueueFull275,6707
int ChaosRouter::_InputForOutput( int output ) const_InputForOutput280,6825
int ChaosRouter::_InputForOutput( int output ) constChaosRouter::_InputForOutput280,6825
int ChaosRouter::_MultiQueueForOutput( int output ) const_MultiQueueForOutput300,7255
int ChaosRouter::_MultiQueueForOutput( int output ) constChaosRouter::_MultiQueueForOutput300,7255
int ChaosRouter::_FindAvailMultiQueue( ) const_FindAvailMultiQueue358,8648
int ChaosRouter::_FindAvailMultiQueue( ) constChaosRouter::_FindAvailMultiQueue358,8648
void ChaosRouter::_NextInterestingChannel( ) _NextInterestingChannel375,8931
void ChaosRouter::_NextInterestingChannel( ) ChaosRouter::_NextInterestingChannel375,8931
void ChaosRouter::_OutputAdvance( )_OutputAdvance481,12011
void ChaosRouter::_OutputAdvance( )ChaosRouter::_OutputAdvance481,12011
void ChaosRouter::_SendFlits( )_SendFlits641,15757
void ChaosRouter::_SendFlits( )ChaosRouter::_SendFlits641,15757
void ChaosRouter::_SendCredits( )_SendCredits660,16223
void ChaosRouter::_SendCredits( )ChaosRouter::_SendCredits660,16223
void ChaosRouter::Display( ostream & os ) constDisplay671,16492
void ChaosRouter::Display( ostream & os ) constChaosRouter::Display671,16492

intersim2/routers/event_router.hpp,11958
#define _EVENT_ROUTER_HPP__EVENT_ROUTER_HPP_29,1438
class EventNextVCState : public Module {EventNextVCState44,1703
  enum eNextVCState { idle, busy, tail_pending };eNextVCState46,1752
  enum eNextVCState { idle, busy, tail_pending };EventNextVCState::eNextVCState46,1752
  enum eNextVCState { idle, busy, tail_pending };idle46,1752
  enum eNextVCState { idle, busy, tail_pending };EventNextVCState::idle46,1752
  enum eNextVCState { idle, busy, tail_pending };busy46,1752
  enum eNextVCState { idle, busy, tail_pending };EventNextVCState::busy46,1752
  enum eNextVCState { idle, busy, tail_pending };tail_pending46,1752
  enum eNextVCState { idle, busy, tail_pending };EventNextVCState::tail_pending46,1752
  struct tWaiting {tWaiting48,1803
  struct tWaiting {EventNextVCState::tWaiting48,1803
    int  input;input49,1823
    int  input;EventNextVCState::tWaiting::input49,1823
    int  vc;vc50,1839
    int  vc;EventNextVCState::tWaiting::vc50,1839
    int  id;id51,1852
    int  id;EventNextVCState::tWaiting::id51,1852
    int  pres;pres52,1865
    int  pres;EventNextVCState::tWaiting::pres52,1865
    bool watch;watch53,1880
    bool watch;EventNextVCState::tWaiting::watch53,1880
  int _buf_size;_buf_size57,1911
  int _buf_size;EventNextVCState::_buf_size57,1911
  int _vcs;_vcs58,1928
  int _vcs;EventNextVCState::_vcs58,1928
  vector<int> _credits;_credits60,1941
  vector<int> _credits;EventNextVCState::_credits60,1941
  vector<int> _presence;_presence61,1965
  vector<int> _presence;EventNextVCState::_presence61,1965
  vector<int> _input;_input62,1990
  vector<int> _input;EventNextVCState::_input62,1990
  vector<int> _inputVC;_inputVC63,2012
  vector<int> _inputVC;EventNextVCState::_inputVC63,2012
  vector<list<tWaiting *> > _waiting;_waiting65,2037
  vector<list<tWaiting *> > _waiting;EventNextVCState::_waiting65,2037
  vector<eNextVCState> _state;_state67,2077
  vector<eNextVCState> _state;EventNextVCState::_state67,2077
  EventNextVCState( const Configuration& config, EventNextVCState71,2118
  EventNextVCState( const Configuration& config, EventNextVCState::EventNextVCState71,2118
  eNextVCState GetState( int vc ) const;GetState74,2213
  eNextVCState GetState( int vc ) const;EventNextVCState::GetState74,2213
  int GetPresence( int vc ) const;GetPresence75,2254
  int GetPresence( int vc ) const;EventNextVCState::GetPresence75,2254
  int GetCredits( int vc ) const;GetCredits76,2289
  int GetCredits( int vc ) const;EventNextVCState::GetCredits76,2289
  int GetInput( int vc ) const;GetInput77,2323
  int GetInput( int vc ) const;EventNextVCState::GetInput77,2323
  int GetInputVC( int vc ) const;GetInputVC78,2355
  int GetInputVC( int vc ) const;EventNextVCState::GetInputVC78,2355
  bool IsWaiting( int vc ) const;IsWaiting80,2390
  bool IsWaiting( int vc ) const;EventNextVCState::IsWaiting80,2390
  bool IsInputWaiting( int vc, int w_input, int w_vc ) const;IsInputWaiting81,2424
  bool IsInputWaiting( int vc, int w_input, int w_vc ) const;EventNextVCState::IsInputWaiting81,2424
  void PushWaiting( int vc, tWaiting *w );PushWaiting83,2487
  void PushWaiting( int vc, tWaiting *w );EventNextVCState::PushWaiting83,2487
  void IncrWaiting( int vc, int w_input, int w_vc );IncrWaiting84,2530
  void IncrWaiting( int vc, int w_input, int w_vc );EventNextVCState::IncrWaiting84,2530
  tWaiting *PopWaiting( int vc );PopWaiting85,2583
  tWaiting *PopWaiting( int vc );EventNextVCState::PopWaiting85,2583
  void SetState( int vc, eNextVCState state );SetState87,2618
  void SetState( int vc, eNextVCState state );EventNextVCState::SetState87,2618
  void SetCredits( int vc, int value );SetCredits88,2665
  void SetCredits( int vc, int value );EventNextVCState::SetCredits88,2665
  void SetPresence( int vc, int value );SetPresence89,2705
  void SetPresence( int vc, int value );EventNextVCState::SetPresence89,2705
  void SetInput( int vc, int input );SetInput90,2746
  void SetInput( int vc, int input );EventNextVCState::SetInput90,2746
  void SetInputVC( int vc, int in_vc );SetInputVC91,2784
  void SetInputVC( int vc, int in_vc );EventNextVCState::SetInputVC91,2784
class EventRouter : public Router {EventRouter94,2828
  int _vcs;_vcs95,2864
  int _vcs;EventRouter::_vcs95,2864
  int _vct;_vct97,2877
  int _vct;EventRouter::_vct97,2877
  vector<Buffer *> _buf;_buf99,2890
  vector<Buffer *> _buf;EventRouter::_buf99,2890
  vector<vector<bool> > _active;_active100,2915
  vector<vector<bool> > _active;EventRouter::_active100,2915
  tRoutingFunction   _rf;_rf102,2949
  tRoutingFunction   _rf;EventRouter::_rf102,2949
  vector<EventNextVCState *> _output_state;_output_state104,2976
  vector<EventNextVCState *> _output_state;EventRouter::_output_state104,2976
  PipelineFIFO<Flit>   *_crossbar_pipe;_crossbar_pipe106,3021
  PipelineFIFO<Flit>   *_crossbar_pipe;EventRouter::_crossbar_pipe106,3021
  PipelineFIFO<Credit> *_credit_pipe;_credit_pipe107,3061
  PipelineFIFO<Credit> *_credit_pipe;EventRouter::_credit_pipe107,3061
  vector<queue<Flit *> > _input_buffer;_input_buffer109,3100
  vector<queue<Flit *> > _input_buffer;EventRouter::_input_buffer109,3100
  vector<queue<Flit *> > _output_buffer;_output_buffer110,3140
  vector<queue<Flit *> > _output_buffer;EventRouter::_output_buffer110,3140
  vector<queue<Credit *> > _in_cred_buffer;_in_cred_buffer112,3182
  vector<queue<Credit *> > _in_cred_buffer;EventRouter::_in_cred_buffer112,3182
  vector<queue<Credit *> > _out_cred_buffer;_out_cred_buffer113,3226
  vector<queue<Credit *> > _out_cred_buffer;EventRouter::_out_cred_buffer113,3226
  struct tArrivalEvent {tArrivalEvent115,3272
  struct tArrivalEvent {EventRouter::tArrivalEvent115,3272
    int  input;input116,3297
    int  input;EventRouter::tArrivalEvent::input116,3297
    int  output;output117,3313
    int  output;EventRouter::tArrivalEvent::output117,3313
    int  src_vc;src_vc118,3330
    int  src_vc;EventRouter::tArrivalEvent::src_vc118,3330
    int  dst_vc;dst_vc119,3347
    int  dst_vc;EventRouter::tArrivalEvent::dst_vc119,3347
    bool head;head120,3364
    bool head;EventRouter::tArrivalEvent::head120,3364
    bool tail;tail121,3379
    bool tail;EventRouter::tArrivalEvent::tail121,3379
    int  id;    // debugid123,3399
    int  id;    // debugEventRouter::tArrivalEvent::id123,3399
    bool watch; // debugwatch124,3424
    bool watch; // debugEventRouter::tArrivalEvent::watch124,3424
  PipelineFIFO<tArrivalEvent> *_arrival_pipe;_arrival_pipe127,3455
  PipelineFIFO<tArrivalEvent> *_arrival_pipe;EventRouter::_arrival_pipe127,3455
  vector<queue<tArrivalEvent *> > _arrival_queue;_arrival_queue128,3501
  vector<queue<tArrivalEvent *> > _arrival_queue;EventRouter::_arrival_queue128,3501
  vector<PriorityArbiter*> _arrival_arbiter;_arrival_arbiter129,3551
  vector<PriorityArbiter*> _arrival_arbiter;EventRouter::_arrival_arbiter129,3551
  struct tTransportEvent {tTransportEvent131,3597
  struct tTransportEvent {EventRouter::tTransportEvent131,3597
    int  input;input132,3624
    int  input;EventRouter::tTransportEvent::input132,3624
    int  src_vc;src_vc133,3640
    int  src_vc;EventRouter::tTransportEvent::src_vc133,3640
    int  dst_vc;dst_vc134,3657
    int  dst_vc;EventRouter::tTransportEvent::dst_vc134,3657
    int  id;    // debugid136,3675
    int  id;    // debugEventRouter::tTransportEvent::id136,3675
    bool watch; // debugwatch137,3700
    bool watch; // debugEventRouter::tTransportEvent::watch137,3700
  vector<queue<tTransportEvent *> > _transport_queue;_transport_queue140,3731
  vector<queue<tTransportEvent *> > _transport_queue;EventRouter::_transport_queue140,3731
  vector<PriorityArbiter*> _transport_arbiter;_transport_arbiter141,3785
  vector<PriorityArbiter*> _transport_arbiter;EventRouter::_transport_arbiter141,3785
  vector<bool> _transport_free;_transport_free143,3833
  vector<bool> _transport_free;EventRouter::_transport_free143,3833
  vector<int> _transport_match;_transport_match144,3865
  vector<int> _transport_match;EventRouter::_transport_match144,3865
  void _ReceiveFlits( );_ReceiveFlits146,3898
  void _ReceiveFlits( );EventRouter::_ReceiveFlits146,3898
  void _ReceiveCredits( );_ReceiveCredits147,3923
  void _ReceiveCredits( );EventRouter::_ReceiveCredits147,3923
  void _IncomingFlits( );_IncomingFlits149,3951
  void _IncomingFlits( );EventRouter::_IncomingFlits149,3951
  void _ArrivalRequests( int input );_ArrivalRequests150,3977
  void _ArrivalRequests( int input );EventRouter::_ArrivalRequests150,3977
  void _ArrivalArb( int output );_ArrivalArb151,4015
  void _ArrivalArb( int output );EventRouter::_ArrivalArb151,4015
  void _SendTransport( int input, int output, tArrivalEvent *aevt );_SendTransport152,4049
  void _SendTransport( int input, int output, tArrivalEvent *aevt );EventRouter::_SendTransport152,4049
  void _ProcessWaiting( int output, int out_vc );_ProcessWaiting153,4118
  void _ProcessWaiting( int output, int out_vc );EventRouter::_ProcessWaiting153,4118
  void _TransportRequests( int output );_TransportRequests154,4168
  void _TransportRequests( int output );EventRouter::_TransportRequests154,4168
  void _TransportArb( int input );_TransportArb155,4209
  void _TransportArb( int input );EventRouter::_TransportArb155,4209
  void _OutputQueuing( );_OutputQueuing156,4244
  void _OutputQueuing( );EventRouter::_OutputQueuing156,4244
  void _SendFlits( );_SendFlits158,4271
  void _SendFlits( );EventRouter::_SendFlits158,4271
  void _SendCredits( );_SendCredits159,4293
  void _SendCredits( );EventRouter::_SendCredits159,4293
  virtual void _InternalStep( );_InternalStep161,4318
  virtual void _InternalStep( );EventRouter::_InternalStep161,4318
  EventRouter( const Configuration& config,EventRouter164,4360
  EventRouter( const Configuration& config,EventRouter::EventRouter164,4360
  virtual ~EventRouter( );~EventRouter167,4492
  virtual ~EventRouter( );EventRouter::~EventRouter167,4492
  virtual void ReadInputs( );ReadInputs169,4520
  virtual void ReadInputs( );EventRouter::ReadInputs169,4520
  virtual void WriteOutputs( );WriteOutputs170,4550
  virtual void WriteOutputs( );EventRouter::WriteOutputs170,4550
  virtual int GetUsedCredit(int o) const {return 0;}GetUsedCredit172,4583
  virtual int GetUsedCredit(int o) const {return 0;}EventRouter::GetUsedCredit172,4583
  virtual int GetBufferOccupancy(int i) const {return 0;}GetBufferOccupancy173,4636
  virtual int GetBufferOccupancy(int i) const {return 0;}EventRouter::GetBufferOccupancy173,4636
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}GetUsedCreditForClass176,4716
  virtual int GetUsedCreditForClass(int output, int cl) const {return 0;}EventRouter::GetUsedCreditForClass176,4716
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}GetBufferOccupancyForClass177,4790
  virtual int GetBufferOccupancyForClass(int input, int cl) const {return 0;}EventRouter::GetBufferOccupancyForClass177,4790
  virtual vector<int> UsedCredits() const { return vector<int>(); }UsedCredits180,4876
  virtual vector<int> UsedCredits() const { return vector<int>(); }EventRouter::UsedCredits180,4876
  virtual vector<int> FreeCredits() const { return vector<int>(); }FreeCredits181,4944
  virtual vector<int> FreeCredits() const { return vector<int>(); }EventRouter::FreeCredits181,4944
  virtual vector<int> MaxCredits() const { return vector<int>(); }MaxCredits182,5012
  virtual vector<int> MaxCredits() const { return vector<int>(); }EventRouter::MaxCredits182,5012
  void Display( ostream & os = cout ) const;Display184,5080
  void Display( ostream & os = cout ) const;EventRouter::Display184,5080

intersim2/routers/router.hpp,9402
#define _ROUTER_HPP__ROUTER_HPP_29,1426
typedef Channel<Credit> CreditChannel;CreditChannel41,1634
class Router : public TimedModule {Router43,1674
  static int const STALL_BUFFER_BUSY;STALL_BUFFER_BUSY47,1723
  static int const STALL_BUFFER_BUSY;Router::STALL_BUFFER_BUSY47,1723
  static int const STALL_BUFFER_CONFLICT;STALL_BUFFER_CONFLICT48,1761
  static int const STALL_BUFFER_CONFLICT;Router::STALL_BUFFER_CONFLICT48,1761
  static int const STALL_BUFFER_FULL;STALL_BUFFER_FULL49,1803
  static int const STALL_BUFFER_FULL;Router::STALL_BUFFER_FULL49,1803
  static int const STALL_BUFFER_RESERVED;STALL_BUFFER_RESERVED50,1841
  static int const STALL_BUFFER_RESERVED;Router::STALL_BUFFER_RESERVED50,1841
  static int const STALL_CROSSBAR_CONFLICT;STALL_CROSSBAR_CONFLICT51,1883
  static int const STALL_CROSSBAR_CONFLICT;Router::STALL_CROSSBAR_CONFLICT51,1883
  int _id;_id53,1928
  int _id;Router::_id53,1928
  int _inputs;_inputs55,1942
  int _inputs;Router::_inputs55,1942
  int _outputs;_outputs56,1957
  int _outputs;Router::_outputs56,1957
  int _classes;_classes58,1976
  int _classes;Router::_classes58,1976
  int _input_speedup;_input_speedup60,1993
  int _input_speedup;Router::_input_speedup60,1993
  int _output_speedup;_output_speedup61,2015
  int _output_speedup;Router::_output_speedup61,2015
  double _internal_speedup;_internal_speedup63,2041
  double _internal_speedup;Router::_internal_speedup63,2041
  double _partial_internal_cycles;_partial_internal_cycles64,2069
  double _partial_internal_cycles;Router::_partial_internal_cycles64,2069
  int _crossbar_delay;_crossbar_delay66,2105
  int _crossbar_delay;Router::_crossbar_delay66,2105
  int _credit_delay;_credit_delay67,2128
  int _credit_delay;Router::_credit_delay67,2128
  vector<FlitChannel *>   _input_channels;_input_channels69,2152
  vector<FlitChannel *>   _input_channels;Router::_input_channels69,2152
  vector<CreditChannel *> _input_credits;_input_credits70,2195
  vector<CreditChannel *> _input_credits;Router::_input_credits70,2195
  vector<FlitChannel *>   _output_channels;_output_channels71,2237
  vector<FlitChannel *>   _output_channels;Router::_output_channels71,2237
  vector<CreditChannel *> _output_credits;_output_credits72,2281
  vector<CreditChannel *> _output_credits;Router::_output_credits72,2281
  vector<bool>            _channel_faults;_channel_faults73,2324
  vector<bool>            _channel_faults;Router::_channel_faults73,2324
  vector<vector<int> > _received_flits;_received_flits76,2387
  vector<vector<int> > _received_flits;Router::_received_flits76,2387
  vector<vector<int> > _stored_flits;_stored_flits77,2427
  vector<vector<int> > _stored_flits;Router::_stored_flits77,2427
  vector<vector<int> > _sent_flits;_sent_flits78,2465
  vector<vector<int> > _sent_flits;Router::_sent_flits78,2465
  vector<vector<int> > _outstanding_credits;_outstanding_credits79,2501
  vector<vector<int> > _outstanding_credits;Router::_outstanding_credits79,2501
  vector<vector<int> > _active_packets;_active_packets80,2546
  vector<vector<int> > _active_packets;Router::_active_packets80,2546
  vector<int> _buffer_busy_stalls;_buffer_busy_stalls84,2614
  vector<int> _buffer_busy_stalls;Router::_buffer_busy_stalls84,2614
  vector<int> _buffer_conflict_stalls;_buffer_conflict_stalls85,2649
  vector<int> _buffer_conflict_stalls;Router::_buffer_conflict_stalls85,2649
  vector<int> _buffer_full_stalls;_buffer_full_stalls86,2688
  vector<int> _buffer_full_stalls;Router::_buffer_full_stalls86,2688
  vector<int> _buffer_reserved_stalls;_buffer_reserved_stalls87,2723
  vector<int> _buffer_reserved_stalls;Router::_buffer_reserved_stalls87,2723
  vector<int> _crossbar_conflict_stalls;_crossbar_conflict_stalls88,2762
  vector<int> _crossbar_conflict_stalls;Router::_crossbar_conflict_stalls88,2762
  virtual void _InternalStep() = 0;_InternalStep91,2811
  virtual void _InternalStep() = 0;Router::_InternalStep91,2811
  Router( const Configuration& config,Router94,2856
  Router( const Configuration& config,Router::Router94,2856
  static Router *NewRouter( const Configuration& config,NewRouter98,2974
  static Router *NewRouter( const Configuration& config,Router::NewRouter98,2974
  virtual void AddInputChannel( FlitChannel *channel, CreditChannel *backchannel );AddInputChannel102,3118
  virtual void AddInputChannel( FlitChannel *channel, CreditChannel *backchannel );Router::AddInputChannel102,3118
  virtual void AddOutputChannel( FlitChannel *channel, CreditChannel *backchannel );AddOutputChannel103,3202
  virtual void AddOutputChannel( FlitChannel *channel, CreditChannel *backchannel );Router::AddOutputChannel103,3202
  inline FlitChannel * GetInputChannel( int input ) const {GetInputChannel105,3289
  inline FlitChannel * GetInputChannel( int input ) const {Router::GetInputChannel105,3289
  inline FlitChannel * GetOutputChannel( int output ) const {GetOutputChannel109,3435
  inline FlitChannel * GetOutputChannel( int output ) const {Router::GetOutputChannel109,3435
  virtual void ReadInputs( ) = 0;ReadInputs114,3589
  virtual void ReadInputs( ) = 0;Router::ReadInputs114,3589
  virtual void Evaluate( );Evaluate115,3623
  virtual void Evaluate( );Router::Evaluate115,3623
  virtual void WriteOutputs( ) = 0;WriteOutputs116,3651
  virtual void WriteOutputs( ) = 0;Router::WriteOutputs116,3651
  void OutChannelFault( int c, bool fault = true );OutChannelFault118,3688
  void OutChannelFault( int c, bool fault = true );Router::OutChannelFault118,3688
  bool IsFaultyOutput( int c ) const;IsFaultyOutput119,3740
  bool IsFaultyOutput( int c ) const;Router::IsFaultyOutput119,3740
  inline int GetID( ) const {return _id;}GetID121,3779
  inline int GetID( ) const {return _id;}Router::GetID121,3779
  virtual int GetUsedCredit(int o) const = 0;GetUsedCredit124,3823
  virtual int GetUsedCredit(int o) const = 0;Router::GetUsedCredit124,3823
  virtual int GetBufferOccupancy(int i) const = 0;GetBufferOccupancy125,3869
  virtual int GetBufferOccupancy(int i) const = 0;Router::GetBufferOccupancy125,3869
  virtual int GetUsedCreditForClass(int output, int cl) const = 0;GetUsedCreditForClass128,3942
  virtual int GetUsedCreditForClass(int output, int cl) const = 0;Router::GetUsedCreditForClass128,3942
  virtual int GetBufferOccupancyForClass(int input, int cl) const = 0;GetBufferOccupancyForClass129,4009
  virtual int GetBufferOccupancyForClass(int input, int cl) const = 0;Router::GetBufferOccupancyForClass129,4009
  inline vector<int> const & GetReceivedFlits(int c) const {GetReceivedFlits133,4107
  inline vector<int> const & GetReceivedFlits(int c) const {Router::GetReceivedFlits133,4107
  inline vector<int> const & GetStoredFlits(int c) const {GetStoredFlits137,4243
  inline vector<int> const & GetStoredFlits(int c) const {Router::GetStoredFlits137,4243
  inline vector<int> const & GetSentFlits(int c) const {GetSentFlits141,4375
  inline vector<int> const & GetSentFlits(int c) const {Router::GetSentFlits141,4375
  inline vector<int> const & GetOutstandingCredits(int c) const {GetOutstandingCredits145,4503
  inline vector<int> const & GetOutstandingCredits(int c) const {Router::GetOutstandingCredits145,4503
  inline vector<int> const & GetActivePackets(int c) const {GetActivePackets150,4650
  inline vector<int> const & GetActivePackets(int c) const {Router::GetActivePackets150,4650
  inline void ResetFlowStats(int c) {ResetFlowStats155,4787
  inline void ResetFlowStats(int c) {Router::ResetFlowStats155,4787
  virtual vector<int> UsedCredits() const = 0;UsedCredits162,4991
  virtual vector<int> UsedCredits() const = 0;Router::UsedCredits162,4991
  virtual vector<int> FreeCredits() const = 0;FreeCredits163,5038
  virtual vector<int> FreeCredits() const = 0;Router::FreeCredits163,5038
  virtual vector<int> MaxCredits() const = 0;MaxCredits164,5085
  virtual vector<int> MaxCredits() const = 0;Router::MaxCredits164,5085
  inline int GetBufferBusyStalls(int c) const {GetBufferBusyStalls167,5152
  inline int GetBufferBusyStalls(int c) const {Router::GetBufferBusyStalls167,5152
  inline int GetBufferConflictStalls(int c) const {GetBufferConflictStalls171,5279
  inline int GetBufferConflictStalls(int c) const {Router::GetBufferConflictStalls171,5279
  inline int GetBufferFullStalls(int c) const {GetBufferFullStalls175,5414
  inline int GetBufferFullStalls(int c) const {Router::GetBufferFullStalls175,5414
  inline int GetBufferReservedStalls(int c) const {GetBufferReservedStalls179,5541
  inline int GetBufferReservedStalls(int c) const {Router::GetBufferReservedStalls179,5541
  inline int GetCrossbarConflictStalls(int c) const {GetCrossbarConflictStalls183,5676
  inline int GetCrossbarConflictStalls(int c) const {Router::GetCrossbarConflictStalls183,5676
  inline void ResetStallStats(int c) {ResetStallStats188,5816
  inline void ResetStallStats(int c) {Router::ResetStallStats188,5816
  inline int NumInputs() const {return _inputs;}NumInputs198,6081
  inline int NumInputs() const {return _inputs;}Router::NumInputs198,6081
  inline int NumOutputs() const {return _outputs;}NumOutputs199,6130
  inline int NumOutputs() const {return _outputs;}Router::NumOutputs199,6130

intersim2/routers/iq_router.hpp,9970
#define _IQ_ROUTER_HPP__IQ_ROUTER_HPP_29,1432
class IQRouter : public Router {IQRouter51,1739
  int _vcs;_vcs53,1773
  int _vcs;IQRouter::_vcs53,1773
  bool _vc_busy_when_full;_vc_busy_when_full55,1786
  bool _vc_busy_when_full;IQRouter::_vc_busy_when_full55,1786
  bool _vc_prioritize_empty;_vc_prioritize_empty56,1813
  bool _vc_prioritize_empty;IQRouter::_vc_prioritize_empty56,1813
  bool _vc_shuffle_requests;_vc_shuffle_requests57,1842
  bool _vc_shuffle_requests;IQRouter::_vc_shuffle_requests57,1842
  bool _speculative;_speculative59,1872
  bool _speculative;IQRouter::_speculative59,1872
  bool _spec_check_elig;_spec_check_elig60,1893
  bool _spec_check_elig;IQRouter::_spec_check_elig60,1893
  bool _spec_check_cred;_spec_check_cred61,1918
  bool _spec_check_cred;IQRouter::_spec_check_cred61,1918
  bool _spec_mask_by_reqs;_spec_mask_by_reqs62,1943
  bool _spec_mask_by_reqs;IQRouter::_spec_mask_by_reqs62,1943
  bool _active;_active64,1973
  bool _active;IQRouter::_active64,1973
  int _routing_delay;_routing_delay66,1990
  int _routing_delay;IQRouter::_routing_delay66,1990
  int _vc_alloc_delay;_vc_alloc_delay67,2012
  int _vc_alloc_delay;IQRouter::_vc_alloc_delay67,2012
  int _sw_alloc_delay;_sw_alloc_delay68,2035
  int _sw_alloc_delay;IQRouter::_sw_alloc_delay68,2035
  map<int, Flit *> _in_queue_flits;_in_queue_flits70,2061
  map<int, Flit *> _in_queue_flits;IQRouter::_in_queue_flits70,2061
  deque<pair<int, pair<Credit *, int> > > _proc_credits;_proc_credits72,2098
  deque<pair<int, pair<Credit *, int> > > _proc_credits;IQRouter::_proc_credits72,2098
  deque<pair<int, pair<int, int> > > _route_vcs;_route_vcs74,2156
  deque<pair<int, pair<int, int> > > _route_vcs;IQRouter::_route_vcs74,2156
  deque<pair<int, pair<pair<int, int>, int> > > _vc_alloc_vcs;  _vc_alloc_vcs75,2205
  deque<pair<int, pair<pair<int, int>, int> > > _vc_alloc_vcs;  IQRouter::_vc_alloc_vcs75,2205
  deque<pair<int, pair<pair<int, int>, int> > > _sw_hold_vcs;_sw_hold_vcs76,2270
  deque<pair<int, pair<pair<int, int>, int> > > _sw_hold_vcs;IQRouter::_sw_hold_vcs76,2270
  deque<pair<int, pair<pair<int, int>, int> > > _sw_alloc_vcs;_sw_alloc_vcs77,2332
  deque<pair<int, pair<pair<int, int>, int> > > _sw_alloc_vcs;IQRouter::_sw_alloc_vcs77,2332
  deque<pair<int, pair<Flit *, pair<int, int> > > > _crossbar_flits;_crossbar_flits79,2396
  deque<pair<int, pair<Flit *, pair<int, int> > > > _crossbar_flits;IQRouter::_crossbar_flits79,2396
  map<int, Credit *> _out_queue_credits;_out_queue_credits81,2466
  map<int, Credit *> _out_queue_credits;IQRouter::_out_queue_credits81,2466
  vector<Buffer *> _buf;_buf83,2508
  vector<Buffer *> _buf;IQRouter::_buf83,2508
  vector<BufferState *> _next_buf;_next_buf84,2533
  vector<BufferState *> _next_buf;IQRouter::_next_buf84,2533
  Allocator *_vc_allocator;_vc_allocator86,2569
  Allocator *_vc_allocator;IQRouter::_vc_allocator86,2569
  Allocator *_sw_allocator;_sw_allocator87,2597
  Allocator *_sw_allocator;IQRouter::_sw_allocator87,2597
  Allocator *_spec_sw_allocator;_spec_sw_allocator88,2625
  Allocator *_spec_sw_allocator;IQRouter::_spec_sw_allocator88,2625
  vector<int> _vc_rr_offset;_vc_rr_offset90,2661
  vector<int> _vc_rr_offset;IQRouter::_vc_rr_offset90,2661
  vector<int> _sw_rr_offset;_sw_rr_offset91,2690
  vector<int> _sw_rr_offset;IQRouter::_sw_rr_offset91,2690
  tRoutingFunction   _rf;_rf93,2720
  tRoutingFunction   _rf;IQRouter::_rf93,2720
  int _output_buffer_size;_output_buffer_size95,2747
  int _output_buffer_size;IQRouter::_output_buffer_size95,2747
  vector<queue<Flit *> > _output_buffer;_output_buffer96,2774
  vector<queue<Flit *> > _output_buffer;IQRouter::_output_buffer96,2774
  vector<queue<Credit *> > _credit_buffer;_credit_buffer98,2816
  vector<queue<Credit *> > _credit_buffer;IQRouter::_credit_buffer98,2816
  bool _hold_switch_for_packet;_hold_switch_for_packet100,2860
  bool _hold_switch_for_packet;IQRouter::_hold_switch_for_packet100,2860
  vector<int> _switch_hold_in;_switch_hold_in101,2892
  vector<int> _switch_hold_in;IQRouter::_switch_hold_in101,2892
  vector<int> _switch_hold_out;_switch_hold_out102,2923
  vector<int> _switch_hold_out;IQRouter::_switch_hold_out102,2923
  vector<int> _switch_hold_vc;_switch_hold_vc103,2955
  vector<int> _switch_hold_vc;IQRouter::_switch_hold_vc103,2955
  bool _noq;_noq105,2987
  bool _noq;IQRouter::_noq105,2987
  vector<vector<int> > _noq_next_output_port;_noq_next_output_port106,3000
  vector<vector<int> > _noq_next_output_port;IQRouter::_noq_next_output_port106,3000
  vector<vector<int> > _noq_next_vc_start;_noq_next_vc_start107,3046
  vector<vector<int> > _noq_next_vc_start;IQRouter::_noq_next_vc_start107,3046
  vector<vector<int> > _noq_next_vc_end;_noq_next_vc_end108,3089
  vector<vector<int> > _noq_next_vc_end;IQRouter::_noq_next_vc_end108,3089
  vector<vector<queue<int> > > _outstanding_classes;_outstanding_classes111,3150
  vector<vector<queue<int> > > _outstanding_classes;IQRouter::_outstanding_classes111,3150
  bool _ReceiveFlits( );_ReceiveFlits114,3211
  bool _ReceiveFlits( );IQRouter::_ReceiveFlits114,3211
  bool _ReceiveCredits( );_ReceiveCredits115,3236
  bool _ReceiveCredits( );IQRouter::_ReceiveCredits115,3236
  virtual void _InternalStep( );_InternalStep117,3264
  virtual void _InternalStep( );IQRouter::_InternalStep117,3264
  bool _SWAllocAddReq(int input, int vc, int output);_SWAllocAddReq119,3298
  bool _SWAllocAddReq(int input, int vc, int output);IQRouter::_SWAllocAddReq119,3298
  void _InputQueuing( );_InputQueuing121,3353
  void _InputQueuing( );IQRouter::_InputQueuing121,3353
  void _RouteEvaluate( );_RouteEvaluate123,3379
  void _RouteEvaluate( );IQRouter::_RouteEvaluate123,3379
  void _VCAllocEvaluate( );_VCAllocEvaluate124,3405
  void _VCAllocEvaluate( );IQRouter::_VCAllocEvaluate124,3405
  void _SWHoldEvaluate( );_SWHoldEvaluate125,3433
  void _SWHoldEvaluate( );IQRouter::_SWHoldEvaluate125,3433
  void _SWAllocEvaluate( );_SWAllocEvaluate126,3460
  void _SWAllocEvaluate( );IQRouter::_SWAllocEvaluate126,3460
  void _SwitchEvaluate( );_SwitchEvaluate127,3488
  void _SwitchEvaluate( );IQRouter::_SwitchEvaluate127,3488
  void _RouteUpdate( );_RouteUpdate129,3516
  void _RouteUpdate( );IQRouter::_RouteUpdate129,3516
  void _VCAllocUpdate( );_VCAllocUpdate130,3540
  void _VCAllocUpdate( );IQRouter::_VCAllocUpdate130,3540
  void _SWHoldUpdate( );_SWHoldUpdate131,3566
  void _SWHoldUpdate( );IQRouter::_SWHoldUpdate131,3566
  void _SWAllocUpdate( );_SWAllocUpdate132,3591
  void _SWAllocUpdate( );IQRouter::_SWAllocUpdate132,3591
  void _SwitchUpdate( );_SwitchUpdate133,3617
  void _SwitchUpdate( );IQRouter::_SwitchUpdate133,3617
  void _OutputQueuing( );_OutputQueuing135,3643
  void _OutputQueuing( );IQRouter::_OutputQueuing135,3643
  void _SendFlits( );_SendFlits137,3670
  void _SendFlits( );IQRouter::_SendFlits137,3670
  void _SendCredits( );_SendCredits138,3692
  void _SendCredits( );IQRouter::_SendCredits138,3692
  void _UpdateNOQ(int input, int vc, Flit const * f);_UpdateNOQ140,3719
  void _UpdateNOQ(int input, int vc, Flit const * f);IQRouter::_UpdateNOQ140,3719
  SwitchMonitor * _switchMonitor ;_switchMonitor148,3910
  SwitchMonitor * _switchMonitor ;IQRouter::_switchMonitor148,3910
  BufferMonitor * _bufferMonitor ;_bufferMonitor149,3945
  BufferMonitor * _bufferMonitor ;IQRouter::_bufferMonitor149,3945
  IQRouter( Configuration const & config,IQRouter153,3992
  IQRouter( Configuration const & config,IQRouter::IQRouter153,3992
  virtual ~IQRouter( );~IQRouter157,4119
  virtual ~IQRouter( );IQRouter::~IQRouter157,4119
  virtual void AddOutputChannel(FlitChannel * channel, CreditChannel * backchannel);AddOutputChannel159,4146
  virtual void AddOutputChannel(FlitChannel * channel, CreditChannel * backchannel);IQRouter::AddOutputChannel159,4146
  virtual void ReadInputs( );ReadInputs161,4232
  virtual void ReadInputs( );IQRouter::ReadInputs161,4232
  virtual void WriteOutputs( );WriteOutputs162,4262
  virtual void WriteOutputs( );IQRouter::WriteOutputs162,4262
  void Display( ostream & os = cout ) const;Display164,4297
  void Display( ostream & os = cout ) const;IQRouter::Display164,4297
  virtual int GetUsedCredit(int o) const;GetUsedCredit166,4343
  virtual int GetUsedCredit(int o) const;IQRouter::GetUsedCredit166,4343
  virtual int GetBufferOccupancy(int i) const;GetBufferOccupancy167,4385
  virtual int GetBufferOccupancy(int i) const;IQRouter::GetBufferOccupancy167,4385
  virtual int GetUsedCreditForClass(int output, int cl) const;GetUsedCreditForClass170,4454
  virtual int GetUsedCreditForClass(int output, int cl) const;IQRouter::GetUsedCreditForClass170,4454
  virtual int GetBufferOccupancyForClass(int input, int cl) const;GetBufferOccupancyForClass171,4517
  virtual int GetBufferOccupancyForClass(int input, int cl) const;IQRouter::GetBufferOccupancyForClass171,4517
  virtual vector<int> UsedCredits() const;UsedCredits174,4592
  virtual vector<int> UsedCredits() const;IQRouter::UsedCredits174,4592
  virtual vector<int> FreeCredits() const;FreeCredits175,4635
  virtual vector<int> FreeCredits() const;IQRouter::FreeCredits175,4635
  virtual vector<int> MaxCredits() const;MaxCredits176,4678
  virtual vector<int> MaxCredits() const;IQRouter::MaxCredits176,4678
  SwitchMonitor const * const GetSwitchMonitor() const {return _switchMonitor;}GetSwitchMonitor178,4721
  SwitchMonitor const * const GetSwitchMonitor() const {return _switchMonitor;}IQRouter::GetSwitchMonitor178,4721
  BufferMonitor const * const GetBufferMonitor() const {return _bufferMonitor;}GetBufferMonitor179,4801
  BufferMonitor const * const GetBufferMonitor() const {return _bufferMonitor;}IQRouter::GetBufferMonitor179,4801

intersim2/routers/event_router.cpp,5454
EventRouter::EventRouter( const Configuration& config,EventRouter38,1580
EventRouter::EventRouter( const Configuration& config,EventRouter::EventRouter38,1580
EventRouter::~EventRouter( )~EventRouter138,4232
EventRouter::~EventRouter( )EventRouter::~EventRouter138,4232
void EventRouter::ReadInputs( )ReadInputs161,4637
void EventRouter::ReadInputs( )EventRouter::ReadInputs161,4637
void EventRouter::_InternalStep( )_InternalStep167,4716
void EventRouter::_InternalStep( )EventRouter::_InternalStep167,4716
void EventRouter::WriteOutputs( )WriteOutputs215,5837
void EventRouter::WriteOutputs( )EventRouter::WriteOutputs215,5837
void EventRouter::_ReceiveFlits( )_ReceiveFlits221,5912
void EventRouter::_ReceiveFlits( )EventRouter::_ReceiveFlits221,5912
void EventRouter::_ReceiveCredits( )_ReceiveCredits234,6124
void EventRouter::_ReceiveCredits( )EventRouter::_ReceiveCredits234,6124
void EventRouter::_ProcessWaiting( int output, int out_vc )_ProcessWaiting247,6350
void EventRouter::_ProcessWaiting( int output, int out_vc )EventRouter::_ProcessWaiting247,6350
void EventRouter::_IncomingFlits( )_IncomingFlits309,8199
void EventRouter::_IncomingFlits( )EventRouter::_IncomingFlits309,8199
void EventRouter::_ArrivalRequests( int input ) _ArrivalRequests398,10333
void EventRouter::_ArrivalRequests( int input ) EventRouter::_ArrivalRequests398,10333
void EventRouter::_SendTransport( int input, int output, tArrivalEvent *aevt )_SendTransport413,10662
void EventRouter::_SendTransport( int input, int output, tArrivalEvent *aevt )EventRouter::_SendTransport413,10662
void EventRouter::_ArrivalArb( int output )_ArrivalArb454,11781
void EventRouter::_ArrivalArb( int output )EventRouter::_ArrivalArb454,11781
void EventRouter::_TransportRequests( int output )_TransportRequests592,15598
void EventRouter::_TransportRequests( int output )EventRouter::_TransportRequests592,15598
void EventRouter::_TransportArb( int input ) _TransportArb602,15837
void EventRouter::_TransportArb( int input ) EventRouter::_TransportArb602,15837
void EventRouter::_OutputQueuing( )_OutputQueuing699,18103
void EventRouter::_OutputQueuing( )EventRouter::_OutputQueuing699,18103
void EventRouter::_SendFlits( )_SendFlits721,18491
void EventRouter::_SendFlits( )EventRouter::_SendFlits721,18491
void EventRouter::_SendCredits( )_SendCredits732,18769
void EventRouter::_SendCredits( )EventRouter::_SendCredits732,18769
void EventRouter::Display( ostream & os ) constDisplay743,19044
void EventRouter::Display( ostream & os ) constEventRouter::Display743,19044
EventNextVCState::EventNextVCState( const Configuration& config, EventNextVCState750,19185
EventNextVCState::EventNextVCState( const Configuration& config, EventNextVCState::EventNextVCState750,19185
EventNextVCState::eNextVCState EventNextVCState::GetState( int vc ) constGetState765,19584
EventNextVCState::eNextVCState EventNextVCState::GetState( int vc ) constEventNextVCState::GetState765,19584
int EventNextVCState::GetPresence( int vc ) constGetPresence771,19726
int EventNextVCState::GetPresence( int vc ) constEventNextVCState::GetPresence771,19726
int EventNextVCState::GetCredits( int vc ) constGetCredits777,19847
int EventNextVCState::GetCredits( int vc ) constEventNextVCState::GetCredits777,19847
int EventNextVCState::GetInput( int vc ) constGetInput783,19966
int EventNextVCState::GetInput( int vc ) constEventNextVCState::GetInput783,19966
int EventNextVCState::GetInputVC( int vc ) constGetInputVC789,20081
int EventNextVCState::GetInputVC( int vc ) constEventNextVCState::GetInputVC789,20081
bool EventNextVCState::IsWaiting( int vc ) constIsWaiting795,20200
bool EventNextVCState::IsWaiting( int vc ) constEventNextVCState::IsWaiting795,20200
void EventNextVCState::PushWaiting( int vc, tWaiting *w )PushWaiting801,20329
void EventNextVCState::PushWaiting( int vc, tWaiting *w )EventNextVCState::PushWaiting801,20329
void EventNextVCState::IncrWaiting( int vc, int w_input, int w_vc )IncrWaiting813,20616
void EventNextVCState::IncrWaiting( int vc, int w_input, int w_vc )EventNextVCState::IncrWaiting813,20616
bool EventNextVCState::IsInputWaiting( int vc, int w_input, int w_vc ) constIsInputWaiting830,21043
bool EventNextVCState::IsInputWaiting( int vc, int w_input, int w_vc ) constEventNextVCState::IsInputWaiting830,21043
EventNextVCState::tWaiting *EventNextVCState::PopWaiting( int vc )PopWaiting850,21465
EventNextVCState::tWaiting *EventNextVCState::PopWaiting( int vc )EventNextVCState::PopWaiting850,21465
void EventNextVCState::SetState( int vc, eNextVCState state )SetState862,21668
void EventNextVCState::SetState( int vc, eNextVCState state )EventNextVCState::SetState862,21668
void EventNextVCState::SetCredits( int vc, int value )SetCredits868,21799
void EventNextVCState::SetCredits( int vc, int value )EventNextVCState::SetCredits868,21799
void EventNextVCState::SetPresence( int vc, int value )SetPresence874,21925
void EventNextVCState::SetPresence( int vc, int value )EventNextVCState::SetPresence874,21925
void EventNextVCState::SetInput( int vc, int input )SetInput880,22053
void EventNextVCState::SetInput( int vc, int input )EventNextVCState::SetInput880,22053
void EventNextVCState::SetInputVC( int vc, int in_vc )SetInputVC886,22175
void EventNextVCState::SetInputVC( int vc, int in_vc )EventNextVCState::SetInputVC886,22175

intersim2/gputrafficmanager.cpp,1409
GPUTrafficManager::GPUTrafficManager( const Configuration &config, const vector<Network *> &net)GPUTrafficManager37,1783
GPUTrafficManager::GPUTrafficManager( const Configuration &config, const vector<Network *> &net)GPUTrafficManager::GPUTrafficManager37,1783
GPUTrafficManager::~GPUTrafficManager()~GPUTrafficManager52,2230
GPUTrafficManager::~GPUTrafficManager()GPUTrafficManager::~GPUTrafficManager52,2230
void GPUTrafficManager::Init()Init56,2275
void GPUTrafficManager::Init()GPUTrafficManager::Init56,2275
void GPUTrafficManager::_RetireFlit( Flit *f, int dest )_RetireFlit64,2369
void GPUTrafficManager::_RetireFlit( Flit *f, int dest )GPUTrafficManager::_RetireFlit64,2369
int  GPUTrafficManager::_IssuePacket( int source, int cl )_IssuePacket186,6288
int  GPUTrafficManager::_IssuePacket( int source, int cl )GPUTrafficManager::_IssuePacket186,6288
void GPUTrafficManager::_GeneratePacket(int source, int stype, int cl, int time, int subnet, int packet_size, const Flit::FlitType& packet_type, void* const data, int dest)_GeneratePacket192,6386
void GPUTrafficManager::_GeneratePacket(int source, int stype, int cl, int time, int subnet, int packet_size, const Flit::FlitType& packet_type, void* const data, int dest)GPUTrafficManager::_GeneratePacket192,6386
void GPUTrafficManager::_Step()_Step335,10402
void GPUTrafficManager::_Step()GPUTrafficManager::_Step335,10402

intersim2/random_utils.hpp,511
#define _RANDOM_UTILS_HPP__RANDOM_UTILS_HPP_29,1438
void   ran_start(long seed);ran_start32,1504
long   ran_next( );ran_next33,1533
void   ranf_start(long seed);ranf_start34,1553
double ranf_next( );ranf_next35,1583
inline void RandomSeed( long seed ) {RandomSeed37,1605
inline unsigned long RandomIntLong( ) {RandomIntLong42,1689
inline int RandomInt( int max ) {RandomInt47,1803
inline double RandomFloat(  ) {RandomFloat52,1935
inline double RandomFloat( double max ) {RandomFloat57,2054

intersim2/rng.c,738
#define KK KK20,975
#define LL LL21,1029
#define MM MM22,1084
#define mod_diff(mod_diff23,1138
long ran_x[KK];                    /* the generator state */ran_x25,1205
void ran_array(long aa[],int n)ran_array28,1283
#define QUALITY QUALITY45,1848
long ran_arr_buf[QUALITY];ran_arr_buf46,1918
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_dummy47,1945
long ran_arr_dummy=-1, ran_arr_started=-1;ran_arr_started47,1945
long *ran_arr_ptr=&ran_arr_dummy; /* the next random number, or -1 */ran_arr_ptr48,1988
#define TT TT50,2059
#define is_odd(is_odd51,2120
void ran_start(long seed)ran_start54,2194
#define ran_arr_next(ran_arr_next86,3318
long ran_arr_cycle()ran_arr_cycle87,3392
int main()main98,3642

intersim2/routefunc.hpp,262
#define _ROUTEFUNC_HPP__ROUTEFUNC_HPP_29,1432
typedef void (*tRoutingFunction)( const Router *, const Flit *, int in_channel, OutputSet *, bool );tRoutingFunction36,1553
void InitializeRoutingMap( const Configuration & config );InitializeRoutingMap38,1655

intersim2/vc.hpp,6302
#define _VC_HPP__VC_HPP_29,1418
class VC : public Module {VC38,1553
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, eVCState40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::eVCState40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, state_min40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::state_min40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, idle40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::idle40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, routing40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::routing40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, vc_alloc40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::vc_alloc40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, active40,1588
  enum eVCState { state_min = 0, idle = state_min, routing, vc_alloc, active, VC::active40,1588
		  state_max = active };state_max41,1667
		  state_max = active };VC::state_max41,1667
  struct state_info_t {state_info_t42,1693
  struct state_info_t {VC::state_info_t42,1693
    int cycles;cycles43,1717
    int cycles;VC::state_info_t::cycles43,1717
  static const char * const VCSTATE[];VCSTATE45,1738
  static const char * const VCSTATE[];VC::VCSTATE45,1738
  deque<Flit *> _buffer;_buffer49,1790
  deque<Flit *> _buffer;VC::_buffer49,1790
  eVCState _state;_state51,1818
  eVCState _state;VC::_state51,1818
  OutputSet *_route_set;_route_set53,1840
  OutputSet *_route_set;VC::_route_set53,1840
  int _out_port, _out_vc;_out_port54,1865
  int _out_port, _out_vc;VC::_out_port54,1865
  int _out_port, _out_vc;_out_vc54,1865
  int _out_port, _out_vc;VC::_out_vc54,1865
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };ePrioType56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::ePrioType56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };local_age_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::local_age_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };queue_length_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::queue_length_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };hop_count_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::hop_count_based56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };none56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::none56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };other56,1892
  enum ePrioType { local_age_based, queue_length_based, hop_count_based, none, other };VC::other56,1892
  ePrioType _pri_type;_pri_type58,1981
  ePrioType _pri_type;VC::_pri_type58,1981
  int _pri;_pri60,2005
  int _pri;VC::_pri60,2005
  int _priority_donation;_priority_donation62,2018
  int _priority_donation;VC::_priority_donation62,2018
  bool _watched;_watched64,2045
  bool _watched;VC::_watched64,2045
  int _expected_pid;_expected_pid66,2063
  int _expected_pid;VC::_expected_pid66,2063
  int _last_id;_last_id68,2085
  int _last_id;VC::_last_id68,2085
  int _last_pid;_last_pid69,2101
  int _last_pid;VC::_last_pid69,2101
  bool _lookahead_routing;_lookahead_routing71,2119
  bool _lookahead_routing;VC::_lookahead_routing71,2119
  VC( const Configuration& config, int outputs,VC75,2158
  VC( const Configuration& config, int outputs,VC::VC75,2158
  ~VC();~VC77,2250
  ~VC();VC::~VC77,2250
  void AddFlit( Flit *f );AddFlit79,2260
  void AddFlit( Flit *f );VC::AddFlit79,2260
  inline Flit *FrontFlit( ) constFrontFlit80,2287
  inline Flit *FrontFlit( ) constVC::FrontFlit80,2287
  Flit *RemoveFlit( );RemoveFlit85,2385
  Flit *RemoveFlit( );VC::RemoveFlit85,2385
  inline bool Empty( ) constEmpty88,2414
  inline bool Empty( ) constVC::Empty88,2414
  inline VC::eVCState GetState( ) constGetState93,2481
  inline VC::eVCState GetState( ) constVC::GetState93,2481
  void SetState( eVCState s );SetState99,2550
  void SetState( eVCState s );VC::SetState99,2550
  const OutputSet *GetRouteSet( ) const;GetRouteSet101,2582
  const OutputSet *GetRouteSet( ) const;VC::GetRouteSet101,2582
  void SetRouteSet( OutputSet * output_set );SetRouteSet102,2623
  void SetRouteSet( OutputSet * output_set );VC::SetRouteSet102,2623
  void SetOutput( int port, int vc );SetOutput104,2670
  void SetOutput( int port, int vc );VC::SetOutput104,2670
  inline int GetOutputPort( ) constGetOutputPort106,2709
  inline int GetOutputPort( ) constVC::GetOutputPort106,2709
  inline int GetOutputVC( ) constGetOutputVC112,2777
  inline int GetOutputVC( ) constVC::GetOutputVC112,2777
  void UpdatePriority();UpdatePriority117,2840
  void UpdatePriority();VC::UpdatePriority117,2840
  inline int GetPriority( ) constGetPriority119,2867
  inline int GetPriority( ) constVC::GetPriority119,2867
  void Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel );Route123,2926
  void Route( tRoutingFunction rf, const Router* router, const Flit* f, int in_channel );VC::Route123,2926
  inline int GetOccupancy() constGetOccupancy125,3017
  inline int GetOccupancy() constVC::GetOccupancy125,3017
  void SetWatch( bool watch = true );SetWatch132,3124
  void SetWatch( bool watch = true );VC::SetWatch132,3124
  bool IsWatched( ) const;IsWatched133,3162
  bool IsWatched( ) const;VC::IsWatched133,3162
  void Display( ostream & os = cout ) const;Display134,3189
  void Display( ostream & os = cout ) const;VC::Display134,3189

intersim2/y.tab.c,7292
#define YYBISON YYBISON46,2102
#define YYBISON_VERSION YYBISON_VERSION49,2143
#define YYSKELETON_NAME YYSKELETON_NAME52,2198
#define YYPURE YYPURE55,2253
#define YYPUSH YYPUSH58,2292
#define YYPULL YYPULL61,2331
#define YYLSP_NEEDED YYLSP_NEEDED64,2373
int  yylex(void);yylex74,2496
void yyerror(char * msg);yyerror75,2514
void config_assign_string( char const * field, char const * value );config_assign_string76,2540
void config_assign_int( char const * field, int value );config_assign_int77,2609
void config_assign_float( char const * field, double value );config_assign_float78,2666
# define YYDEBUG YYDEBUG92,2909
# undef YYERROR_VERBOSEYYERROR_VERBOSE97,2999
# define YYERROR_VERBOSE YYERROR_VERBOSE98,3023
# define YYERROR_VERBOSE YYERROR_VERBOSE100,3056
# define YYTOKEN_TABLE YYTOKEN_TABLE105,3146
# define YYTOKENTYPEYYTOKENTYPE111,3215
   enum yytokentype {yytokentype114,3339
     STR = 258,STR115,3361
     NUM = 259,NUM116,3377
     FNUM = 260FNUM117,3393
#define STR STR121,3437
#define NUM NUM122,3453
#define FNUM FNUM123,3469
typedef union YYSTYPEYYSTYPE129,3545
  char   *name;name135,3617
  char   *name;YYSTYPE::name135,3617
  int    num;num136,3633
  int    num;YYSTYPE::num136,3633
  double fnum;fnum137,3647
  double fnum;YYSTYPE::fnum137,3647
} YYSTYPE;YYSTYPE143,3711
# define YYSTYPE_IS_TRIVIAL YYSTYPE_IS_TRIVIAL144,3722
# define yystype yystype145,3752
# define YYSTYPE_IS_DECLARED YYSTYPE_IS_DECLARED146,3814
# undef shortshort157,3966
typedef YYTYPE_UINT8 yytype_uint8;yytype_uint8161,4008
typedef unsigned char yytype_uint8;yytype_uint8163,4049
typedef YYTYPE_INT8 yytype_int8;yytype_int8167,4112
typedef signed char yytype_int8;yytype_int8170,4245
typedef short int yytype_int8;yytype_int8172,4284
typedef YYTYPE_UINT16 yytype_uint16;yytype_uint16176,4344
typedef unsigned short int yytype_uint16;yytype_uint16178,4387
typedef YYTYPE_INT16 yytype_int16;yytype_int16182,4457
typedef short int yytype_int16;yytype_int16184,4498
#  define YYSIZE_T YYSIZE_T189,4577
#  define YYSIZE_T YYSIZE_T191,4632
#  define YYSIZE_T YYSIZE_T195,4838
#  define YYSIZE_T YYSIZE_T197,4871
#define YYSIZE_MAXIMUM YYSIZE_MAXIMUM201,4919
#   define YY_(YY_207,5065
#  define YY_(YY_211,5151
# define YYUSE(YYUSE217,5288
# define YYUSE(YYUSE219,5325
# define YYID(YYID224,5455
YYID (int yyi)YYID229,5591
#    define YYSTACK_ALLOC YYSTACK_ALLOC247,5871
#    define YYSTACK_ALLOC YYSTACK_ALLOC251,6034
#    define alloca alloca254,6154
#    define YYSTACK_ALLOC YYSTACK_ALLOC256,6190
#      define _STDLIB_H _STDLIB_H261,6454
#  define YYSTACK_FREE(YYSTACK_FREE270,6601
#   define YYSTACK_ALLOC_MAXIMUM YYSTACK_ALLOC_MAXIMUM276,6998
#  define YYSTACK_ALLOC YYSTACK_ALLOC279,7080
#  define YYSTACK_FREE YYSTACK_FREE280,7113
#   define YYSTACK_ALLOC_MAXIMUM YYSTACK_ALLOC_MAXIMUM282,7175
#    define _STDLIB_H _STDLIB_H289,7459
#   define YYMALLOC YYMALLOC293,7521
void *malloc (YYSIZE_T); /* INFRINGES ON USER NAME SPACE */malloc296,7692
#   define YYFREE YYFREE300,7788
void free (void *); /* INFRINGES ON USER NAME SPACE */free303,7953
union yyallocyyalloc315,8271
  yytype_int16 yyss_alloc;yyss_alloc317,8287
  yytype_int16 yyss_alloc;yyalloc::yyss_alloc317,8287
  YYSTYPE yyvs_alloc;yyvs_alloc318,8314
  YYSTYPE yyvs_alloc;yyalloc::yyvs_alloc318,8314
# define YYSTACK_GAP_MAXIMUM YYSTACK_GAP_MAXIMUM322,8415
# define YYSTACK_BYTES(YYSTACK_BYTES326,8563
#   define YYCOPY(YYCOPY334,8823
#   define YYCOPY(YYCOPY337,8930
# define YYSTACK_RELOCATE(YYSTACK_RELOCATE353,9421
#define YYFINAL YYFINAL367,9841
#define YYLAST YYLAST369,9900
#define YYNTOKENS YYNTOKENS372,9962
#define YYNNTS YYNNTS374,10024
#define YYNRULES YYNRULES376,10078
#define YYNSTATES YYNSTATES378,10135
#define YYUNDEFTOK YYUNDEFTOK381,10231
#define YYMAXUTOK YYMAXUTOK382,10253
#define YYTRANSLATE(YYTRANSLATE384,10278
static const yytype_uint8 yytranslate[] =yytranslate388,10454
static const yytype_uint8 yyprhs[] =yyprhs422,12505
static const yytype_int8 yyrhs[] =yyrhs428,12656
static const yytype_uint8 yyrline[] =yyrline436,12936
static const char *const yytname[] =yytname445,13222
static const yytype_uint16 yytoknum[] =yytoknum455,13484
static const yytype_uint8 yyr1[] =yyr1462,13663
static const yytype_uint8 yyr2[] =yyr2468,13832
static const yytype_uint8 yydefact[] =yydefact476,14096
static const yytype_int8 yydefgoto[] =yydefgoto483,14266
#define YYPACT_NINF YYPACT_NINF490,14419
static const yytype_int8 yypact[] =yypact491,14442
static const yytype_int8 yypgoto[] =yypgoto498,14607
#define YYTABLE_NINF YYTABLE_NINF507,14905
static const yytype_uint8 yytable[] =yytable508,14929
static const yytype_int8 yycheck[] =yycheck514,15062
static const yytype_uint8 yystos[] =yystos522,15291
#define yyerrok	yyerrok528,15430
#define yyclearin	yyclearin529,15465
#define YYEMPTY	YYEMPTY530,15502
#define YYEOF	YYEOF531,15524
#define YYACCEPT	YYACCEPT533,15542
#define YYABORT	YYABORT534,15576
#define YYERROR	YYERROR535,15609
#define YYFAIL	YYFAIL542,15847
#define YYRECOVERING(YYRECOVERING544,15878
#define YYBACKUP(YYBACKUP546,15919
#define YYTERROR	YYTERROR564,16347
#define YYERRCODE	YYERRCODE565,16366
#define YYRHSLOC(YYRHSLOC572,16572
# define YYLLOC_DEFAULT(YYLLOC_DEFAULT574,16631
#  define YY_LOCATION_PRINT(YY_LOCATION_PRINT600,17544
#  define YY_LOCATION_PRINT(YY_LOCATION_PRINT605,17724
# define YYLEX YYLEX613,17869
# define YYLEX YYLEX615,17910
#  define YYFPRINTF YYFPRINTF623,18068
# define YYDPRINTF(YYDPRINTF626,18105
# define YY_SYMBOL_PRINT(YY_SYMBOL_PRINT632,18212
yy_symbol_value_print (FILE *yyoutput, int yytype, YYSTYPE const * const yyvaluep)yy_symbol_value_print652,18754
yy_symbol_print (FILE *yyoutput, int yytype, YYSTYPE const * const yyvaluep)yy_symbol_print684,19422
yy_stack_print (yytype_int16 *yybottom, yytype_int16 *yytop)yy_stack_print710,20268
# define YY_STACK_PRINT(YY_STACK_PRINT727,20629
yy_reduce_print (YYSTYPE *yyvsp, int yyrule)yy_reduce_print741,21039
# define YY_REDUCE_PRINT(YY_REDUCE_PRINT765,21643
int yydebug;yydebug773,21872
# define YYDPRINTF(YYDPRINTF775,21906
# define YY_SYMBOL_PRINT(YY_SYMBOL_PRINT776,21931
# define YY_STACK_PRINT(YY_STACK_PRINT777,21986
# define YY_REDUCE_PRINT(YY_REDUCE_PRINT778,22023
# define YYINITDEPTH YYINITDEPTH784,22157
# define YYMAXDEPTH YYMAXDEPTH795,22513
#   define yystrlen yystrlen804,22634
yystrlen (const char *yystr)yystrlen810,22818
#   define yystpcpy yystpcpy827,23113
yystpcpy (char *yydest, const char *yysrc)yystpcpy834,23349
yytnamerr (char *yyres, const char *yystr)yytnamerr862,24090
yysyntax_error (char *yyresult, int yystate, int yychar)yysyntax_error909,25149
yydestruct (const char *yymsg, int yytype, YYSTYPE *yyvaluep)yydestruct1019,28318
int yyparse (void *YYPARSE_PARAM);yyparse1045,28797
int yyparse ();yyparse1047,28838
int yyparse (void);yyparse1051,28933
int yyparse ();yyparse1053,28959
int yychar;yychar1059,29042
YYSTYPE yylval;yylval1062,29106
int yynerrs;yynerrs1065,29162
yyparse (void *YYPARSE_PARAM)yyparse1077,29390
#define YYPOPSTACK(YYPOPSTACK1135,30657

intersim2/outputset.cpp,1252
void OutputSet::Clear( )Clear41,1649
void OutputSet::Clear( )OutputSet::Clear41,1649
void OutputSet::Add( int output_port, int vc, int pri  )Add46,1700
void OutputSet::Add( int output_port, int vc, int pri  )OutputSet::Add46,1700
void OutputSet::AddRange( int output_port, int vc_start, int vc_end, int pri )AddRange51,1802
void OutputSet::AddRange( int output_port, int vc_start, int vc_end, int pri )OutputSet::AddRange51,1802
int OutputSet::NumVCs( int output_port ) constNumVCs64,2081
int OutputSet::NumVCs( int output_port ) constOutputSet::NumVCs64,2081
bool OutputSet::OutputEmpty( int output_port ) constOutputEmpty77,2357
bool OutputSet::OutputEmpty( int output_port ) constOutputSet::OutputEmpty77,2357
const set<OutputSet::sSetElement> & OutputSet::GetSet() const{GetSet90,2596
const set<OutputSet::sSetElement> & OutputSet::GetSet() const{OutputSet::GetSet90,2596
int OutputSet::GetVC( int output_port, int vc_index, int *pri ) constGetVC95,2734
int OutputSet::GetVC( int output_port, int vc_index, int *pri ) constOutputSet::GetVC95,2734
bool OutputSet::GetPortVC( int *out_port, int *out_vc ) constGetPortVC124,3304
bool OutputSet::GetPortVC( int *out_port, int *out_vc ) constOutputSet::GetPortVC124,3304

intersim2/booksim_config.cpp,236
BookSimConfig::BookSimConfig( )BookSimConfig38,1558
BookSimConfig::BookSimConfig( )BookSimConfig::BookSimConfig38,1558
PowerConfig::PowerConfig( )PowerConfig318,11517
PowerConfig::PowerConfig( )PowerConfig::PowerConfig318,11517

intersim2/config_utils.hpp,4274
#define _CONFIG_UTILS_HPP__CONFIG_UTILS_HPP_29,1438
extern "C" int yyparse();yyparse38,1556
class Configuration {Configuration40,1583
  static Configuration * theConfig;theConfig41,1605
  static Configuration * theConfig;Configuration::theConfig41,1605
  FILE * _config_file;_config_file42,1641
  FILE * _config_file;Configuration::_config_file42,1641
  string _config_string;_config_string43,1664
  string _config_string;Configuration::_config_string43,1664
  map<string,string> _str_map;_str_map46,1701
  map<string,string> _str_map;Configuration::_str_map46,1701
  map<string,int>    _int_map;_int_map47,1732
  map<string,int>    _int_map;Configuration::_int_map47,1732
  map<string,double> _float_map;_float_map48,1763
  map<string,double> _float_map;Configuration::_float_map48,1763
  Configuration();Configuration51,1807
  Configuration();Configuration::Configuration51,1807
  void AddStrField(string const & field, string const & value);AddStrField53,1827
  void AddStrField(string const & field, string const & value);Configuration::AddStrField53,1827
  void Assign(string const & field, string const & value);Assign55,1892
  void Assign(string const & field, string const & value);Configuration::Assign55,1892
  void Assign(string const & field, int value);Assign56,1951
  void Assign(string const & field, int value);Configuration::Assign56,1951
  void Assign(string const & field, double value);Assign57,1999
  void Assign(string const & field, double value);Configuration::Assign57,1999
  string GetStr(string const & field) const;GetStr59,2051
  string GetStr(string const & field) const;Configuration::GetStr59,2051
  int GetInt(string const & field) const;GetInt60,2096
  int GetInt(string const & field) const;Configuration::GetInt60,2096
  double GetFloat(string const & field) const;GetFloat61,2138
  double GetFloat(string const & field) const;Configuration::GetFloat61,2138
  vector<string> GetStrArray(const string & field) const;GetStrArray63,2186
  vector<string> GetStrArray(const string & field) const;Configuration::GetStrArray63,2186
  vector<int> GetIntArray(const string & field) const;GetIntArray64,2244
  vector<int> GetIntArray(const string & field) const;Configuration::GetIntArray64,2244
  vector<double> GetFloatArray(const string & field) const;GetFloatArray65,2299
  vector<double> GetFloatArray(const string & field) const;Configuration::GetFloatArray65,2299
  void ParseFile(string const & filename);ParseFile67,2360
  void ParseFile(string const & filename);Configuration::ParseFile67,2360
  void ParseString(string const & str);ParseString68,2403
  void ParseString(string const & str);Configuration::ParseString68,2403
  int  Input(char * line, int max_size);Input69,2443
  int  Input(char * line, int max_size);Configuration::Input69,2443
  void ParseError(string const & msg, unsigned int lineno = 0) const;ParseError70,2484
  void ParseError(string const & msg, unsigned int lineno = 0) const;Configuration::ParseError70,2484
  void WriteFile(string const & filename);WriteFile72,2557
  void WriteFile(string const & filename);Configuration::WriteFile72,2557
  void WriteMatlabFile(ostream * o) const;WriteMatlabFile73,2600
  void WriteMatlabFile(ostream * o) const;Configuration::WriteMatlabFile73,2600
  inline const map<string, string> & GetStrMap() const {GetStrMap75,2644
  inline const map<string, string> & GetStrMap() const {Configuration::GetStrMap75,2644
  inline const map<string, int> & GetIntMap() const {GetIntMap78,2726
  inline const map<string, int> & GetIntMap() const {Configuration::GetIntMap78,2726
  inline const map<string, double> & GetFloatMap() const {GetFloatMap81,2805
  inline const map<string, double> & GetFloatMap() const {Configuration::GetFloatMap81,2805
  static Configuration * GetTheConfig();GetTheConfig85,2892
  static Configuration * GetTheConfig();Configuration::GetTheConfig85,2892
bool ParseArgs(Configuration * cf, int argc, char **argv);ParseArgs89,2938
vector<string> tokenize_str(string const & data);tokenize_str91,2998
vector<int> tokenize_int(string const & data);tokenize_int92,3048
vector<double> tokenize_float(string const & data);tokenize_float93,3095
