# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RS232.srcs/sources_1/new/BaudTickGen.sv" \
"../../../../RS232.srcs/sources_1/new/async_receiver.sv" \
"../../../../RS232.srcs/sources_1/new/async_transmitter.sv" \
"../../../../RS232.srcs/sources_1/new/rs232_echo.sv" \

verilog xil_defaultlib  \
"../../../../RS232.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
