

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'
================================================================
* Date:           Thu Dec 18 23:21:30 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.345 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2058|     2058|  20.580 us|  20.580 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1_VITIS_LOOP_7_2  |     2056|     2056|        11|          2|          1|  1024|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    1|      -|      -|    -|
|Expression       |        -|    -|      0|    221|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    0|    260|    240|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|    165|    -|
|Register         |        -|    -|    458|    160|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    1|    718|    786|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|   ~0|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U3   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  41|    0|
    |mul_6ns_8ns_13_1_1_U4   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  41|    0|
    |urem_6ns_3ns_2_10_1_U1  |urem_6ns_3ns_2_10_1  |        0|   0|  130|  79|    0|
    |urem_6ns_3ns_2_10_1_U2  |urem_6ns_3ns_2_10_1  |        0|   0|  130|  79|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   0|  260| 240|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_4ns_5ns_7_4_1_U5  |mac_muladd_5ns_4ns_5ns_7_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_509_p2      |         +|   0|  0|  18|          18|          18|
    |add_ln6_2_fu_291_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln6_fu_303_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln7_fu_359_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln9_1_fu_500_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln9_fu_487_p2       |         +|   0|  0|  24|          17|          17|
    |sub_ln10_1_fu_574_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln10_fu_523_p2      |         -|   0|  0|  25|           1|          18|
    |icmp_ln6_fu_285_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln7_fu_309_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln10_fu_579_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln6_1_fu_315_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln6_fu_343_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   6|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 221|          99|         134|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  13|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_x_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_y_load               |   9|          2|    6|         12|
    |img1_address0_local                   |  13|          3|   12|         36|
    |img1_address1_local                   |  13|          3|   12|         36|
    |indvar_flatten_fu_98                  |   9|          2|   11|         22|
    |x_fu_90                               |   9|          2|    6|         12|
    |y_fu_94                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 165|         37|   79|        183|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln6_reg_624                  |   1|   0|    1|          0|
    |icmp_ln7_reg_633                  |   1|   0|    1|          0|
    |img1_load_2_reg_696               |  16|   0|   16|          0|
    |img1_load_3_reg_701               |  16|   0|   16|          0|
    |indvar_flatten_fu_98              |  11|   0|   11|          0|
    |select_ln6_1_reg_638              |   6|   0|    6|          0|
    |select_ln6_reg_652                |   6|   0|    6|          0|
    |tmp_2_reg_715                     |   1|   0|    1|          0|
    |tmp_reg_666                       |   5|   0|    5|          0|
    |trunc_ln10_1_reg_720              |  16|   0|   16|          0|
    |trunc_ln10_2_reg_725              |  16|   0|   16|          0|
    |trunc_ln6_reg_706                 |   2|   0|    2|          0|
    |trunc_ln9_2_reg_658               |   5|   0|    5|          0|
    |trunc_ln9_reg_644                 |   5|   0|    5|          0|
    |x_fu_90                           |   6|   0|    6|          0|
    |x_load_reg_628                    |   6|   0|    6|          0|
    |y_fu_94                           |   6|   0|    6|          0|
    |icmp_ln6_reg_624                  |  64|  32|    1|          0|
    |select_ln6_1_reg_638              |  64|  32|    6|          0|
    |select_ln6_reg_652                |  64|  32|    6|          0|
    |trunc_ln9_2_reg_658               |  64|  32|    5|          0|
    |trunc_ln9_reg_644                 |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 458| 160|  161|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                                  pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2|  return value|
|img1_address0                                                                                 |  out|   12|   ap_memory|                                                                                 img1|         array|
|img1_ce0                                                                                      |  out|    1|   ap_memory|                                                                                 img1|         array|
|img1_q0                                                                                       |   in|   16|   ap_memory|                                                                                 img1|         array|
|img1_address1                                                                                 |  out|   12|   ap_memory|                                                                                 img1|         array|
|img1_ce1                                                                                      |  out|    1|   ap_memory|                                                                                 img1|         array|
|img1_q1                                                                                       |   in|   16|   ap_memory|                                                                                 img1|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0  |  out|    7|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0    |  out|    7|   ap_memory|    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0         |  out|    1|   ap_memory|    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0         |  out|    1|   ap_memory|    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0          |  out|   16|   ap_memory|    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.71>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 14 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%store_ln6 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%store_ln7 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 20 'store' 'store_ln7' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%icmp_ln6 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 23 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%add_ln6_2 = add i11 %indvar_flatten_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 24 'add' 'add_ln6_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc37.i, void %for.body4.i293.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 25 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 27 'load' 'y_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%add_ln6 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 28 'add' 'add_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%icmp_ln7 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%select_ln6_1 = select i1 %icmp_ln7, i6 %add_ln6, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 30 'select' 'select_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [10/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 31 'urem' 'urem_ln6' <Predicate = (!icmp_ln6)> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 32 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.02ns)   --->   "%store_ln6 = store i11 %add_ln6_2, i11 %indvar_flatten" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 33 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.02>
ST_1 : Operation 34 [1/1] (1.02ns)   --->   "%store_ln6 = store i6 %select_ln6_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 34 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.33>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 35 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [9/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 36 'urem' 'urem_ln6' <Predicate = (!icmp_ln6)> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [10/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 37 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 38 'trunc' 'trunc_ln9_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "%add_ln7 = add i6 %select_ln6, i6 1" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 39 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.02ns)   --->   "%store_ln7 = store i6 %add_ln7, i6 %x" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 40 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.02>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body4.i" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 41 'br' 'br_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 42 [8/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 42 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [9/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 43 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.67>
ST_4 : Operation 44 [7/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 44 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [8/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 45 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.67>
ST_5 : Operation 46 [6/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 46 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [7/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 47 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 48 [5/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 48 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [6/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 49 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %select_ln6_1" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 50 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (3.29ns)   --->   "%mul_ln6 = mul i13 %zext_ln6, i13 86" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 51 'mul' 'mul_ln6' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln6, i32 8, i32 12" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 52 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [4/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 53 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [5/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 54 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.67>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %tmp" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 55 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [3/3] (1.09ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 56 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 57 [3/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 57 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [4/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 58 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_2, i1 1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i12 %tmp_6" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 60 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%img1_addr_2 = getelementptr i16 %img1, i64 0, i64 %zext_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 61 'getelementptr' 'img1_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_2, i1 1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i12 %tmp_7" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 63 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%img1_addr_3 = getelementptr i16 %img1, i64 0, i64 %zext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 64 'getelementptr' 'img1_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "%img1_load_2 = load i12 %img1_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 65 'load' 'img1_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 66 [2/2] (0.00ns)   --->   "%img1_load_3 = load i12 %img1_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 66 'load' 'img1_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.67>
ST_9 : Operation 67 [2/3] (1.09ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 67 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [2/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 68 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [3/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 69 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 0, i5 %trunc_ln9_2, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i12 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 71 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%img1_addr = getelementptr i16 %img1, i64 0, i64 %zext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 72 'getelementptr' 'img1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1, i5 %trunc_ln9, i1 1, i5 %trunc_ln9_2, i1 0" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i12 %tmp_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 74 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%img1_addr_1 = getelementptr i16 %img1, i64 0, i64 %zext_ln9_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 75 'getelementptr' 'img1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (0.00ns)   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 76 'load' 'img1_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 77 [2/2] (0.00ns)   --->   "%img1_load_1 = load i12 %img1_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 77 'load' 'img1_load_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 78 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_2 = load i12 %img1_addr_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 78 'load' 'img1_load_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 79 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_3 = load i12 %img1_addr_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 79 'load' 'img1_load_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 146 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 1.02>

State 10 <SV = 9> <Delay = 5.58>
ST_10 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln9_2)   --->   "%mul_ln6_1 = mul i7 %zext_ln6_1, i7 11" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 80 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 81 [1/10] (2.67ns)   --->   "%urem_ln6 = urem i6 %select_ln6_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 81 'urem' 'urem_ln6' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i2 %urem_ln6" [../HS_hls/src/pyramid_hls.cpp:6->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 82 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %select_ln6" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 83 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.29ns)   --->   "%mul_ln7 = mul i13 %zext_ln7, i13 86" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 84 'mul' 'mul_ln7' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln7, i32 8, i32 12" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i5 %tmp_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 86 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln9_2 = add i7 %mul_ln6_1, i7 %zext_ln9_4" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 87 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 88 [2/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 88 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 89 'load' 'img1_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %img1_load" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 90 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_1 = load i12 %img1_addr_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 91 'load' 'img1_load_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i16 %img1_load_1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 92 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.48ns)   --->   "%add_ln9 = add i17 %sext_ln9_1, i17 %sext_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 93 'add' 'add_ln9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i17 %add_ln9" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 94 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln9_3 = sext i16 %img1_load_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 95 'sext' 'sext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i18 %sext_ln9_2, i18 %sext_ln9_3" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 96 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %img1_load_3" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 97 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i18 %add_ln9_1, i18 %sext_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 98 'add' 'add_ln10' <Predicate = true> <Delay = 2.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln10, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.52ns)   --->   "%sub_ln10 = sub i18 0, i18 %add_ln10" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 100 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 101 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln10, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 102 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.00ns)   --->   "%switch_ln9 = switch i2 %trunc_ln6, void %arrayidx365.i415.case.2, i2 0, void %arrayidx365.i415.case.0, i2 1, void %arrayidx365.i415.case.1" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 103 'switch' 'switch_ln9' <Predicate = true> <Delay = 1.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 104 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 105 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 106 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.34>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:8->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 109 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln9_2 = add i7 %mul_ln6_1, i7 %zext_ln9_4" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 110 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i7 %add_ln9_2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 111 'zext' 'zext_ln9_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 112 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 113 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 114 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 115 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 116 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 117 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 118 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 119 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln9_5" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 120 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/10] (2.67ns)   --->   "%urem_ln7 = urem i6 %select_ln6, i6 3" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 121 'urem' 'urem_ln7' <Predicate = true> <Delay = 2.67> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i2 %urem_ln7" [../HS_hls/src/pyramid_hls.cpp:7->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 122 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (1.48ns)   --->   "%sub_ln10_1 = sub i16 0, i16 %trunc_ln10_1" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 123 'sub' 'sub_ln10_1' <Predicate = (tmp_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.54ns)   --->   "%select_ln10 = select i1 %tmp_2, i16 %sub_ln10_1, i16 %trunc_ln10_2" [../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 124 'select' 'select_ln10' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (1.00ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.210, i2 0, void %arrayidx365.i415.case.08, i2 1, void %arrayidx365.i415.case.19" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 125 'switch' 'switch_ln9' <Predicate = (trunc_ln6 == 1)> <Delay = 1.00>
ST_11 : Operation 126 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 126 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 127 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 128 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 129 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 130 'store' 'store_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit7" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 131 'br' 'br_ln9' <Predicate = (trunc_ln6 == 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.00ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.25, i2 0, void %arrayidx365.i415.case.03, i2 1, void %arrayidx365.i415.case.14" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 132 'switch' 'switch_ln9' <Predicate = (trunc_ln6 == 0)> <Delay = 1.00>
ST_11 : Operation 133 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 133 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 134 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 135 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 136 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 137 'store' 'store_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit2" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 138 'br' 'br_ln9' <Predicate = (trunc_ln6 == 0 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.00ns)   --->   "%switch_ln9 = switch i2 %trunc_ln7, void %arrayidx365.i415.case.215, i2 0, void %arrayidx365.i415.case.013, i2 1, void %arrayidx365.i415.case.114" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 139 'switch' 'switch_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1)> <Delay = 1.00>
ST_11 : Operation 140 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 140 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 141 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 1)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 142 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 143 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 == 0)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln9 = store i16 %select_ln10, i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 144 'store' 'store_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln9 = br void %arrayidx365.i415.exit12" [../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28]   --->   Operation 145 'br' 'br_ln9' <Predicate = (trunc_ln6 != 0 & trunc_ln6 != 1 & trunc_ln7 != 0 & trunc_ln7 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                                                                    (alloca           ) [ 011000000000]
y                                                                                    (alloca           ) [ 010000000000]
indvar_flatten                                                                       (alloca           ) [ 010000000000]
specinterface_ln0                                                                    (specinterface    ) [ 000000000000]
store_ln0                                                                            (store            ) [ 000000000000]
store_ln6                                                                            (store            ) [ 000000000000]
store_ln7                                                                            (store            ) [ 000000000000]
br_ln0                                                                               (br               ) [ 000000000000]
indvar_flatten_load                                                                  (load             ) [ 000000000000]
icmp_ln6                                                                             (icmp             ) [ 011111111100]
add_ln6_2                                                                            (add              ) [ 000000000000]
br_ln6                                                                               (br               ) [ 000000000000]
x_load                                                                               (load             ) [ 001000000000]
y_load                                                                               (load             ) [ 000000000000]
add_ln6                                                                              (add              ) [ 000000000000]
icmp_ln7                                                                             (icmp             ) [ 001000000000]
select_ln6_1                                                                         (select           ) [ 011111111110]
trunc_ln9                                                                            (trunc            ) [ 011111111100]
store_ln6                                                                            (store            ) [ 000000000000]
store_ln6                                                                            (store            ) [ 000000000000]
select_ln6                                                                           (select           ) [ 011111111111]
trunc_ln9_2                                                                          (trunc            ) [ 011111111100]
add_ln7                                                                              (add              ) [ 000000000000]
store_ln7                                                                            (store            ) [ 000000000000]
br_ln7                                                                               (br               ) [ 000000000000]
zext_ln6                                                                             (zext             ) [ 000000000000]
mul_ln6                                                                              (mul              ) [ 000000000000]
tmp                                                                                  (partselect       ) [ 001000001000]
zext_ln6_1                                                                           (zext             ) [ 011000000110]
tmp_6                                                                                (bitconcatenate   ) [ 000000000000]
zext_ln9_2                                                                           (zext             ) [ 000000000000]
img1_addr_2                                                                          (getelementptr    ) [ 010000000100]
tmp_7                                                                                (bitconcatenate   ) [ 000000000000]
zext_ln10                                                                            (zext             ) [ 000000000000]
img1_addr_3                                                                          (getelementptr    ) [ 010000000100]
tmp_s                                                                                (bitconcatenate   ) [ 000000000000]
zext_ln9                                                                             (zext             ) [ 000000000000]
img1_addr                                                                            (getelementptr    ) [ 001000000010]
tmp_5                                                                                (bitconcatenate   ) [ 000000000000]
zext_ln9_1                                                                           (zext             ) [ 000000000000]
img1_addr_1                                                                          (getelementptr    ) [ 001000000010]
img1_load_2                                                                          (load             ) [ 001000000010]
img1_load_3                                                                          (load             ) [ 001000000010]
mul_ln6_1                                                                            (mul              ) [ 010000000001]
urem_ln6                                                                             (urem             ) [ 000000000000]
trunc_ln6                                                                            (trunc            ) [ 011000000011]
zext_ln7                                                                             (zext             ) [ 000000000000]
mul_ln7                                                                              (mul              ) [ 000000000000]
tmp_1                                                                                (partselect       ) [ 000000000000]
zext_ln9_4                                                                           (zext             ) [ 010000000001]
img1_load                                                                            (load             ) [ 000000000000]
sext_ln9                                                                             (sext             ) [ 000000000000]
img1_load_1                                                                          (load             ) [ 000000000000]
sext_ln9_1                                                                           (sext             ) [ 000000000000]
add_ln9                                                                              (add              ) [ 000000000000]
sext_ln9_2                                                                           (sext             ) [ 000000000000]
sext_ln9_3                                                                           (sext             ) [ 000000000000]
add_ln9_1                                                                            (add              ) [ 000000000000]
sext_ln10                                                                            (sext             ) [ 000000000000]
add_ln10                                                                             (add              ) [ 000000000000]
tmp_2                                                                                (bitselect        ) [ 010000000001]
sub_ln10                                                                             (sub              ) [ 000000000000]
trunc_ln10_1                                                                         (partselect       ) [ 010000000001]
trunc_ln10_2                                                                         (partselect       ) [ 010000000001]
switch_ln9                                                                           (switch           ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
specloopname_ln0                                                                     (specloopname     ) [ 000000000000]
speclooptripcount_ln0                                                                (speclooptripcount) [ 000000000000]
specpipeline_ln8                                                                     (specpipeline     ) [ 000000000000]
add_ln9_2                                                                            (add              ) [ 000000000000]
zext_ln9_5                                                                           (zext             ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49 (getelementptr    ) [ 000000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50 (getelementptr    ) [ 000000000000]
urem_ln7                                                                             (urem             ) [ 000000000000]
trunc_ln7                                                                            (trunc            ) [ 010000000001]
sub_ln10_1                                                                           (sub              ) [ 000000000000]
select_ln10                                                                          (select           ) [ 000000000000]
switch_ln9                                                                           (switch           ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
switch_ln9                                                                           (switch           ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
switch_ln9                                                                           (switch           ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
store_ln9                                                                            (store            ) [ 000000000000]
br_ln9                                                                               (br               ) [ 000000000000]
ret_ln0                                                                              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i1.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_6_1_VITIS_LOOP_7_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="x_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img1_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_2/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="img1_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_3/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
<pin id="124" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img1_load_2/8 img1_load_3/8 img1_load/9 img1_load_1/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="img1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="img1_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_1/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln9_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln9_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln9_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln9_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln9_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln9_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln9_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln9_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln9_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln9/11 switch_ln9/11 switch_ln9/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln6_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln7_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln6_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="x_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="y_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln6_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln6/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln6_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln6_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="1"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln7/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln9_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln7_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="1"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="6"/>
<pin id="372" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="13" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="0" index="3" bw="5" slack="0"/>
<pin id="384" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln6_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="7"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="6"/>
<pin id="397" dir="0" index="4" bw="1" slack="0"/>
<pin id="398" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln9_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="7"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="6"/>
<pin id="412" dir="0" index="4" bw="1" slack="0"/>
<pin id="413" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln10_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="8"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="7"/>
<pin id="427" dir="0" index="4" bw="1" slack="0"/>
<pin id="428" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="8"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="0" index="3" bw="5" slack="7"/>
<pin id="442" dir="0" index="4" bw="1" slack="0"/>
<pin id="443" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln9_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="8"/>
<pin id="458" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mul_ln7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="13" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="0" index="3" bw="5" slack="0"/>
<pin id="470" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln9_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_4/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln9_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln9_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln9_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="17" slack="0"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln9_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_3/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln9_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="18" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="18" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="18" slack="0"/>
<pin id="526" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln10_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="18" slack="0"/>
<pin id="532" dir="0" index="2" bw="3" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln10_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="18" slack="0"/>
<pin id="542" dir="0" index="2" bw="3" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_2/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="switch_ln9_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln9/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln9_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_5/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln10_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="1"/>
<pin id="577" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_1/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln10_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="16" slack="1"/>
<pin id="583" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/11 "/>
</bind>
</comp>

<comp id="594" class="1007" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln6_1/8 add_ln9_2/10 "/>
</bind>
</comp>

<comp id="603" class="1005" name="x_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="610" class="1005" name="y_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="617" class="1005" name="indvar_flatten_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="0"/>
<pin id="619" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln6_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="628" class="1005" name="x_load_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="633" class="1005" name="icmp_ln7_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="638" class="1005" name="select_ln6_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln6_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="trunc_ln9_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="7"/>
<pin id="646" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln6_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="1"/>
<pin id="654" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="658" class="1005" name="trunc_ln9_2_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="6"/>
<pin id="660" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln9_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="1"/>
<pin id="668" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="671" class="1005" name="zext_ln6_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="1"/>
<pin id="673" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="img1_addr_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="1"/>
<pin id="678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="img1_addr_3_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="1"/>
<pin id="683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="img1_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="1"/>
<pin id="688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="img1_addr_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="1"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="img1_load_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img1_load_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="img1_load_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img1_load_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln6_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln9_4_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="1"/>
<pin id="712" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9_4 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="trunc_ln10_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="1"/>
<pin id="722" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln10_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="1"/>
<pin id="727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="102" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="127" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="171" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="164" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="178" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="150" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="143" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="157" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="192" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="185" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="199" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="297" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="303" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="300" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="315" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="291" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="315" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="343" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="343" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="392" pin=4"/></net>

<net id="405"><net_src comp="392" pin="5"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="60" pin="0"/><net_sink comp="407" pin=4"/></net>

<net id="420"><net_src comp="407" pin="5"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="422" pin=4"/></net>

<net id="435"><net_src comp="422" pin="5"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="450"><net_src comp="437" pin="5"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="455"><net_src comp="323" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="116" pin="7"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="116" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="493" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="509" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="509" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="452" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="572"><net_src comp="349" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="578"><net_src comp="88" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="587"><net_src comp="579" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="588"><net_src comp="579" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="589"><net_src comp="579" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="591"><net_src comp="579" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="593"><net_src comp="579" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="599"><net_src comp="389" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="54" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="475" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="602"><net_src comp="594" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="606"><net_src comp="90" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="613"><net_src comp="94" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="620"><net_src comp="98" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="627"><net_src comp="285" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="297" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="636"><net_src comp="309" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="641"><net_src comp="315" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="647"><net_src comp="329" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="655"><net_src comp="343" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="661"><net_src comp="355" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="392" pin=3"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="407" pin=3"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="669"><net_src comp="379" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="674"><net_src comp="389" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="679"><net_src comp="102" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="684"><net_src comp="109" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="689"><net_src comp="127" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="694"><net_src comp="134" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="699"><net_src comp="116" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="704"><net_src comp="116" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="709"><net_src comp="452" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="475" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="718"><net_src comp="515" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="723"><net_src comp="529" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="728"><net_src comp="539" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="579" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img1 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1 | {11 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 | {11 }
 - Input state : 
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : img1 | {8 9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln7 : 1
		indvar_flatten_load : 1
		icmp_ln6 : 2
		add_ln6_2 : 2
		br_ln6 : 3
		x_load : 1
		y_load : 1
		add_ln6 : 2
		icmp_ln7 : 2
		select_ln6_1 : 3
		urem_ln6 : 4
		trunc_ln9 : 4
		store_ln6 : 3
		store_ln6 : 4
	State 2
		urem_ln7 : 1
		trunc_ln9_2 : 1
		add_ln7 : 1
		store_ln7 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln6 : 1
		tmp : 2
	State 8
		mul_ln6_1 : 1
		zext_ln9_2 : 1
		img1_addr_2 : 2
		zext_ln10 : 1
		img1_addr_3 : 2
		img1_load_2 : 3
		img1_load_3 : 3
	State 9
		zext_ln9 : 1
		img1_addr : 2
		zext_ln9_1 : 1
		img1_addr_1 : 2
		img1_load : 3
		img1_load_1 : 3
	State 10
		trunc_ln6 : 1
		mul_ln7 : 1
		tmp_1 : 2
		zext_ln9_4 : 3
		add_ln9_2 : 4
		sext_ln9 : 1
		sext_ln9_1 : 1
		add_ln9 : 2
		sext_ln9_2 : 3
		add_ln9_1 : 4
		add_ln10 : 5
		tmp_2 : 6
		sub_ln10 : 6
		trunc_ln10_1 : 7
		trunc_ln10_2 : 6
		switch_ln9 : 2
	State 11
		zext_ln9_5 : 1
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_42 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_43 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_44 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_45 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_46 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_47 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_48 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_49 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_50 : 2
		trunc_ln7 : 1
		select_ln10 : 1
		switch_ln9 : 2
		store_ln9 : 3
		store_ln9 : 3
		store_ln9 : 3
		switch_ln9 : 2
		store_ln9 : 3
		store_ln9 : 3
		store_ln9 : 3
		switch_ln9 : 2
		store_ln9 : 3
		store_ln9 : 3
		store_ln9 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   urem   |      grp_fu_323     |    0    |   130   |    79   |
|          |      grp_fu_349     |    0    |   130   |    79   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln6_2_fu_291  |    0    |    0    |    18   |
|          |    add_ln6_fu_303   |    0    |    0    |    14   |
|    add   |    add_ln7_fu_359   |    0    |    0    |    14   |
|          |    add_ln9_fu_487   |    0    |    0    |    23   |
|          |   add_ln9_1_fu_500  |    0    |    0    |    17   |
|          |   add_ln10_fu_509   |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    mul   |    mul_ln6_fu_373   |    0    |    0    |    41   |
|          |    mul_ln7_fu_459   |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln10_fu_523   |    0    |    0    |    25   |
|          |  sub_ln10_1_fu_574  |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln6_fu_285   |    0    |    0    |    18   |
|          |   icmp_ln7_fu_309   |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          | select_ln6_1_fu_315 |    0    |    0    |    6    |
|  select  |  select_ln6_fu_343  |    0    |    0    |    6    |
|          |  select_ln10_fu_579 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_594     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  switch  |      grp_fu_260     |    0    |    0    |    0    |
|          |  switch_ln9_fu_549  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   trunc_ln9_fu_329  |    0    |    0    |    0    |
|   trunc  |  trunc_ln9_2_fu_355 |    0    |    0    |    0    |
|          |   trunc_ln6_fu_452  |    0    |    0    |    0    |
|          |   trunc_ln7_fu_569  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln6_fu_370   |    0    |    0    |    0    |
|          |  zext_ln6_1_fu_389  |    0    |    0    |    0    |
|          |  zext_ln9_2_fu_402  |    0    |    0    |    0    |
|          |   zext_ln10_fu_417  |    0    |    0    |    0    |
|   zext   |   zext_ln9_fu_432   |    0    |    0    |    0    |
|          |  zext_ln9_1_fu_447  |    0    |    0    |    0    |
|          |   zext_ln7_fu_456   |    0    |    0    |    0    |
|          |  zext_ln9_4_fu_475  |    0    |    0    |    0    |
|          |  zext_ln9_5_fu_557  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_379     |    0    |    0    |    0    |
|partselect|     tmp_1_fu_465    |    0    |    0    |    0    |
|          | trunc_ln10_1_fu_529 |    0    |    0    |    0    |
|          | trunc_ln10_2_fu_539 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_6_fu_392    |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_407    |    0    |    0    |    0    |
|          |     tmp_s_fu_422    |    0    |    0    |    0    |
|          |     tmp_5_fu_437    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln9_fu_479   |    0    |    0    |    0    |
|          |  sext_ln9_1_fu_483  |    0    |    0    |    0    |
|   sext   |  sext_ln9_2_fu_493  |    0    |    0    |    0    |
|          |  sext_ln9_3_fu_497  |    0    |    0    |    0    |
|          |   sext_ln10_fu_506  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_515    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |   260   |   452   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln6_reg_624   |    1   |
|   icmp_ln7_reg_633   |    1   |
|  img1_addr_1_reg_691 |   12   |
|  img1_addr_2_reg_676 |   12   |
|  img1_addr_3_reg_681 |   12   |
|   img1_addr_reg_686  |   12   |
|  img1_load_2_reg_696 |   16   |
|  img1_load_3_reg_701 |   16   |
|indvar_flatten_reg_617|   11   |
| select_ln6_1_reg_638 |    6   |
|  select_ln6_reg_652  |    6   |
|     tmp_2_reg_715    |    1   |
|      tmp_reg_666     |    5   |
| trunc_ln10_1_reg_720 |   16   |
| trunc_ln10_2_reg_725 |   16   |
|   trunc_ln6_reg_706  |    2   |
|  trunc_ln9_2_reg_658 |    5   |
|   trunc_ln9_reg_644  |    5   |
|    x_load_reg_628    |    6   |
|       x_reg_603      |    6   |
|       y_reg_610      |    6   |
|  zext_ln6_1_reg_671  |    7   |
|  zext_ln9_4_reg_710  |    7   |
+----------------------+--------+
|         Total        |   187  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_116 |  p0  |   4  |  12  |   48   ||    0    ||    17   |
| grp_access_fu_116 |  p2  |   4  |   0  |    0   ||    0    ||    17   |
|     grp_fu_323    |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_349    |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_594    |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|     grp_fu_594    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   90   || 6.24743 ||    0    ||    70   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   260  |   452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   70   |
|  Register |    -   |    -   |   187  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   447  |   522  |
+-----------+--------+--------+--------+--------+
