#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 19 19:50:04 2021
# Process ID: 1570870
# Current directory: /home/janhenrik/kiCAD/KiCAD-libs
# Command line: vivado
# Log file: /home/janhenrik/kiCAD/KiCAD-libs/vivado.log
# Journal file: /home/janhenrik/kiCAD/KiCAD-libs/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/janhenrik/.Xilinx/Vivado/2020.1/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/janhenrik/.Xilinx/Vivado/2020.1/init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /home/janhenrik/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/janhenrik/.Xilinx/Vivado/init.tcl'
start_gui
open_project /home/janhenrik/mipi/hdmi_out/hdmi_out.xpr
WARNING: [Board 49-91] Board repository path '“/home/janhenrik/programme/zturn-stuff/boards/board_files”' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for myir.com:mys-7z020:part0:2.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ps_clock.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ps_clock_clk_wiz_0_0
ps_clock_processing_system7_0_0

WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ps_clock.bd}
Adding component instance block -- xilinx.com:module_ref:hdmi_out:1.0 - hdmi_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <ps_clock> from BD file </home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ps_clock.bd>
open_bd_design {/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ps_clock.bd}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: ps_clock_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7301.418 ; gain = 90.156 ; free physical = 7833 ; free virtual = 48541
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ps_clock_wrapper' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'iic_0_scl_iobuf' of component 'IOBUF' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock_wrapper.vhd:101]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'iic_0_sda_iobuf' of component 'IOBUF' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock_wrapper.vhd:108]
INFO: [Synth 8-3491] module 'ps_clock' declared at '/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:14' bound to instance 'ps_clock_i' of component 'ps_clock' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock_wrapper.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ps_clock' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:56]
INFO: [Synth 8-3491] module 'ps_clock_clk_wiz_0_0' declared at '/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'ps_clock_clk_wiz_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:294]
INFO: [Synth 8-6157] synthesizing module 'ps_clock_clk_wiz_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'ps_clock_clk_wiz_0_0_clk_wiz' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'ps_clock_clk_wiz_0_0_clk_wiz' (5#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ps_clock_clk_wiz_0_0' (6#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.v:70]
INFO: [Synth 8-3491] module 'ps_clock_hdmi_out_0_0' declared at '/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_hdmi_out_0_0/synth/ps_clock_hdmi_out_0_0.vhd:56' bound to instance 'hdmi_out_0' of component 'ps_clock_hdmi_out_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:299]
INFO: [Synth 8-638] synthesizing module 'ps_clock_hdmi_out_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_hdmi_out_0_0/synth/ps_clock_hdmi_out_0_0.vhd:68]
INFO: [Synth 8-3491] module 'hdmi_out' declared at '/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/imports/new/hdmi_out.vhd:5' bound to instance 'U0' of component 'hdmi_out' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_hdmi_out_0_0/synth/ps_clock_hdmi_out_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'hdmi_out' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/imports/new/hdmi_out.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out' (7#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/imports/new/hdmi_out.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ps_clock_hdmi_out_0_0' (8#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_hdmi_out_0_0/synth/ps_clock_hdmi_out_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ps_clock_processing_system7_0_0' declared at '/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'ps_clock_processing_system7_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:309]
INFO: [Synth 8-6157] synthesizing module 'ps_clock_processing_system7_0_0' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (9#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (10#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (11#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:474]
INFO: [Synth 8-6155] done synthesizing module 'ps_clock_processing_system7_0_0' (12#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/synth/ps_clock_processing_system7_0_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'ps_clock' (13#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ps_clock_wrapper' (14#1) [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/hdl/ps_clock_wrapper.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7354.355 ; gain = 143.094 ; free physical = 7868 ; free virtual = 48578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7372.168 ; gain = 160.906 ; free physical = 7863 ; free virtual = 48574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7372.168 ; gain = 160.906 ; free physical = 7863 ; free virtual = 48574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7378.105 ; gain = 0.000 ; free physical = 7855 ; free virtual = 48566
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ps_clock_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/ps_clock_processing_system7_0_0.xdc] for cell 'ps_clock_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/ps_clock_processing_system7_0_0.xdc] for cell 'ps_clock_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_processing_system7_0_0/ps_clock_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps_clock_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps_clock_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0_board.xdc] for cell 'ps_clock_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0_board.xdc] for cell 'ps_clock_i/clk_wiz_0/inst'
Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.xdc] for cell 'ps_clock_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.xdc] for cell 'ps_clock_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/sources_1/bd/ps_clock/ip/ps_clock_clk_wiz_0_0/ps_clock_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps_clock_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps_clock_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/constrs_1/imports/new/hdmi.xdc]
Finished Parsing XDC File [/home/janhenrik/mipi/hdmi_out/hdmi_out.srcs/constrs_1/imports/new/hdmi.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7453.945 ; gain = 0.000 ; free physical = 7760 ; free virtual = 48487
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7597.844 ; gain = 386.582 ; free physical = 7638 ; free virtual = 48366
45 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7597.844 ; gain = 386.582 ; free physical = 7638 ; free virtual = 48366
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 19:53:20 2021...
