# 14.4.4 Page 2 Expanded FIFO and AD/DA Control

#### Page 2      Base + 12     Read/Write Expanded FIFO Control

![](../../../../.gitbook/assets/32%20%284%29.png)

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">EXFIFO</td>
      <td style="text-align:left">
        <p>Expanded FIFO enable. Default and reset value is 0.</p>
        <p>0 The FIFO is set in basic mode and the registers at base+5 and base+6
          are in basic mode. The FIFO size is set to 48 samples and the threshold
          is set to 24.</p>
        <p>1 The FIFO is set in enhanced mode, and the registers at base+5 and base+6
          are in enhanced mode. The FIFO size is set to 2048 samples and the threshold
          is set to 1024.</p>
      </td>
    </tr>
  </tbody>
</table>

#### Page 2          Base + 13           Read/Write AD Mode Configuration

![](../../../../.gitbook/assets/33%20%285%29.png)

This register functions as an AD configuration jumper override for the DAQ subsection. This register resets to zero on power-up or reset. 

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">ADPOL</td>
      <td style="text-align:left">
        <p>A/D polarity configuration:</p>
        <p>0 Bipolar operation</p>
        <p>1 Unipolar operation</p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">ADSD</td>
      <td style="text-align:left">
        <p>A/D single-ended / differential configuration:</p>
        <p>0 Single-ended operation</p>
        <p>1 Differential operation</p>
      </td>
    </tr>
  </tbody>
</table>

#### Page 2  Base + 14        Write      DA Mode Configuration

![](../../../../.gitbook/assets/34%20%284%29.png)

This register defines the D/A output range. The control data sent to the D/A chip contains a 4 bit range / command instruction S3-0, whose value is defined based on the bits in this register according to the table below. When this register is written, the range command will be sent to the D/A according to the logic described here.

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">DAUR</td>
      <td style="text-align:left">
        <p>DA unique range:</p>
        <p>0 All D/A channels receive the same range selected by DAPOL and DAG1-0.</p>
        <p>1 Only the D/A channel indicated by DACH1-0 should be set to the range
          selected by DAPOL and DAG1-0.</p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">DARCH1-0</td>
      <td style="text-align:left">DA channel for selected range. If DAUR=0, these bits are ignored. If DAUR=1,
        these bits determine which D/A channel will have the range programmed according
        to DAPOL and DAG1-0.</td>
    </tr>
    <tr>
      <td style="text-align:left">DAPOL</td>
      <td style="text-align:left">D/A polarity configuration</td>
    </tr>
    <tr>
      <td style="text-align:left">DAG1-0</td>
      <td style="text-align:left">D/A converter output range</td>
    </tr>
  </tbody>
</table>

![](../../../../.gitbook/assets/image%20%28153%29.png)

#### Page 2 Base + 14       Read      DA Mode Configuration

![](../../../../.gitbook/assets/36%20%283%29.png)

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">DASIZE</td>
      <td style="text-align:left">
        <p>This bit indicates the resolution of the D/A converter installed. The
          standard models of Helios all use a 12-bit DAC.</p>
        <p>0 12-bit DAC</p>
        <p>1 16-bit DAC</p>
      </td>
    </tr>
  </tbody>
</table>

#### Page 2 Base + 15      Write      DAC MSB – 16-Bit Enhanced Mode

![](../../../../.gitbook/assets/37%20%283%29.png)

When DAMODE=1 \(base+11 bit 6\), the value written to this register forms the upper 8 bits of the 16-bit D/A value that is written to the D/A. When DAMODE=0, this register is ignored. This behavior is consistent regardless of the DASIZE value. DAMODE=1 should only be used when the 16-bit DAC is installed. The standard models of Helios use the 12-bit DAC. 

DA15–8          D/A data bits 15 - 8; DA15 is the MSB.

#### Page 2 Base + 15      Read      D/A Simultaneous Update

If DA simultaneous update is enabled \(DASIM=1\), reading this register will update the DAC outputs in both 12 and 16-bit mode. The value read back is 0.

