The files contained here pertain to a MIPS-like architecture based ALU created in VHDL with a testbench to test edge cases
