Category|Title / Resource|Type|Link|Description / Use|Difficulty Level
Learning Path|Digital Logic & RTL Foundation|Plan|-|Learn combinational and sequential logic; FSMs; clocking; resets; pipelining before diving into Verilog|Beginner
Learning Path|Verilog Basics (Modules, Ports, always blocks)|Plan|-|Study synthesizable vs non-synthesizable Verilog constructs and create small test modules|Beginner
Learning Path|FPGA RTL Design Flow|Plan|-|Learn how to simulate then synthesize then place & route then generate bitstream|Beginner-Intermediate
Learning Path|Interface Protocol Practice|Plan|-|Implement common protocols like SPI, I2C, UART, AXI to understand handshaking and bus timing|Intermediate
Learning Path|Verification & Debugging|Plan|-|Practice waveform analysis; testbenches; timing closure; optimization|Intermediate
Learning Path|Full Projects|Plan|-|Build end-to-end FPGA systems such as UART controller, soft processor, video pipeline|Intermediate-Advanced
Fundamentals|Nandland Verilog Tutorials|Website|[https://nandland.com/learn-verilog/|Simple](https://nandland.com/learn-verilog/|Simple) beginner-friendly Verilog basics and FPGA demos|Beginner
Fundamentals|FPGA Tutorial: Learn Verilog|Website|[https://fpgatutorial.com/verilog/|Practical](https://fpgatutorial.com/verilog/|Practical) lessons with example modules and synthesis flow|Beginner
Fundamentals|ChipVerify Verilog Tutorial|Website|[https://www.chipverify.com/tutorials/verilog|Detailed](https://www.chipverify.com/tutorials/verilog|Detailed) Verilog explanation with testbench and simulation examples|Beginner
Fundamentals|Doulos RTL Verilog Overview|Article|[https://www.doulos.com/knowhow/verilog/rtl-verilog/|Explains](https://www.doulos.com/knowhow/verilog/rtl-verilog/|Explains) synthesizable RTL constructs and design best practices|Beginner
Fundamentals|NPTEL: Digital Design with Verilog|Course|[https://onlinecourses.nptel.ac.in/noc24_cs61/|Free](https://onlinecourses.nptel.ac.in/noc24_cs61/|Free) government course with detailed Verilog design principles|Beginner-Intermediate
Fundamentals|Intel: Verilog HDL Advanced|Course|[https://learning.intel.com/Developer/learn/course/external/view/classroom/861/verilog-hdl-advanced|Advanced](https://learning.intel.com/Developer/learn/course/external/view/classroom/861/verilog-hdl-advanced|Advanced) FSMs, modules, and simulation methods|Intermediate
Fundamentals|VLSIFirst: Top RTL Design Tools|Blog|[https://vlsifirst.com/blog/top-rtl-design-tools-every-student-must-learn|Overview](https://vlsifirst.com/blog/top-rtl-design-tools-every-student-must-learn|Overview) of free RTL design and simulation tools|Beginner
Fundamentals|Medium: Getting Started with RTL Vivado|Blog|[https://medium.com/@techAsthetic/getting-started-with-rtl-design-using-xilinx-vivado-a-technical-guide-5a25ae03a594|Full](https://medium.com/@techAsthetic/getting-started-with-rtl-design-using-xilinx-vivado-a-technical-guide-5a25ae03a594|Full) walkthrough of FPGA workflow with Xilinx tools|Beginner-Intermediate
Fundamentals|Dev.to: Mastering Hardware Design|Blog|[https://dev.to/vaib/mastering-hardware-design-top-20-vhdl-and-verilog-resources-4dh0|Curated](https://dev.to/vaib/mastering-hardware-design-top-20-vhdl-and-verilog-resources-4dh0|Curated) list of 20+ Verilog and VHDL resources|Beginner
Hands-On Projects|Nandland Your First Verilog Program LED Blinker|Tutorial|[https://nandland.com/your-first-verilog-program-an-led-blinker/|Build](https://nandland.com/your-first-verilog-program-an-led-blinker/|Build) an LED blink module; learn clock division and testbench basics|Beginner
Hands-On Projects|Tech Explorations: My First FPGA Project|Blog|[https://techexplorations.com/blog/technology/fpga-programming-with-verilog-my-first-steps|Walkthrough](https://techexplorations.com/blog/technology/fpga-programming-with-verilog-my-first-steps|Walkthrough) of Verilog coding, synthesis, and board testing|Beginner
Hands-On Projects|Hackaday: Learning Verilog on a $25 FPGA|Blog|[https://hackaday.com/2015/08/19/learning-verilog-on-a-25-fpga-part-i/|End-to-end](https://hackaday.com/2015/08/19/learning-verilog-on-a-25-fpga-part-i/|End-to-end) low-cost FPGA workflow with Verilog examples|Beginner-Intermediate
Hands-On Projects|ProjectFPGA Digital System Design Book PDF|PDF|[https://projectfpga.com/resources/fpga-implementation.pdf|Step-by-step](https://projectfpga.com/resources/fpga-implementation.pdf|Step-by-step) FPGA mini-projects with Verilog|Intermediate
Mini Project Repos|nandland/getting-started-with-fpgas|GitHub Repo|[https://github.com/nandland/getting-started-with-fpgas|Basic](https://github.com/nandland/getting-started-with-fpgas|Basic) Verilog projects such as LED blinkers, counters, clock dividers|Beginner
Mini Project Repos|MuhammadMajiid/UART|GitHub Repo|[https://github.com/MuhammadMajiid/UART|UART](https://github.com/MuhammadMajiid/UART|UART) TX and RX Verilog implementation with testbench|Intermediate
Mini Project Repos|alexforencich/verilog-i2c|GitHub Repo|[https://github.com/alexforencich/verilog-i2c|I2C](https://github.com/alexforencich/verilog-i2c|I2C) Master and Slave RTL modules with testbench|Intermediate
Mini Project Repos|andrade824/Verilog-SPI-Master|GitHub Repo|[https://github.com/andrade824/Verilog-SPI-Master|Verilog](https://github.com/andrade824/Verilog-SPI-Master|Verilog) SPI Master IP module|Intermediate
Mini Project Repos|Obijuan/open-fpga-verilog-tutorial|GitHub Repo|[https://github.com/Obijuan/open-fpga-verilog-tutorial|Step-by-step](https://github.com/Obijuan/open-fpga-verilog-tutorial|Step-by-step) FPGA design tutorials using open tools|Beginner-Intermediate
Mini Project Repos|BrunoLevy/learn-fpga|GitHub Repo|[https://github.com/BrunoLevy/learn-fpga|Open-source](https://github.com/BrunoLevy/learn-fpga|Open-source) FPGA and RISC-V learning repository|Intermediate-Advanced
Mini Project Repos|FPGADude/Digital-Design|GitHub Repo|[https://github.com/FPGADude/Digital-Design|Board-tested](https://github.com/FPGADude/Digital-Design|Board-tested) Verilog examples including LEDs, switches, and displays|Beginner-Intermediate
Mini Project Repos|AngeloJacobo/FPGA_Book_Experiments|GitHub Repo|[https://github.com/AngeloJacobo/FPGA_Book_Experiments|All](https://github.com/AngeloJacobo/FPGA_Book_Experiments|All) projects from the book FPGA Prototyping by Verilog Examples|Intermediate
Mini Project Repos|trivedidvijen/SPI-to-I2C-Protocol-Conversion|GitHub Repo|[https://github.com/trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog|Protocol](https://github.com/trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog|Protocol) converter in Verilog converting SPI to I2C|Advanced
Mini Project Repos|HalaMansour1/SystemVerilog-FPGA-projects|GitHub Repo|[https://github.com/HalaMansour1/SystemVerilog-FPGA-projects|Fun](https://github.com/HalaMansour1/SystemVerilog-FPGA-projects|Fun) FPGA projects including games, drivers, and SoC designs|Intermediate-Advanced

