$date
	Sat Jun 17 04:34:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sisotb $end
$var wire 1 ! so $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ si $end
$scope module DUT $end
$var wire 1 % clear $end
$var wire 1 & clk $end
$var wire 1 ' si $end
$var reg 1 ( so $end
$var reg 4 ) temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
0'
0&
0%
0$
0#
0"
x!
$end
#5000
bx0 )
1#
1&
#10000
0#
0&
1"
1%
#15000
b0 )
1#
1&
#20000
0#
0&
0"
0%
#25000
b0 )
0(
0!
1#
1&
#30000
0#
0&
1$
1'
#35000
b1 )
1#
1&
#40000
0#
0&
0$
0'
#45000
b10 )
1#
1&
#50000
0#
0&
x$
x'
#55000
b10x )
1#
1&
#60000
0#
0&
0$
0'
#65000
b10x0 )
1#
1&
#70000
0#
0&
1$
1'
#75000
b0x01 )
1(
1!
1#
1&
#80000
0#
0&
0$
0'
#85000
bx010 )
0(
0!
1#
1&
#90000
0#
0&
#95000
b100 )
x(
x!
1#
1&
#100000
0#
0&
#105000
b1000 )
0(
0!
1#
1&
#110000
0#
0&
#115000
b0 )
1(
1!
1#
1&
#120000
0#
0&
#125000
b0 )
0(
0!
1#
1&
#130000
0#
0&
#135000
b0 )
1#
1&
#140000
0#
0&
#145000
b0 )
1#
1&
#150000
0#
0&
#155000
b0 )
1#
1&
#160000
0#
0&
#165000
b0 )
1#
1&
#170000
0#
0&
#175000
b0 )
1#
1&
#180000
0#
0&
