{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 22:53:39 2012 " "Info: Processing started: Fri Feb 17 22:53:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SMG_LED -c SMG_LED --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SMG_LED -c SMG_LED --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register count\[1\] register count\[27\] 226.91 MHz 4.407 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 226.91 MHz between source register \"count\[1\]\" and destination register \"count\[27\]\" (period= 4.407 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.146 ns + Longest register register " "Info: + Longest register to register delay is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X6_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N7; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.621 ns) 1.085 ns count\[1\]~28 2 COMB LCCOMB_X6_Y4_N6 2 " "Info: 2: + IC(0.464 ns) + CELL(0.621 ns) = 1.085 ns; Loc. = LCCOMB_X6_Y4_N6; Fanout = 2; COMB Node = 'count\[1\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { count[1] count[1]~28 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.171 ns count\[2\]~30 3 COMB LCCOMB_X6_Y4_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X6_Y4_N8; Fanout = 2; COMB Node = 'count\[2\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[1]~28 count[2]~30 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.257 ns count\[3\]~32 4 COMB LCCOMB_X6_Y4_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.257 ns; Loc. = LCCOMB_X6_Y4_N10; Fanout = 2; COMB Node = 'count\[3\]~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[2]~30 count[3]~32 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.343 ns count\[4\]~34 5 COMB LCCOMB_X6_Y4_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.343 ns; Loc. = LCCOMB_X6_Y4_N12; Fanout = 2; COMB Node = 'count\[4\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[3]~32 count[4]~34 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.533 ns count\[5\]~36 6 COMB LCCOMB_X6_Y4_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.533 ns; Loc. = LCCOMB_X6_Y4_N14; Fanout = 2; COMB Node = 'count\[5\]~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[4]~34 count[5]~36 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.619 ns count\[6\]~38 7 COMB LCCOMB_X6_Y4_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.619 ns; Loc. = LCCOMB_X6_Y4_N16; Fanout = 2; COMB Node = 'count\[6\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[5]~36 count[6]~38 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.705 ns count\[7\]~40 8 COMB LCCOMB_X6_Y4_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.705 ns; Loc. = LCCOMB_X6_Y4_N18; Fanout = 2; COMB Node = 'count\[7\]~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[6]~38 count[7]~40 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.791 ns count\[8\]~42 9 COMB LCCOMB_X6_Y4_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.791 ns; Loc. = LCCOMB_X6_Y4_N20; Fanout = 2; COMB Node = 'count\[8\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[7]~40 count[8]~42 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.877 ns count\[9\]~44 10 COMB LCCOMB_X6_Y4_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.877 ns; Loc. = LCCOMB_X6_Y4_N22; Fanout = 2; COMB Node = 'count\[9\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[8]~42 count[9]~44 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.963 ns count\[10\]~46 11 COMB LCCOMB_X6_Y4_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.963 ns; Loc. = LCCOMB_X6_Y4_N24; Fanout = 2; COMB Node = 'count\[10\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[9]~44 count[10]~46 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.049 ns count\[11\]~48 12 COMB LCCOMB_X6_Y4_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.049 ns; Loc. = LCCOMB_X6_Y4_N26; Fanout = 2; COMB Node = 'count\[11\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[10]~46 count[11]~48 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.135 ns count\[12\]~50 13 COMB LCCOMB_X6_Y4_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.135 ns; Loc. = LCCOMB_X6_Y4_N28; Fanout = 2; COMB Node = 'count\[12\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[11]~48 count[12]~50 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.310 ns count\[13\]~52 14 COMB LCCOMB_X6_Y4_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 2.310 ns; Loc. = LCCOMB_X6_Y4_N30; Fanout = 2; COMB Node = 'count\[13\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count[12]~50 count[13]~52 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.396 ns count\[14\]~54 15 COMB LCCOMB_X6_Y3_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.396 ns; Loc. = LCCOMB_X6_Y3_N0; Fanout = 2; COMB Node = 'count\[14\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[13]~52 count[14]~54 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.482 ns count\[15\]~56 16 COMB LCCOMB_X6_Y3_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.482 ns; Loc. = LCCOMB_X6_Y3_N2; Fanout = 2; COMB Node = 'count\[15\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[14]~54 count[15]~56 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.568 ns count\[16\]~58 17 COMB LCCOMB_X6_Y3_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.568 ns; Loc. = LCCOMB_X6_Y3_N4; Fanout = 2; COMB Node = 'count\[16\]~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[15]~56 count[16]~58 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.654 ns count\[17\]~60 18 COMB LCCOMB_X6_Y3_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.654 ns; Loc. = LCCOMB_X6_Y3_N6; Fanout = 2; COMB Node = 'count\[17\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[16]~58 count[17]~60 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.740 ns count\[18\]~62 19 COMB LCCOMB_X6_Y3_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.740 ns; Loc. = LCCOMB_X6_Y3_N8; Fanout = 2; COMB Node = 'count\[18\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[17]~60 count[18]~62 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.826 ns count\[19\]~64 20 COMB LCCOMB_X6_Y3_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.826 ns; Loc. = LCCOMB_X6_Y3_N10; Fanout = 2; COMB Node = 'count\[19\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[18]~62 count[19]~64 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.912 ns count\[20\]~66 21 COMB LCCOMB_X6_Y3_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.912 ns; Loc. = LCCOMB_X6_Y3_N12; Fanout = 2; COMB Node = 'count\[20\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[19]~64 count[20]~66 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.102 ns count\[21\]~68 22 COMB LCCOMB_X6_Y3_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 3.102 ns; Loc. = LCCOMB_X6_Y3_N14; Fanout = 2; COMB Node = 'count\[21\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[20]~66 count[21]~68 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.188 ns count\[22\]~70 23 COMB LCCOMB_X6_Y3_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.188 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 2; COMB Node = 'count\[22\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[21]~68 count[22]~70 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.274 ns count\[23\]~72 24 COMB LCCOMB_X6_Y3_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.274 ns; Loc. = LCCOMB_X6_Y3_N18; Fanout = 2; COMB Node = 'count\[23\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[22]~70 count[23]~72 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.360 ns count\[24\]~74 25 COMB LCCOMB_X6_Y3_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.360 ns; Loc. = LCCOMB_X6_Y3_N20; Fanout = 2; COMB Node = 'count\[24\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[23]~72 count[24]~74 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.446 ns count\[25\]~76 26 COMB LCCOMB_X6_Y3_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.446 ns; Loc. = LCCOMB_X6_Y3_N22; Fanout = 2; COMB Node = 'count\[25\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[24]~74 count[25]~76 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.532 ns count\[26\]~78 27 COMB LCCOMB_X6_Y3_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.532 ns; Loc. = LCCOMB_X6_Y3_N24; Fanout = 1; COMB Node = 'count\[26\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[25]~76 count[26]~78 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.038 ns count\[27\]~79 28 COMB LCCOMB_X6_Y3_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 4.038 ns; Loc. = LCCOMB_X6_Y3_N26; Fanout = 1; COMB Node = 'count\[27\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count[26]~78 count[27]~79 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.146 ns count\[27\] 29 REG LCFF_X6_Y3_N27 8 " "Info: 29: + IC(0.000 ns) + CELL(0.108 ns) = 4.146 ns; Loc. = LCFF_X6_Y3_N27; Fanout = 8; REG Node = 'count\[27\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[27]~79 count[27] } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 88.81 % ) " "Info: Total cell delay = 3.682 ns ( 88.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 11.19 % ) " "Info: Total interconnect delay = 0.464 ns ( 11.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { count[1] count[1]~28 count[2]~30 count[3]~32 count[4]~34 count[5]~36 count[6]~38 count[7]~40 count[8]~42 count[9]~44 count[10]~46 count[11]~48 count[12]~50 count[13]~52 count[14]~54 count[15]~56 count[16]~58 count[17]~60 count[18]~62 count[19]~64 count[20]~66 count[21]~68 count[22]~70 count[23]~72 count[24]~74 count[25]~76 count[26]~78 count[27]~79 count[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { count[1] {} count[1]~28 {} count[2]~30 {} count[3]~32 {} count[4]~34 {} count[5]~36 {} count[6]~38 {} count[7]~40 {} count[8]~42 {} count[9]~44 {} count[10]~46 {} count[11]~48 {} count[12]~50 {} count[13]~52 {} count[14]~54 {} count[15]~56 {} count[16]~58 {} count[17]~60 {} count[18]~62 {} count[19]~64 {} count[20]~66 {} count[21]~68 {} count[22]~70 {} count[23]~72 {} count[24]~74 {} count[25]~76 {} count[26]~78 {} count[27]~79 {} count[27] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns count\[27\] 3 REG LCFF_X6_Y3_N27 8 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X6_Y3_N27; Fanout = 8; REG Node = 'count\[27\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk_50M~clkctrl count[27] } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk_50M clk_50M~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.741 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns count\[1\] 3 REG LCFF_X6_Y4_N7 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X6_Y4_N7; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_50M~clkctrl count[1] } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk_50M clk_50M~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { count[1] count[1]~28 count[2]~30 count[3]~32 count[4]~34 count[5]~36 count[6]~38 count[7]~40 count[8]~42 count[9]~44 count[10]~46 count[11]~48 count[12]~50 count[13]~52 count[14]~54 count[15]~56 count[16]~58 count[17]~60 count[18]~62 count[19]~64 count[20]~66 count[21]~68 count[22]~70 count[23]~72 count[24]~74 count[25]~76 count[26]~78 count[27]~79 count[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { count[1] {} count[1]~28 {} count[2]~30 {} count[3]~32 {} count[4]~34 {} count[5]~36 {} count[6]~38 {} count[7]~40 {} count[8]~42 {} count[9]~44 {} count[10]~46 {} count[11]~48 {} count[12]~50 {} count[13]~52 {} count[14]~54 {} count[15]~56 {} count[16]~58 {} count[17]~60 {} count[18]~62 {} count[19]~64 {} count[20]~66 {} count[21]~68 {} count[22]~70 {} count[23]~72 {} count[24]~74 {} count[25]~76 {} count[26]~78 {} count[27]~79 {} count[27] {} } { 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk_50M clk_50M~clkctrl count[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[27] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk_50M clk_50M~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M dataout\[0\] dataout\[0\]~reg0 7.965 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"dataout\[0\]\" through register \"dataout\[0\]~reg0\" is 7.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_50M 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns dataout\[0\]~reg0 3 REG LCFF_X5_Y3_N9 1 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X5_Y3_N9; Fanout = 1; REG Node = 'dataout\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_50M~clkctrl dataout[0]~reg0 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk_50M clk_50M~clkctrl dataout[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} dataout[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.919 ns + Longest register pin " "Info: + Longest register to pin delay is 4.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataout\[0\]~reg0 1 REG LCFF_X5_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N9; Fanout = 1; REG Node = 'dataout\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0]~reg0 } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(3.236 ns) 4.919 ns dataout\[0\] 2 PIN PIN_53 0 " "Info: 2: + IC(1.683 ns) + CELL(3.236 ns) = 4.919 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'dataout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { dataout[0]~reg0 dataout[0] } "NODE_NAME" } } { "SMG_LED.v" "" { Text "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/19实验十九：利用语言实现一位数码管动态显示0到F/SMG_LED.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 65.79 % ) " "Info: Total cell delay = 3.236 ns ( 65.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 34.21 % ) " "Info: Total interconnect delay = 1.683 ns ( 34.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { dataout[0]~reg0 dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.919 ns" { dataout[0]~reg0 {} dataout[0] {} } { 0.000ns 1.683ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk_50M clk_50M~clkctrl dataout[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} dataout[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { dataout[0]~reg0 dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.919 ns" { dataout[0]~reg0 {} dataout[0] {} } { 0.000ns 1.683ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 22:53:40 2012 " "Info: Processing ended: Fri Feb 17 22:53:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
