

================================================================
== Vivado HLS Report for 'koa_mult_h1'
================================================================
* Date:           Sun Dec 13 12:46:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        koa_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.103|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |                     |           |  Latency  |  Interval | Pipeline|
        |       Instance      |   Module  | min | max | min | max |   Type  |
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |grp_bc_mult_2_fu_47  |bc_mult_2  |   21|   21|   21|   21|   none  |
        |grp_bc_mult_fu_52    |bc_mult    |   21|   21|   21|   21|   none  |
        |grp_bc_mult_1_fu_57  |bc_mult_1  |   21|   21|   21|   21|   none  |
        +---------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|    192|   33516|   7155|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|    1577|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    192|   35093|   7422|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     87|      32|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |grp_bc_mult_fu_52         |bc_mult               |        0|     64|  10590|  2253|    0|
    |grp_bc_mult_1_fu_57       |bc_mult_1             |        0|     64|  10590|  2253|    0|
    |grp_bc_mult_2_fu_47       |bc_mult_2             |        0|     64|  10596|  2253|    0|
    |koa_mult_h1_add_8kbM_U62  |koa_mult_h1_add_8kbM  |        0|      0|    580|   132|    0|
    |koa_mult_h1_sub_4jbC_U60  |koa_mult_h1_sub_4jbC  |        0|      0|    580|   132|    0|
    |koa_mult_h1_sub_4jbC_U61  |koa_mult_h1_sub_4jbC  |        0|      0|    580|   132|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |        0|    192|  33516|  7155|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |ahl_V_fu_86_p2                   |     +    |      0|  0|  232|         225|         225|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  234|         226|         226|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |a0_V_reg_156                      |  448|   0|  448|          0|
    |a2_V_reg_161                      |  448|   0|  448|          0|
    |ah_V_reg_141                      |  224|   0|  224|          0|
    |ahl_V_reg_151                     |  225|   0|  225|          0|
    |al_V_reg_146                      |  224|   0|  224|          0|
    |ap_CS_fsm                         |    5|   0|    5|          0|
    |grp_bc_mult_1_fu_57_ap_start_reg  |    1|   0|    1|          0|
    |grp_bc_mult_2_fu_47_ap_start_reg  |    1|   0|    1|          0|
    |grp_bc_mult_fu_52_ap_start_reg    |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1577|   0| 1577|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|ap_done     | out |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  koa_mult_h1 | return value |
|a_V         |  in |  448|   ap_none  |      a_V     |    scalar    |
|b_V         |  in |  448|   ap_none  |      b_V     |    scalar    |
|c_V         | out |  896|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_V)" [koa_mult/koa.cpp:332]   --->   Operation 6 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ah_V = call i224 @_ssdm_op_PartSelect.i224.i448.i32.i32(i448 %a_V_read, i32 224, i32 447)" [koa_mult/koa.cpp:334]   --->   Operation 7 'partselect' 'ah_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%al_V = trunc i448 %a_V_read to i224" [koa_mult/koa.cpp:335]   --->   Operation 8 'trunc' 'al_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i224 %ah_V to i225" [koa_mult/koa.cpp:338]   --->   Operation 9 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i224 %al_V to i225" [koa_mult/koa.cpp:338]   --->   Operation 10 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (8.10ns)   --->   "%ahl_V = add i225 %sext_ln68_1, %sext_ln68" [koa_mult/koa.cpp:338]   --->   Operation 11 'add' 'ahl_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%a0_V = call fastcc i448 @bc_mult(i224 %ah_V)" [koa_mult/koa.cpp:345]   --->   Operation 12 'call' 'a0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%a2_V = call fastcc i448 @bc_mult_1(i224 %al_V)" [koa_mult/koa.cpp:346]   --->   Operation 13 'call' 'a2_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%a1_V = call fastcc i450 @bc_mult_2(i225 %ahl_V)" [koa_mult/koa.cpp:347]   --->   Operation 14 'call' 'a1_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 15 [1/2] (3.44ns)   --->   "%a0_V = call fastcc i448 @bc_mult(i224 %ah_V)" [koa_mult/koa.cpp:345]   --->   Operation 15 'call' 'a0_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (3.44ns)   --->   "%a2_V = call fastcc i448 @bc_mult_1(i224 %al_V)" [koa_mult/koa.cpp:346]   --->   Operation 16 'call' 'a2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (3.44ns)   --->   "%a1_V = call fastcc i450 @bc_mult_2(i225 %ahl_V)" [koa_mult/koa.cpp:347]   --->   Operation 17 'call' 'a1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V = zext i450 %a1_V to i451" [koa_mult/koa.cpp:350]   --->   Operation 18 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V = zext i448 %a0_V to i451" [koa_mult/koa.cpp:350]   --->   Operation 19 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.44ns)   --->   "%ret_V = sub nsw i451 %lhs_V, %rhs_V" [koa_mult/koa.cpp:350]   --->   Operation 20 'sub' 'ret_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 21 [1/2] (3.44ns)   --->   "%ret_V = sub nsw i451 %lhs_V, %rhs_V" [koa_mult/koa.cpp:350]   --->   Operation 21 'sub' 'ret_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i448 %a2_V to i451" [koa_mult/koa.cpp:350]   --->   Operation 22 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (3.44ns)   --->   "%ret_V_1 = sub i451 %ret_V, %zext_ln215" [koa_mult/koa.cpp:350]   --->   Operation 23 'sub' 'ret_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 24 [1/2] (3.44ns)   --->   "%ret_V_1 = sub i451 %ret_V, %zext_ln215" [koa_mult/koa.cpp:350]   --->   Operation 24 'sub' 'ret_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%r_V = call i675 @_ssdm_op_BitConcatenate.i675.i451.i224(i451 %ret_V_1, i224 0)" [koa_mult/koa.cpp:350]   --->   Operation 25 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1503 = sext i675 %r_V to i896" [koa_mult/koa.cpp:350]   --->   Operation 26 'sext' 'sext_ln1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln = call i896 @_ssdm_op_BitConcatenate.i896.i448.i448(i448 %a0_V, i448 %a2_V)" [koa_mult/koa.cpp:351]   --->   Operation 27 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (3.44ns)   --->   "%add_ln209 = add i896 %sext_ln1503, %or_ln" [koa_mult/koa.cpp:351]   --->   Operation 28 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i448 %a_V), !map !161"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i448 %b_V), !map !167"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i896* %c_V), !map !171"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @koa_mult_h1_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (3.44ns)   --->   "%add_ln209 = add i896 %sext_ln1503, %or_ln" [koa_mult/koa.cpp:351]   --->   Operation 33 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i896P(i896* %c_V, i896 %add_ln209)" [koa_mult/koa.cpp:351]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [koa_mult/koa.cpp:354]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read          (read          ) [ 000000]
ah_V              (partselect    ) [ 001000]
al_V              (trunc         ) [ 001000]
sext_ln68         (sext          ) [ 000000]
sext_ln68_1       (sext          ) [ 000000]
ahl_V             (add           ) [ 001000]
a0_V              (call          ) [ 000110]
a2_V              (call          ) [ 000110]
a1_V              (call          ) [ 000000]
lhs_V             (zext          ) [ 000100]
rhs_V             (zext          ) [ 000100]
ret_V             (sub           ) [ 000010]
zext_ln215        (zext          ) [ 000010]
ret_V_1           (sub           ) [ 000000]
r_V               (bitconcatenate) [ 000000]
sext_ln1503       (sext          ) [ 000001]
or_ln             (bitconcatenate) [ 000001]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
spectopmodule_ln0 (spectopmodule ) [ 000000]
add_ln209         (add           ) [ 000000]
write_ln351       (write         ) [ 000000]
ret_ln354         (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i448"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i448.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i675.i451.i224"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i896.i448.i448"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="koa_mult_h1_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i896P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="a_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="448" slack="0"/>
<pin id="36" dir="0" index="1" bw="448" slack="0"/>
<pin id="37" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln351_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="896" slack="0"/>
<pin id="43" dir="0" index="2" bw="896" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln351/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_bc_mult_2_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="450" slack="0"/>
<pin id="49" dir="0" index="1" bw="225" slack="0"/>
<pin id="50" dir="1" index="2" bw="450" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a1_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_bc_mult_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="448" slack="0"/>
<pin id="54" dir="0" index="1" bw="224" slack="0"/>
<pin id="55" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a0_V/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_bc_mult_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="448" slack="0"/>
<pin id="59" dir="0" index="1" bw="224" slack="0"/>
<pin id="60" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="a2_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ah_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="224" slack="0"/>
<pin id="64" dir="0" index="1" bw="448" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="0" index="3" bw="10" slack="0"/>
<pin id="67" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah_V/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="al_V_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="448" slack="0"/>
<pin id="75" dir="1" index="1" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln68_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="224" slack="0"/>
<pin id="80" dir="1" index="1" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln68_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="224" slack="0"/>
<pin id="84" dir="1" index="1" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ahl_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="224" slack="0"/>
<pin id="88" dir="0" index="1" bw="224" slack="0"/>
<pin id="89" dir="1" index="2" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ahl_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="lhs_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="450" slack="0"/>
<pin id="95" dir="1" index="1" bw="451" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="rhs_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="448" slack="0"/>
<pin id="99" dir="1" index="1" bw="451" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="450" slack="0"/>
<pin id="103" dir="0" index="1" bw="448" slack="0"/>
<pin id="104" dir="1" index="2" bw="451" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln215_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="448" slack="1"/>
<pin id="109" dir="1" index="1" bw="451" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="451" slack="0"/>
<pin id="112" dir="0" index="1" bw="448" slack="0"/>
<pin id="113" dir="1" index="2" bw="451" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="675" slack="0"/>
<pin id="118" dir="0" index="1" bw="451" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="675" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln1503_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="675" slack="0"/>
<pin id="126" dir="1" index="1" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1503/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="or_ln_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="896" slack="0"/>
<pin id="130" dir="0" index="1" bw="448" slack="2"/>
<pin id="131" dir="0" index="2" bw="448" slack="2"/>
<pin id="132" dir="1" index="3" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="675" slack="0"/>
<pin id="136" dir="0" index="1" bw="896" slack="0"/>
<pin id="137" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="ah_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="224" slack="1"/>
<pin id="143" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="ah_V "/>
</bind>
</comp>

<comp id="146" class="1005" name="al_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="224" slack="1"/>
<pin id="148" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="al_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="ahl_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="225" slack="1"/>
<pin id="153" dir="1" index="1" bw="225" slack="1"/>
</pin_list>
<bind>
<opset="ahl_V "/>
</bind>
</comp>

<comp id="156" class="1005" name="a0_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="448" slack="2"/>
<pin id="158" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="a0_V "/>
</bind>
</comp>

<comp id="161" class="1005" name="a2_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="448" slack="1"/>
<pin id="163" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="a2_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="lhs_V_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="451" slack="1"/>
<pin id="169" dir="1" index="1" bw="451" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="172" class="1005" name="rhs_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="451" slack="1"/>
<pin id="174" dir="1" index="1" bw="451" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="ret_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="451" slack="1"/>
<pin id="179" dir="1" index="1" bw="451" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="182" class="1005" name="zext_ln215_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="451" slack="1"/>
<pin id="184" dir="1" index="1" bw="451" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="187" class="1005" name="sext_ln1503_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="896" slack="1"/>
<pin id="189" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1503 "/>
</bind>
</comp>

<comp id="192" class="1005" name="or_ln_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="896" slack="1"/>
<pin id="194" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="34" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="72"><net_src comp="62" pin="4"/><net_sink comp="52" pin=1"/></net>

<net id="76"><net_src comp="34" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="81"><net_src comp="62" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="96"><net_src comp="47" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="114"><net_src comp="101" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="134" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="139"><net_src comp="124" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="62" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="149"><net_src comp="73" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="154"><net_src comp="86" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="159"><net_src comp="52" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="164"><net_src comp="57" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="170"><net_src comp="93" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="175"><net_src comp="97" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="180"><net_src comp="101" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="185"><net_src comp="107" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="190"><net_src comp="124" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="195"><net_src comp="128" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_V | {5 }
 - Input state : 
	Port: koa_mult_h1 : a_V | {1 }
  - Chain level:
	State 1
		sext_ln68 : 1
		sext_ln68_1 : 1
		ahl_V : 2
		a0_V : 1
		a2_V : 1
		a1_V : 3
	State 2
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
	State 3
		ret_V_1 : 1
	State 4
		r_V : 1
		sext_ln1503 : 2
		add_ln209 : 3
	State 5
		write_ln351 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |   grp_bc_mult_2_fu_47   |    64   |  28.304 |  18441  |   2239  |
|   call   |    grp_bc_mult_fu_52    |    64   |  28.304 |  18425  |   2239  |
|          |   grp_bc_mult_1_fu_57   |    64   |  28.304 |  18425  |   2239  |
|----------|-------------------------|---------|---------|---------|---------|
|    sub   |        grp_fu_101       |    0    |    0    |   580   |   132   |
|          |        grp_fu_110       |    0    |    0    |   580   |   132   |
|----------|-------------------------|---------|---------|---------|---------|
|    add   |       ahl_V_fu_86       |    0    |    0    |    0    |   231   |
|          |        grp_fu_134       |    0    |    0    |   580   |   132   |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   a_V_read_read_fu_34   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  | write_ln351_write_fu_40 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|partselect|        ah_V_fu_62       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        al_V_fu_73       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     sext_ln68_fu_78     |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln68_1_fu_82    |    0    |    0    |    0    |    0    |
|          |    sext_ln1503_fu_124   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       lhs_V_fu_93       |    0    |    0    |    0    |    0    |
|   zext   |       rhs_V_fu_97       |    0    |    0    |    0    |    0    |
|          |    zext_ln215_fu_107    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|        r_V_fu_116       |    0    |    0    |    0    |    0    |
|          |       or_ln_fu_128      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |   192   |  84.912 |  57031  |   7344  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    a0_V_reg_156   |   448  |
|    a2_V_reg_161   |   448  |
|    ah_V_reg_141   |   224  |
|   ahl_V_reg_151   |   225  |
|    al_V_reg_146   |   224  |
|   lhs_V_reg_167   |   451  |
|   or_ln_reg_192   |   896  |
|   ret_V_reg_177   |   451  |
|   rhs_V_reg_172   |   451  |
|sext_ln1503_reg_187|   896  |
| zext_ln215_reg_182|   451  |
+-------------------+--------+
|       Total       |  5165  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_bc_mult_2_fu_47 |  p1  |   2  |  225 |   450  ||    9    |
|  grp_bc_mult_fu_52  |  p1  |   2  |  224 |   448  ||    9    |
| grp_bc_mult_1_fu_57 |  p1  |   2  |  224 |   448  ||    9    |
|      grp_fu_101     |  p0  |   2  |  450 |   900  ||    9    |
|      grp_fu_101     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_110     |  p0  |   2  |  451 |   902  ||    9    |
|      grp_fu_110     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_134     |  p0  |   2  |  675 |  1350  ||    9    |
|      grp_fu_134     |  p1  |   2  |  896 |  1792  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  8082  ||  15.921 ||    81   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   192  |   84   |  57031 |  7344  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |  5165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   192  |   100  |  62196 |  7425  |
+-----------+--------+--------+--------+--------+
