Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 1de73b5913394f3e8040a18c65286fca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DP_behav xil_defaultlib.tb_DP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DedicatedProcessor
Compiling module xil_defaultlib.tb_DP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DP_behav
