
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000844  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  080009cc  080009cc  000109cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080009d8  080009d8  000109e0  2**0
                  CONTENTS
  4 .ARM          00000000  080009d8  080009d8  000109e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080009d8  080009e0  000109e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080009d8  080009d8  000109d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080009dc  080009dc  000109dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000109e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000109e0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000109e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00010a10  2**0
                  CONTENTS, READONLY
 14 .debug_info   000011c3  00000000  00000000  00010a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000004c2  00000000  00000000  00011c16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000120  00000000  00000000  000120d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000ca  00000000  00000000  000121f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00002325  00000000  00000000  000122c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000016cb  00000000  00000000  000145e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00009c81  00000000  00000000  00015cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000003b4  00000000  00000000  0001f934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  0001fce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080009b4 	.word	0x080009b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080009b4 	.word	0x080009b4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <GPIO_PeriClockControl>:
 * @param[in]         - ENABLE or DISABLE macros
 * @return            -  none
 * @Note              -  none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
 80001e0:	460b      	mov	r3, r1
 80001e2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80001e4:	78fb      	ldrb	r3, [r7, #3]
 80001e6:	2b01      	cmp	r3, #1
 80001e8:	d161      	bne.n	80002ae <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4a33      	ldr	r2, [pc, #204]	; (80002bc <GPIO_PeriClockControl+0xe4>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d106      	bne.n	8000200 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80001f2:	4b33      	ldr	r3, [pc, #204]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 80001f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f6:	4a32      	ldr	r2, [pc, #200]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 80001f8:	f043 0301 	orr.w	r3, r3, #1
 80001fc:	6313      	str	r3, [r2, #48]	; 0x30
	}
	else
	{
		//TODO
	}
}
 80001fe:	e056      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOB)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4a30      	ldr	r2, [pc, #192]	; (80002c4 <GPIO_PeriClockControl+0xec>)
 8000204:	4293      	cmp	r3, r2
 8000206:	d106      	bne.n	8000216 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000208:	4b2d      	ldr	r3, [pc, #180]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020c:	4a2c      	ldr	r2, [pc, #176]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800020e:	f043 0302 	orr.w	r3, r3, #2
 8000212:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000214:	e04b      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOC)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a2b      	ldr	r2, [pc, #172]	; (80002c8 <GPIO_PeriClockControl+0xf0>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d106      	bne.n	800022c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800021e:	4b28      	ldr	r3, [pc, #160]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000222:	4a27      	ldr	r2, [pc, #156]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000224:	f043 0304 	orr.w	r3, r3, #4
 8000228:	6313      	str	r3, [r2, #48]	; 0x30
}
 800022a:	e040      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOD)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a27      	ldr	r2, [pc, #156]	; (80002cc <GPIO_PeriClockControl+0xf4>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d106      	bne.n	8000242 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000234:	4b22      	ldr	r3, [pc, #136]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000238:	4a21      	ldr	r2, [pc, #132]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800023a:	f043 0308 	orr.w	r3, r3, #8
 800023e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000240:	e035      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOE)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4a22      	ldr	r2, [pc, #136]	; (80002d0 <GPIO_PeriClockControl+0xf8>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d106      	bne.n	8000258 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800024a:	4b1d      	ldr	r3, [pc, #116]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800024c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800024e:	4a1c      	ldr	r2, [pc, #112]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000250:	f043 0310 	orr.w	r3, r3, #16
 8000254:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000256:	e02a      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOF)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4a1e      	ldr	r2, [pc, #120]	; (80002d4 <GPIO_PeriClockControl+0xfc>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d106      	bne.n	800026e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000260:	4b17      	ldr	r3, [pc, #92]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000264:	4a16      	ldr	r2, [pc, #88]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000266:	f043 0320 	orr.w	r3, r3, #32
 800026a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800026c:	e01f      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOG)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a19      	ldr	r2, [pc, #100]	; (80002d8 <GPIO_PeriClockControl+0x100>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d106      	bne.n	8000284 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000276:	4b12      	ldr	r3, [pc, #72]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800027a:	4a11      	ldr	r2, [pc, #68]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800027c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000280:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000282:	e014      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOH)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4a15      	ldr	r2, [pc, #84]	; (80002dc <GPIO_PeriClockControl+0x104>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d106      	bne.n	800029a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800028c:	4b0c      	ldr	r3, [pc, #48]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 800028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000290:	4a0b      	ldr	r2, [pc, #44]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 8000292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000296:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000298:	e009      	b.n	80002ae <GPIO_PeriClockControl+0xd6>
		else if (pGPIOx == GPIOI)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a10      	ldr	r2, [pc, #64]	; (80002e0 <GPIO_PeriClockControl+0x108>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d105      	bne.n	80002ae <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 80002a2:	4b07      	ldr	r3, [pc, #28]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 80002a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a6:	4a06      	ldr	r2, [pc, #24]	; (80002c0 <GPIO_PeriClockControl+0xe8>)
 80002a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ae:	bf00      	nop
 80002b0:	370c      	adds	r7, #12
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	40020000 	.word	0x40020000
 80002c0:	40023800 	.word	0x40023800
 80002c4:	40020400 	.word	0x40020400
 80002c8:	40020800 	.word	0x40020800
 80002cc:	40020c00 	.word	0x40020c00
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40021400 	.word	0x40021400
 80002d8:	40021800 	.word	0x40021800
 80002dc:	40021c00 	.word	0x40021c00
 80002e0:	40022000 	.word	0x40022000

080002e4 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b086      	sub	sp, #24
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	 uint32_t temp = 0; //temp register
 80002ec:	2300      	movs	r3, #0
 80002ee:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle -> pGPIOx, ENABLE);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2101      	movs	r1, #1
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ff6e 	bl	80001d8 <GPIO_PeriClockControl>

	//1 . configure the mode of GPIO pin

	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	795b      	ldrb	r3, [r3, #5]
 8000300:	2b03      	cmp	r3, #3
 8000302:	d820      	bhi.n	8000346 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	795b      	ldrb	r3, [r3, #5]
 8000308:	461a      	mov	r2, r3
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	791b      	ldrb	r3, [r3, #4]
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	fa02 f303 	lsl.w	r3, r2, r3
 8000314:	617b      	str	r3, [r7, #20]
		pGPIOHandle -> pGPIOx -> MODER &= ~( 0x3 << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	681a      	ldr	r2, [r3, #0]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	791b      	ldrb	r3, [r3, #4]
 8000320:	005b      	lsls	r3, r3, #1
 8000322:	2103      	movs	r1, #3
 8000324:	fa01 f303 	lsl.w	r3, r1, r3
 8000328:	43db      	mvns	r3, r3
 800032a:	4619      	mov	r1, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	400a      	ands	r2, r1
 8000332:	601a      	str	r2, [r3, #0]
		pGPIOHandle -> pGPIOx -> MODER |= temp; //setting
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	6819      	ldr	r1, [r3, #0]
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	697a      	ldr	r2, [r7, #20]
 8000340:	430a      	orrs	r2, r1
 8000342:	601a      	str	r2, [r3, #0]
 8000344:	e0cb      	b.n	80004de <GPIO_Init+0x1fa>

	}
	else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	795b      	ldrb	r3, [r3, #5]
 800034a:	2b04      	cmp	r3, #4
 800034c:	d117      	bne.n	800037e <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI -> FTSR |= ( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800034e:	4b4b      	ldr	r3, [pc, #300]	; (800047c <GPIO_Init+0x198>)
 8000350:	68db      	ldr	r3, [r3, #12]
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	7912      	ldrb	r2, [r2, #4]
 8000356:	4611      	mov	r1, r2
 8000358:	2201      	movs	r2, #1
 800035a:	408a      	lsls	r2, r1
 800035c:	4611      	mov	r1, r2
 800035e:	4a47      	ldr	r2, [pc, #284]	; (800047c <GPIO_Init+0x198>)
 8000360:	430b      	orrs	r3, r1
 8000362:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI -> RTSR &= ~( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000364:	4b45      	ldr	r3, [pc, #276]	; (800047c <GPIO_Init+0x198>)
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	7912      	ldrb	r2, [r2, #4]
 800036c:	4611      	mov	r1, r2
 800036e:	2201      	movs	r2, #1
 8000370:	408a      	lsls	r2, r1
 8000372:	43d2      	mvns	r2, r2
 8000374:	4611      	mov	r1, r2
 8000376:	4a41      	ldr	r2, [pc, #260]	; (800047c <GPIO_Init+0x198>)
 8000378:	400b      	ands	r3, r1
 800037a:	6093      	str	r3, [r2, #8]
 800037c:	e035      	b.n	80003ea <GPIO_Init+0x106>

		}
		else if (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	795b      	ldrb	r3, [r3, #5]
 8000382:	2b05      	cmp	r3, #5
 8000384:	d117      	bne.n	80003b6 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI -> RTSR |= ( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000386:	4b3d      	ldr	r3, [pc, #244]	; (800047c <GPIO_Init+0x198>)
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	7912      	ldrb	r2, [r2, #4]
 800038e:	4611      	mov	r1, r2
 8000390:	2201      	movs	r2, #1
 8000392:	408a      	lsls	r2, r1
 8000394:	4611      	mov	r1, r2
 8000396:	4a39      	ldr	r2, [pc, #228]	; (800047c <GPIO_Init+0x198>)
 8000398:	430b      	orrs	r3, r1
 800039a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI -> FTSR &= ~( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800039c:	4b37      	ldr	r3, [pc, #220]	; (800047c <GPIO_Init+0x198>)
 800039e:	68db      	ldr	r3, [r3, #12]
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	7912      	ldrb	r2, [r2, #4]
 80003a4:	4611      	mov	r1, r2
 80003a6:	2201      	movs	r2, #1
 80003a8:	408a      	lsls	r2, r1
 80003aa:	43d2      	mvns	r2, r2
 80003ac:	4611      	mov	r1, r2
 80003ae:	4a33      	ldr	r2, [pc, #204]	; (800047c <GPIO_Init+0x198>)
 80003b0:	400b      	ands	r3, r1
 80003b2:	60d3      	str	r3, [r2, #12]
 80003b4:	e019      	b.n	80003ea <GPIO_Init+0x106>

		}
		else if (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	795b      	ldrb	r3, [r3, #5]
 80003ba:	2b06      	cmp	r3, #6
 80003bc:	d115      	bne.n	80003ea <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI -> RTSR |= ( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80003be:	4b2f      	ldr	r3, [pc, #188]	; (800047c <GPIO_Init+0x198>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	7912      	ldrb	r2, [r2, #4]
 80003c6:	4611      	mov	r1, r2
 80003c8:	2201      	movs	r2, #1
 80003ca:	408a      	lsls	r2, r1
 80003cc:	4611      	mov	r1, r2
 80003ce:	4a2b      	ldr	r2, [pc, #172]	; (800047c <GPIO_Init+0x198>)
 80003d0:	430b      	orrs	r3, r1
 80003d2:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI -> FTSR |= ( 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80003d4:	4b29      	ldr	r3, [pc, #164]	; (800047c <GPIO_Init+0x198>)
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	687a      	ldr	r2, [r7, #4]
 80003da:	7912      	ldrb	r2, [r2, #4]
 80003dc:	4611      	mov	r1, r2
 80003de:	2201      	movs	r2, #1
 80003e0:	408a      	lsls	r2, r1
 80003e2:	4611      	mov	r1, r2
 80003e4:	4a25      	ldr	r2, [pc, #148]	; (800047c <GPIO_Init+0x198>)
 80003e6:	430b      	orrs	r3, r1
 80003e8:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	791b      	ldrb	r3, [r3, #4]
 80003ee:	089b      	lsrs	r3, r3, #2
 80003f0:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber % 4;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	791b      	ldrb	r3, [r3, #4]
 80003f6:	f003 0303 	and.w	r3, r3, #3
 80003fa:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle -> pGPIOx);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a1f      	ldr	r2, [pc, #124]	; (8000480 <GPIO_Init+0x19c>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d04e      	beq.n	80004a4 <GPIO_Init+0x1c0>
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a1e      	ldr	r2, [pc, #120]	; (8000484 <GPIO_Init+0x1a0>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d032      	beq.n	8000476 <GPIO_Init+0x192>
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a1c      	ldr	r2, [pc, #112]	; (8000488 <GPIO_Init+0x1a4>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d02b      	beq.n	8000472 <GPIO_Init+0x18e>
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a1b      	ldr	r2, [pc, #108]	; (800048c <GPIO_Init+0x1a8>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d024      	beq.n	800046e <GPIO_Init+0x18a>
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a19      	ldr	r2, [pc, #100]	; (8000490 <GPIO_Init+0x1ac>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d01d      	beq.n	800046a <GPIO_Init+0x186>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a18      	ldr	r2, [pc, #96]	; (8000494 <GPIO_Init+0x1b0>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d016      	beq.n	8000466 <GPIO_Init+0x182>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a16      	ldr	r2, [pc, #88]	; (8000498 <GPIO_Init+0x1b4>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d00f      	beq.n	8000462 <GPIO_Init+0x17e>
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a15      	ldr	r2, [pc, #84]	; (800049c <GPIO_Init+0x1b8>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d008      	beq.n	800045e <GPIO_Init+0x17a>
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a13      	ldr	r2, [pc, #76]	; (80004a0 <GPIO_Init+0x1bc>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d101      	bne.n	800045a <GPIO_Init+0x176>
 8000456:	2308      	movs	r3, #8
 8000458:	e025      	b.n	80004a6 <GPIO_Init+0x1c2>
 800045a:	2300      	movs	r3, #0
 800045c:	e023      	b.n	80004a6 <GPIO_Init+0x1c2>
 800045e:	2307      	movs	r3, #7
 8000460:	e021      	b.n	80004a6 <GPIO_Init+0x1c2>
 8000462:	2306      	movs	r3, #6
 8000464:	e01f      	b.n	80004a6 <GPIO_Init+0x1c2>
 8000466:	2305      	movs	r3, #5
 8000468:	e01d      	b.n	80004a6 <GPIO_Init+0x1c2>
 800046a:	2304      	movs	r3, #4
 800046c:	e01b      	b.n	80004a6 <GPIO_Init+0x1c2>
 800046e:	2303      	movs	r3, #3
 8000470:	e019      	b.n	80004a6 <GPIO_Init+0x1c2>
 8000472:	2302      	movs	r3, #2
 8000474:	e017      	b.n	80004a6 <GPIO_Init+0x1c2>
 8000476:	2301      	movs	r3, #1
 8000478:	e015      	b.n	80004a6 <GPIO_Init+0x1c2>
 800047a:	bf00      	nop
 800047c:	40013c00 	.word	0x40013c00
 8000480:	40020000 	.word	0x40020000
 8000484:	40020400 	.word	0x40020400
 8000488:	40020800 	.word	0x40020800
 800048c:	40020c00 	.word	0x40020c00
 8000490:	40021000 	.word	0x40021000
 8000494:	40021400 	.word	0x40021400
 8000498:	40021800 	.word	0x40021800
 800049c:	40021c00 	.word	0x40021c00
 80004a0:	40022000 	.word	0x40022000
 80004a4:	2300      	movs	r3, #0
 80004a6:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80004a8:	4b59      	ldr	r3, [pc, #356]	; (8000610 <GPIO_Init+0x32c>)
 80004aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004ac:	4a58      	ldr	r2, [pc, #352]	; (8000610 <GPIO_Init+0x32c>)
 80004ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004b2:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG -> EXTICR[temp1] = portcode << ( temp2 * 4);
 80004b4:	7c7a      	ldrb	r2, [r7, #17]
 80004b6:	7cbb      	ldrb	r3, [r7, #18]
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	fa02 f103 	lsl.w	r1, r2, r3
 80004be:	4a55      	ldr	r2, [pc, #340]	; (8000614 <GPIO_Init+0x330>)
 80004c0:	7cfb      	ldrb	r3, [r7, #19]
 80004c2:	3302      	adds	r3, #2
 80004c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI -> IMR |= 1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber;
 80004c8:	4b53      	ldr	r3, [pc, #332]	; (8000618 <GPIO_Init+0x334>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	7912      	ldrb	r2, [r2, #4]
 80004d0:	4611      	mov	r1, r2
 80004d2:	2201      	movs	r2, #1
 80004d4:	408a      	lsls	r2, r1
 80004d6:	4611      	mov	r1, r2
 80004d8:	4a4f      	ldr	r2, [pc, #316]	; (8000618 <GPIO_Init+0x334>)
 80004da:	430b      	orrs	r3, r1
 80004dc:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	799b      	ldrb	r3, [r3, #6]
 80004e2:	461a      	mov	r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	791b      	ldrb	r3, [r3, #4]
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	fa02 f303 	lsl.w	r3, r2, r3
 80004ee:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> OSPEEDR &= ~( 0x3 << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	689a      	ldr	r2, [r3, #8]
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	791b      	ldrb	r3, [r3, #4]
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	2103      	movs	r1, #3
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	43db      	mvns	r3, r3
 8000504:	4619      	mov	r1, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	400a      	ands	r2, r1
 800050c:	609a      	str	r2, [r3, #8]
	pGPIOHandle -> pGPIOx -> OSPEEDR |= temp; //setting
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	6899      	ldr	r1, [r3, #8]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	697a      	ldr	r2, [r7, #20]
 800051a:	430a      	orrs	r2, r1
 800051c:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	79db      	ldrb	r3, [r3, #7]
 8000522:	461a      	mov	r2, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	791b      	ldrb	r3, [r3, #4]
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	fa02 f303 	lsl.w	r3, r2, r3
 800052e:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> PUPDR &= ~( 0x3 << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	68da      	ldr	r2, [r3, #12]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	791b      	ldrb	r3, [r3, #4]
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	2103      	movs	r1, #3
 800053e:	fa01 f303 	lsl.w	r3, r1, r3
 8000542:	43db      	mvns	r3, r3
 8000544:	4619      	mov	r1, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	400a      	ands	r2, r1
 800054c:	60da      	str	r2, [r3, #12]
	pGPIOHandle -> pGPIOx -> PUPDR |= temp; //setting
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	68d9      	ldr	r1, [r3, #12]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	697a      	ldr	r2, [r7, #20]
 800055a:	430a      	orrs	r2, r1
 800055c:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	7a1b      	ldrb	r3, [r3, #8]
 8000562:	461a      	mov	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	fa02 f303 	lsl.w	r3, r2, r3
 800056c:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> OTYPER &= ~(0x1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber); //clearing
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	685a      	ldr	r2, [r3, #4]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	791b      	ldrb	r3, [r3, #4]
 8000578:	4619      	mov	r1, r3
 800057a:	2301      	movs	r3, #1
 800057c:	408b      	lsls	r3, r1
 800057e:	43db      	mvns	r3, r3
 8000580:	4619      	mov	r1, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	400a      	ands	r2, r1
 8000588:	605a      	str	r2, [r3, #4]
	pGPIOHandle -> pGPIOx -> OTYPER |= temp; //setting
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	6859      	ldr	r1, [r3, #4]
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	430a      	orrs	r2, r1
 8000598:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	795b      	ldrb	r3, [r3, #5]
 800059e:	2b02      	cmp	r3, #2
 80005a0:	d131      	bne.n	8000606 <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 8;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	791b      	ldrb	r3, [r3, #4]
 80005a6:	08db      	lsrs	r3, r3, #3
 80005a8:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber  % 8;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	791b      	ldrb	r3, [r3, #4]
 80005ae:	f003 0307 	and.w	r3, r3, #7
 80005b2:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle -> pGPIOx -> AFR[temp1] &= ~(0xF << ( 4 * temp2 )); //clearing
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	7c3a      	ldrb	r2, [r7, #16]
 80005ba:	3208      	adds	r2, #8
 80005bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005c0:	7bfb      	ldrb	r3, [r7, #15]
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	220f      	movs	r2, #15
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	43db      	mvns	r3, r3
 80005cc:	4618      	mov	r0, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	7c3a      	ldrb	r2, [r7, #16]
 80005d4:	4001      	ands	r1, r0
 80005d6:	3208      	adds	r2, #8
 80005d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle -> pGPIOx -> AFR[temp1] |= (pGPIOHandle -> GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 )); //setting
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	7c3a      	ldrb	r2, [r7, #16]
 80005e2:	3208      	adds	r2, #8
 80005e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	7a5b      	ldrb	r3, [r3, #9]
 80005ec:	461a      	mov	r2, r3
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	fa02 f303 	lsl.w	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	7c3a      	ldrb	r2, [r7, #16]
 80005fe:	4301      	orrs	r1, r0
 8000600:	3208      	adds	r2, #8
 8000602:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	40013800 	.word	0x40013800
 8000618:	40013c00 	.word	0x40013c00

0800061c <SPI_PeriClockControl>:
/*
 * Peripheral Clock setup
 */

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000628:	78fb      	ldrb	r3, [r7, #3]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d11f      	bne.n	800066e <SPI_PeriClockControl+0x52>
		{
			if(pSPIx == SPI1)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4a12      	ldr	r2, [pc, #72]	; (800067c <SPI_PeriClockControl+0x60>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d106      	bne.n	8000644 <SPI_PeriClockControl+0x28>
			{
				SPI1_PCLK_EN();
 8000636:	4b12      	ldr	r3, [pc, #72]	; (8000680 <SPI_PeriClockControl+0x64>)
 8000638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063a:	4a11      	ldr	r2, [pc, #68]	; (8000680 <SPI_PeriClockControl+0x64>)
 800063c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000640:	6453      	str	r3, [r2, #68]	; 0x44
		}
		else
		{
			//TODO
		}
}
 8000642:	e014      	b.n	800066e <SPI_PeriClockControl+0x52>
			else if (pSPIx == SPI2)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a0f      	ldr	r2, [pc, #60]	; (8000684 <SPI_PeriClockControl+0x68>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d106      	bne.n	800065a <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <SPI_PeriClockControl+0x64>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	4a0b      	ldr	r2, [pc, #44]	; (8000680 <SPI_PeriClockControl+0x64>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000656:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000658:	e009      	b.n	800066e <SPI_PeriClockControl+0x52>
			else if (pSPIx == SPI3)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <SPI_PeriClockControl+0x6c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d105      	bne.n	800066e <SPI_PeriClockControl+0x52>
				SPI3_PCLK_EN();
 8000662:	4b07      	ldr	r3, [pc, #28]	; (8000680 <SPI_PeriClockControl+0x64>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000666:	4a06      	ldr	r2, [pc, #24]	; (8000680 <SPI_PeriClockControl+0x64>)
 8000668:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800066c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800066e:	bf00      	nop
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	40013000 	.word	0x40013000
 8000680:	40023800 	.word	0x40023800
 8000684:	40003800 	.word	0x40003800
 8000688:	40003c00 	.word	0x40003c00

0800068c <SPI_Init>:
/*
 * Init and De-init
 */

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	//peripheral clock enable

	SPI_PeriClockControl(pSPIHandle -> pSPIx, ENABLE);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2101      	movs	r1, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ffbe 	bl	800061c <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle -> SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR ;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	791b      	ldrb	r3, [r3, #4]
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	461a      	mov	r2, r3
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle -> SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	795b      	ldrb	r3, [r3, #5]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d104      	bne.n	80006c4 <SPI_Init+0x38>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	e014      	b.n	80006ee <SPI_Init+0x62>

	}
	else if (pSPIHandle -> SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	795b      	ldrb	r3, [r3, #5]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d104      	bne.n	80006d6 <SPI_Init+0x4a>
	{
		//bidi mode should be set
		tempreg |= ( 1 << SPI_CR1_BIDIMODE);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e00b      	b.n	80006ee <SPI_Init+0x62>
	}
	else if (pSPIHandle -> SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	795b      	ldrb	r3, [r3, #5]
 80006da:	2b03      	cmp	r3, #3
 80006dc:	d107      	bne.n	80006ee <SPI_Init+0x62>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80006e4:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1 << SPI_CR1_RXONLY);
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006ec:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle -> SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	799b      	ldrb	r3, [r3, #6]
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	461a      	mov	r2, r3
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	4313      	orrs	r3, r2
 80006fa:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle -> SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	79db      	ldrb	r3, [r3, #7]
 8000700:	02db      	lsls	r3, r3, #11
 8000702:	461a      	mov	r2, r3
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	4313      	orrs	r3, r2
 8000708:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle -> SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	7a1b      	ldrb	r3, [r3, #8]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	461a      	mov	r2, r3
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	4313      	orrs	r3, r2
 8000716:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle -> SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	7a5b      	ldrb	r3, [r3, #9]
 800071c:	461a      	mov	r2, r3
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4313      	orrs	r3, r2
 8000722:	60fb      	str	r3, [r7, #12]

	tempreg |= pSPIHandle -> SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	7a9b      	ldrb	r3, [r3, #10]
 8000728:	025b      	lsls	r3, r3, #9
 800072a:	461a      	mov	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4313      	orrs	r3, r2
 8000730:	60fb      	str	r3, [r7, #12]

	pSPIHandle -> pSPIx -> CR1 = tempreg;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	68fa      	ldr	r2, [r7, #12]
 8000738:	601a      	str	r2, [r3, #0]
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <SPI_GetFlagStatus>:
			SPI3_REG_RESET();
		}
}
////////////////////////////////////////////
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 8000742:	b480      	push	{r7}
 8000744:	b083      	sub	sp, #12
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
 800074a:	6039      	str	r1, [r7, #0]
	if(pSPIx -> SR & FlagName)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	689a      	ldr	r2, [r3, #8]
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	4013      	ands	r3, r2
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000758:	2301      	movs	r3, #1
 800075a:	e000      	b.n	800075e <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <SPI_SendData>:
/*
 * Data Send and Receive
 */

void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer, uint32_t Len)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b084      	sub	sp, #16
 800076e:	af00      	add	r7, sp, #0
 8000770:	60f8      	str	r0, [r7, #12]
 8000772:	60b9      	str	r1, [r7, #8]
 8000774:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000776:	e027      	b.n	80007c8 <SPI_SendData+0x5e>
		{
			//1. wait until TXE is set
			while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG) == FLAG_RESET);
 8000778:	bf00      	nop
 800077a:	2102      	movs	r1, #2
 800077c:	68f8      	ldr	r0, [r7, #12]
 800077e:	f7ff ffe0 	bl	8000742 <SPI_GetFlagStatus>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d0f8      	beq.n	800077a <SPI_SendData+0x10>

			//2. check the DFF bit in CR1
		 	if( (pSPIx -> CR1 & ( 1 << SPI_CR1_DFF ) ) )
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000790:	2b00      	cmp	r3, #0
 8000792:	d00e      	beq.n	80007b2 <SPI_SendData+0x48>
			{
				//16 bit DFF
				//1. load the data in to the DR
				pSPIx -> DR = *( (uint16_t*)pTxBuffer );
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	881b      	ldrh	r3, [r3, #0]
 8000798:	461a      	mov	r2, r3
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	60da      	str	r2, [r3, #12]
				Len--;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	3b01      	subs	r3, #1
 80007a2:	607b      	str	r3, [r7, #4]
				Len--;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	607b      	str	r3, [r7, #4]
				(uint16_t*)pTxBuffer++;
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	3301      	adds	r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	e00a      	b.n	80007c8 <SPI_SendData+0x5e>
			}
		 	else
			{
				//8 bit DFF
				pSPIx -> DR = *pTxBuffer;
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	461a      	mov	r2, r3
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	60da      	str	r2, [r3, #12]
				Len--;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3b01      	subs	r3, #1
 80007c0:	607b      	str	r3, [r7, #4]
				pTxBuffer++;
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	3301      	adds	r3, #1
 80007c6:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1d4      	bne.n	8000778 <SPI_SendData+0xe>
			}
		}
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	3710      	adds	r7, #16
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <SPI_PeripheralControl>:
{

}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	460b      	mov	r3, r1
 80007e2:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80007e4:	78fb      	ldrb	r3, [r7, #3]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d106      	bne.n	80007f8 <SPI_PeripheralControl+0x20>
	{
		//Set - enable
		pSPIx -> CR1 |= (1 << SPI_CR1_SPE);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	601a      	str	r2, [r3, #0]
	else
	{
		//Clear - disable
		pSPIx -> CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 80007f6:	e005      	b.n	8000804 <SPI_PeripheralControl+0x2c>
		pSPIx -> CR1 &= ~(1 << SPI_CR1_SPE);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	601a      	str	r2, [r3, #0]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <SPI_SSIConfig>:

void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d106      	bne.n	8000830 <SPI_SSIConfig+0x20>
		{
			pSPIx->CR1 |=  (1 << SPI_CR1_SSI);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	601a      	str	r2, [r3, #0]
		}
	else
		{
			pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
		}
}
 800082e:	e005      	b.n	800083c <SPI_SSIConfig+0x2c>
			pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	601a      	str	r2, [r3, #0]
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode : 5
 */

void SPI2_GPIOInits(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <SPI2_GPIOInits+0x40>)
 8000850:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000852:	2302      	movs	r3, #2
 8000854:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000856:	2305      	movs	r3, #5
 8000858:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800085a:	2300      	movs	r3, #0
 800085c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800085e:	2300      	movs	r3, #0
 8000860:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000862:	2302      	movs	r3, #2
 8000864:	72bb      	strb	r3, [r7, #10]

	//SCLK- Serial Clock output
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000866:	230d      	movs	r3, #13
 8000868:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fd39 	bl	80002e4 <GPIO_Init>

	//MOSI - Master Out / Slave In data
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000872:	230f      	movs	r3, #15
 8000874:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fd33 	bl	80002e4 <GPIO_Init>

	//NSS - Slave select
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
	GPIO_Init(&SPIPins);
	 */
}
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40020400 	.word	0x40020400

0800088c <SPI2_Inits>:

void SPI2_Inits(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <SPI2_Inits+0x38>)
 8000894:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000896:	2301      	movs	r3, #1
 8000898:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800089a:	2301      	movs	r3, #1
 800089c:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2; //generates sclk of 8MHz
 800089e:	2300      	movs	r3, #0
 80008a0:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 80008a2:	2300      	movs	r3, #0
 80008a4:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_HIGH;
 80008a6:	2301      	movs	r3, #1
 80008a8:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN; //software slave management enabled for NSS pin
 80008ae:	2301      	movs	r3, #1
 80008b0:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 80008b2:	463b      	mov	r3, r7
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fee9 	bl	800068c <SPI_Init>
}
 80008ba:	bf00      	nop
 80008bc:	3720      	adds	r7, #32
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40003800 	.word	0x40003800

080008c8 <main>:
	//this will introduce 1ms delay when system clock is 16Mhz
	for(uint32_t i = 0 ; i < 2000 ; i ++);
}*/

int main(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
	char user_data[] = "Hello david";
 80008ce:	4a10      	ldr	r2, [pc, #64]	; (8000910 <main+0x48>)
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80008d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//This function in used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 80008d8:	f7ff ffb6 	bl	8000848 <SPI2_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 80008dc:	f7ff ffd6 	bl	800088c <SPI2_Inits>

	//This make NSS signal internally high and avoids MODF error
	SPI_SSIConfig(SPI2, ENABLE);
 80008e0:	2101      	movs	r1, #1
 80008e2:	480c      	ldr	r0, [pc, #48]	; (8000914 <main+0x4c>)
 80008e4:	f7ff ff94 	bl	8000810 <SPI_SSIConfig>

	//Enable the SPI2 peripheral (SPE)
	SPI_PeripheralControl(SPI2, ENABLE);
 80008e8:	2101      	movs	r1, #1
 80008ea:	480a      	ldr	r0, [pc, #40]	; (8000914 <main+0x4c>)
 80008ec:	f7ff ff74 	bl	80007d8 <SPI_PeripheralControl>

	//Send data
	SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff fc68 	bl	80001c8 <strlen>
 80008f8:	4602      	mov	r2, r0
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	4619      	mov	r1, r3
 80008fe:	4805      	ldr	r0, [pc, #20]	; (8000914 <main+0x4c>)
 8000900:	f7ff ff33 	bl	800076a <SPI_SendData>

	//Disable the SPI2 peripheral (SPE)
	SPI_PeripheralControl(SPI2, DISABLE);
 8000904:	2100      	movs	r1, #0
 8000906:	4803      	ldr	r0, [pc, #12]	; (8000914 <main+0x4c>)
 8000908:	f7ff ff66 	bl	80007d8 <SPI_PeripheralControl>

	while(1);
 800090c:	e7fe      	b.n	800090c <main+0x44>
 800090e:	bf00      	nop
 8000910:	080009cc 	.word	0x080009cc
 8000914:	40003800 	.word	0x40003800

08000918 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000918:	480d      	ldr	r0, [pc, #52]	; (8000950 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800091a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800091c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480c      	ldr	r0, [pc, #48]	; (8000954 <LoopForever+0x6>)
  ldr r1, =_edata
 8000922:	490d      	ldr	r1, [pc, #52]	; (8000958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000924:	4a0d      	ldr	r2, [pc, #52]	; (800095c <LoopForever+0xe>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000938:	4c0a      	ldr	r4, [pc, #40]	; (8000964 <LoopForever+0x16>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000946:	f000 f811 	bl	800096c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800094a:	f7ff ffbd 	bl	80008c8 <main>

0800094e <LoopForever>:

LoopForever:
  b LoopForever
 800094e:	e7fe      	b.n	800094e <LoopForever>
  ldr   r0, =_estack
 8000950:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800095c:	080009e0 	.word	0x080009e0
  ldr r2, =_sbss
 8000960:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000964:	2000001c 	.word	0x2000001c

08000968 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC_IRQHandler>
	...

0800096c <__libc_init_array>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	4d0d      	ldr	r5, [pc, #52]	; (80009a4 <__libc_init_array+0x38>)
 8000970:	4c0d      	ldr	r4, [pc, #52]	; (80009a8 <__libc_init_array+0x3c>)
 8000972:	1b64      	subs	r4, r4, r5
 8000974:	10a4      	asrs	r4, r4, #2
 8000976:	2600      	movs	r6, #0
 8000978:	42a6      	cmp	r6, r4
 800097a:	d109      	bne.n	8000990 <__libc_init_array+0x24>
 800097c:	4d0b      	ldr	r5, [pc, #44]	; (80009ac <__libc_init_array+0x40>)
 800097e:	4c0c      	ldr	r4, [pc, #48]	; (80009b0 <__libc_init_array+0x44>)
 8000980:	f000 f818 	bl	80009b4 <_init>
 8000984:	1b64      	subs	r4, r4, r5
 8000986:	10a4      	asrs	r4, r4, #2
 8000988:	2600      	movs	r6, #0
 800098a:	42a6      	cmp	r6, r4
 800098c:	d105      	bne.n	800099a <__libc_init_array+0x2e>
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f855 3b04 	ldr.w	r3, [r5], #4
 8000994:	4798      	blx	r3
 8000996:	3601      	adds	r6, #1
 8000998:	e7ee      	b.n	8000978 <__libc_init_array+0xc>
 800099a:	f855 3b04 	ldr.w	r3, [r5], #4
 800099e:	4798      	blx	r3
 80009a0:	3601      	adds	r6, #1
 80009a2:	e7f2      	b.n	800098a <__libc_init_array+0x1e>
 80009a4:	080009d8 	.word	0x080009d8
 80009a8:	080009d8 	.word	0x080009d8
 80009ac:	080009d8 	.word	0x080009d8
 80009b0:	080009dc 	.word	0x080009dc

080009b4 <_init>:
 80009b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009b6:	bf00      	nop
 80009b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009ba:	bc08      	pop	{r3}
 80009bc:	469e      	mov	lr, r3
 80009be:	4770      	bx	lr

080009c0 <_fini>:
 80009c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009c2:	bf00      	nop
 80009c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009c6:	bc08      	pop	{r3}
 80009c8:	469e      	mov	lr, r3
 80009ca:	4770      	bx	lr
