Microsemi Libero Software
Version: 11.8.0.26
Release: v11.8

Info: The design top_level_model.adb was last modified by software version 11.8.0.26.
Opened an existing Libero design top_level_model.adb.
'BA_NAME' set to 'top_level_model_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Tue Nov 24 06:42:31 2020

Placer Finished: Tue Nov 24 06:42:34 2020
Total Placer CPU Time:     00:00:03

                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router 
Design: top_level_model                 Started: Tue Nov 24 06:42:36 2020

While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
 
While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router completed successfully.

Design: top_level_model                 
Finished: Tue Nov 24 06:42:43 2020
Total CPU Time:     00:00:06            Total Elapsed Time: 00:00:07
Total Memory Usage: 162.7 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:00:18 )
Wrote status report to file: top_level_model_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: top_level_model_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: top_level_model_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: top_level_model_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_level_model_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: top_level_model_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\designer\impl1\top_level_model.adb.

The Execute Script command succeeded ( 00:00:22 )
Design closed.

