# FIFO-using-Verilog
Hi all!,
<dr>
this is my FIFO buffer Project using Verilog HDL.
