INFO-FLOW: Workspace /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls opened at Sat Sep 14 02:48:17 WEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(8)
Execute     add_files /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp 
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=edgedetect' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=edgedetect' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(9)
Execute     set_top edgedetect 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.08 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 1.21 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.83 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.05 seconds; current allocated memory: 351.445 MB.
Execute       set_directive_top edgedetect -name=edgedetect 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'edgedetect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling edgedetect.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang edgedetect.cpp -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (edgedetect.cpp:45:30)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (edgedetect.cpp:45:30)
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (edgedetect.cpp:88:30)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (edgedetect.cpp:88:30)
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (edgedetect.cpp:131:30)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (edgedetect.cpp:131:30)
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (edgedetect.cpp:167:10)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (edgedetect.cpp:167:10)
WARNING: [HLS 207-5276] taking the absolute value of unsigned type 'unsigned char' has no effect (edgedetect.cpp:168:21)
INFO: [HLS 207-4496] remove the call to 'abs' since unsigned values cannot be negative (edgedetect.cpp:168:21)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/.systemc_flag -fix-errors /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/all.directive.json -fix-errors /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.02 seconds; current allocated memory: 353.645 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.g.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edgedetect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edgedetect -reflow-float-conversion -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.56 sec.
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edgedetect 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edgedetect -mllvm -hls-db-dir -mllvm /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=6.667 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.8 -x ir /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,086 Compile/Link /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,086 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 712 Unroll/Inline (step 1) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 712 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 552 Unroll/Inline (step 2) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 552 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 534 Unroll/Inline (step 3) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 534 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 383 Unroll/Inline (step 4) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 388 Array/Struct (step 1) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 388 Array/Struct (step 2) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 388 Array/Struct (step 3) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 388 Array/Struct (step 4) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 424 Array/Struct (step 5) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 424 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 427 Performance (step 1) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 427 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 532 Performance (step 2) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 532 Performance (step 3) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 530 Performance (step 4) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 878 HW Transforms (step 1) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 878 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 935 HW Transforms (step 2) /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 935 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.7.28.38.47.58)' into 'fp_struct<double>::to_double() const (.25.35.44.55)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.25.35.44.55)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.7.28.38.47.58)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_floor<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' into '__hls_fptoui_double_i8' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'floor' into 'rgbToGrayscale(unsigned char*, unsigned char*)' (edgedetect.cpp:9:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i8' into 'rgbToGrayscale(unsigned char*, unsigned char*)' (edgedetect.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'rgbToGrayscale(unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'set_smoothing_filter(unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_smoothing(unsigned char*, unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'set_vertical_filter(unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_vertical(unsigned char*, unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'set_horizontal_filter(unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'convolve2d_horizontal(unsigned char*, unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'combthreshold(unsigned char*, unsigned char*, unsigned char*)' into 'edgedetect(unsigned char*, unsigned char*, unsigned char*, unsigned char*, unsigned char*)' (edgedetect.cpp:219:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_2> at edgedetect.cpp:13:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_2> at edgedetect.cpp:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_4> at edgedetect.cpp:54:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_2> at edgedetect.cpp:86:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_97_4> at edgedetect.cpp:97:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_129_2> at edgedetect.cpp:129:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_140_4> at edgedetect.cpp:140:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_5' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:143:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_6' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:145:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_5' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:100:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_6' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:102:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_5' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:57:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_6' is marked as complete unroll implied by the pipeline pragma (edgedetect.cpp:59:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_5' (edgedetect.cpp:143:31) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_6' (edgedetect.cpp:145:35) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_5' (edgedetect.cpp:100:31) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_6' (edgedetect.cpp:102:35) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (edgedetect.cpp:57:30) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_6' (edgedetect.cpp:59:34) in function 'edgedetect' completely with a factor of 3 (edgedetect.cpp:219:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'image_rgb' since this interface mode only supports scalar types (edgedetect.cpp:219:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'image_gray' since this interface mode only supports scalar types (edgedetect.cpp:219:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'temp_buf' since this interface mode only supports scalar types (edgedetect.cpp:219:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'filter' since this interface mode only supports scalar types (edgedetect.cpp:219:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (edgedetect.cpp:219:0)
INFO: [HLS 214-115] Multiple burst writes of length 4800 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edgedetect.cpp:10:22)
INFO: [HLS 214-115] Multiple burst writes of length 4800 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edgedetect.cpp:162:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml -> /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.03 seconds; current allocated memory: 357.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 357.250 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edgedetect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.0.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.prechk.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.535 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.g.1.bc to /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.1.tmp.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'edgedetect' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7->edgedetect.cpp:21->edgedetect.cpp:221) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'edgedetect' (edgedetect.cpp:10:27)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 393.363 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.2.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_10_1'(edgedetect.cpp:10:22) and 'VITIS_LOOP_13_2'(edgedetect.cpp:13:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(edgedetect.cpp:41:22) and 'VITIS_LOOP_43_2'(edgedetect.cpp:43:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_52_3'(edgedetect.cpp:52:22) and 'VITIS_LOOP_54_4'(edgedetect.cpp:54:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_1'(edgedetect.cpp:84:22) and 'VITIS_LOOP_86_2'(edgedetect.cpp:86:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_95_3'(edgedetect.cpp:95:22) and 'VITIS_LOOP_97_4'(edgedetect.cpp:97:26) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_127_1'(edgedetect.cpp:127:23) and 'VITIS_LOOP_129_2'(edgedetect.cpp:129:27) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_3'(edgedetect.cpp:138:23) and 'VITIS_LOOP_140_4'(edgedetect.cpp:140:27) in function 'edgedetect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_162_1'(edgedetect.cpp:162:23) and 'VITIS_LOOP_164_2'(edgedetect.cpp:164:27) in function 'edgedetect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (edgedetect.cpp:10:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (edgedetect.cpp:41:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_3' (edgedetect.cpp:52:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (edgedetect.cpp:84:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_3' (edgedetect.cpp:95:22) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_1' (edgedetect.cpp:127:23) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_3' (edgedetect.cpp:138:23) in function 'edgedetect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_1' (edgedetect.cpp:162:23) in function 'edgedetect'.
Execute           auto_get_db
Command         transform done; 0.22 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 465.551 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.64 sec.
Command     elaborate done; 9.7 sec.
Execute     ap_eval exec zip -j /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edgedetect' ...
Execute       ap_set_top_model edgedetect 
Execute       get_model_list edgedetect -filter all-wo-channel -topdown 
Execute       preproc_iomode -model edgedetect 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       preproc_iomode -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       get_model_list edgedetect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
INFO-FLOW: Configuring Module : edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       apply_spec_resource_limit edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
INFO-FLOW: Configuring Module : edgedetect ...
Execute       set_default_model edgedetect 
Execute       apply_spec_resource_limit edgedetect 
INFO-FLOW: Model list for preprocess: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
INFO-FLOW: Preprocessing Module: edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 ...
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       cdfg_preprocess -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
INFO-FLOW: Preprocessing Module: edgedetect ...
Execute       set_default_model edgedetect 
Execute       cdfg_preprocess -model edgedetect 
Execute       rtl_gen_preprocess edgedetect 
INFO-FLOW: Model list for synthesis: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_1_req', edgedetect.cpp:15->edgedetect.cpp:221) on port 'gmem' (edgedetect.cpp:15->edgedetect.cpp:221) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_2_req', edgedetect.cpp:15->edgedetect.cpp:221) on port 'gmem' (edgedetect.cpp:15->edgedetect.cpp:221) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 112, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 466.277 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 466.277 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.750 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 466.750 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_5_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_6_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_7_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_8_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_15_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_19_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to schedule bus request operation ('gmem_load_21_req', edgedetect.cpp:61->edgedetect.cpp:225) on port 'gmem' (edgedetect.cpp:61->edgedetect.cpp:225) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 188, loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 470.660 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 472.160 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 473.590 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.590 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_24_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_25_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_26_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_27_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_34_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_38_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' (loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'): Unable to schedule bus request operation ('gmem_load_40_req', edgedetect.cpp:104->edgedetect.cpp:229) on port 'gmem' (edgedetect.cpp:104->edgedetect.cpp:229) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 188, loop 'VITIS_LOOP_95_3_VITIS_LOOP_97_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 477.520 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 479.051 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1_VITIS_LOOP_129_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_127_1_VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 480.398 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 480.398 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln147_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln147_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln147_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln147_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln147_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_43_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_44_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_45_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_46_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_53_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_57_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' (loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'): Unable to schedule bus request operation ('gmem_load_59_req', edgedetect.cpp:147->edgedetect.cpp:233) on port 'gmem' (edgedetect.cpp:147->edgedetect.cpp:233) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 188, loop 'VITIS_LOOP_138_3_VITIS_LOOP_140_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 484.504 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 486.008 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       schedule -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_1_VITIS_LOOP_164_2'.
WARNING: [HLS 200-885] The II Violation in module 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2' (loop 'VITIS_LOOP_162_1_VITIS_LOOP_164_2'): Unable to schedule bus request operation ('gmem_load_61_req', edgedetect.cpp:168->edgedetect.cpp:235) on port 'gmem' (edgedetect.cpp:168->edgedetect.cpp:235) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_162_1_VITIS_LOOP_164_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 487.777 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.
Execute       set_default_model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       bind -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 487.777 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.bind.adb -f 
INFO-FLOW: Finish binding edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edgedetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edgedetect 
Execute       schedule -model edgedetect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 489.250 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.sched.adb -f 
INFO-FLOW: Finish scheduling edgedetect.
Execute       set_default_model edgedetect 
Execute       bind -model edgedetect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 490.129 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.bind.adb -f 
INFO-FLOW: Finish binding edgedetect.
Execute       get_model_list edgedetect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       rtl_gen_preprocess edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess edgedetect 
INFO-FLOW: Model list for RTL generation: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_13_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [RTMG 210-279] Implementing memory 'edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 492.828 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_41_1_VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 498.203 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' pipeline 'VITIS_LOOP_52_3_VITIS_LOOP_54_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4' is 5704 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_20ns_12ns_8_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 503.180 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_86_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 511.172 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' pipeline 'VITIS_LOOP_95_3_VITIS_LOOP_97_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4' is 5704 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_20ns_12ns_8_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 516.055 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_127_1_VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 524.012 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' pipeline 'VITIS_LOOP_138_3_VITIS_LOOP_140_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4' is 5704 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_20ns_12ns_8_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 528.938 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -top_prefix edgedetect_ -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2' pipeline 'VITIS_LOOP_162_1_VITIS_LOOP_164_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 537.457 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       gen_rtl edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
Execute       syn_report -csynth -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.adb 
Execute       db_write -model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edgedetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edgedetect -top_prefix  -sub_prefix edgedetect_ -mg_file /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/image_rgb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/image_gray' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/temp_buf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edgedetect/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edgedetect' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'image_rgb', 'image_gray', 'temp_buf', 'filter', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edgedetect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 545.988 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edgedetect -istop -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/vhdl/edgedetect 
Execute       gen_rtl edgedetect -istop -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/verilog/edgedetect 
Execute       syn_report -csynth -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/edgedetect_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model edgedetect -f -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.adb 
Execute       db_write -model edgedetect -bindview -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edgedetect -p /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect 
Execute       export_constraint_db -f -tool general -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute       syn_report -designview -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.design.xml 
Execute       syn_report -csynthDesign -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth.rpt -MHOut /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model edgedetect -o /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.protoinst 
Execute       sc_get_clocks edgedetect 
Execute       sc_get_portdomain edgedetect 
INFO-FLOW: Model list for RTL component generation: edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model edgedetect_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component edgedetect_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model edgedetect_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component edgedetect_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component edgedetect_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component edgedetect_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model edgedetect_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component edgedetect_sparsemux_9_3_64_1_1.
INFO-FLOW: Append model edgedetect_sparsemux_9_3_64_1_1
INFO-FLOW: Found component edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model edgedetect_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component edgedetect_udiv_20ns_12ns_8_24_1.
INFO-FLOW: Append model edgedetect_udiv_20ns_12ns_8_24_1
INFO-FLOW: Found component edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1.
INFO-FLOW: Append model edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1
INFO-FLOW: Found component edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1.
INFO-FLOW: Append model edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.compgen.tcl 
INFO-FLOW: Found component edgedetect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edgedetect] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
INFO-FLOW: Found component edgedetect_gmem_m_axi.
INFO-FLOW: Append model edgedetect_gmem_m_axi
INFO-FLOW: Found component edgedetect_control_s_axi.
INFO-FLOW: Append model edgedetect_control_s_axi
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4
INFO-FLOW: Append model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2
INFO-FLOW: Append model edgedetect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edgedetect_fptrunc_64ns_32_2_no_dsp_1 edgedetect_fpext_32ns_64_2_no_dsp_1 edgedetect_dadd_64ns_64ns_64_8_full_dsp_1 edgedetect_dmul_64ns_64ns_64_7_max_dsp_1 edgedetect_sitodp_32ns_64_5_no_dsp_1 edgedetect_sparsemux_9_3_64_1_1 edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_mul_8ns_8ns_16_1_1 edgedetect_udiv_20ns_12ns_8_24_1 edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1 edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1 edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_flow_control_loop_pipe_sequential_init edgedetect_gmem_m_axi edgedetect_control_s_axi edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 edgedetect
INFO-FLOW: Generating /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edgedetect_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model edgedetect_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model edgedetect_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model edgedetect_sparsemux_9_3_64_1_1
INFO-FLOW: To file: write model edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model edgedetect_udiv_20ns_12ns_8_24_1
INFO-FLOW: To file: write model edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1
INFO-FLOW: To file: write model edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edgedetect_gmem_m_axi
INFO-FLOW: To file: write model edgedetect_control_s_axi
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4
INFO-FLOW: To file: write model edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2
INFO-FLOW: To file: write model edgedetect
INFO-FLOW: Generating /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/vhdl' dstVlogDir='/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/vlog' tclDir='/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db' modelList='edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_mul_8ns_8ns_16_1_1
edgedetect_udiv_20ns_12ns_8_24_1
edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1
edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2
edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4
edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4
edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2
edgedetect
' expOnly='0'
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 550.406 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edgedetect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_mul_8ns_8ns_16_1_1
edgedetect_udiv_20ns_12ns_8_24_1
edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1
edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2
edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4
edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4
edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2
edgedetect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute       sc_get_clocks edgedetect 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST edgedetect MODULE2INSTS {edgedetect edgedetect edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331} INST2MODULE {edgedetect edgedetect grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213 edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223 edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231 edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259 edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267 edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295 edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303 edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331 edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2} INSTDATA {edgedetect {DEPTH 1 CHILDREN {grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213 grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223 grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231 grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259 grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267 grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295 grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303 grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331}} grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303 {DEPTH 2 CHILDREN {}} grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331 {DEPTH 2 CHILDREN {}}} MODULEDATA {edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_fu_325_p2 SOURCE edgedetect.cpp:10 VARIABLE icmp_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_331_p2 SOURCE edgedetect.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_346_p2 SOURCE edgedetect.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_352_p3 SOURCE edgedetect.cpp:10 VARIABLE select_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_1_fu_360_p3 SOURCE edgedetect.cpp:10 VARIABLE select_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_2_fu_991_p3 SOURCE edgedetect.cpp:10 VARIABLE select_ln10_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_368_p2 SOURCE edgedetect.cpp:10 VARIABLE add_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_3_fu_374_p3 SOURCE edgedetect.cpp:10 VARIABLE select_ln10_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_402_p2 SOURCE edgedetect.cpp:10 VARIABLE empty LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_440_p2 SOURCE edgedetect.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_445_p2 SOURCE edgedetect.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_fu_604_p2 SOURCE edgedetect.cpp:15 VARIABLE lshr_ln15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_535_p2 SOURCE edgedetect.cpp:15 VARIABLE add_ln15_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_1_fu_624_p2 SOURCE edgedetect.cpp:15 VARIABLE lshr_ln15_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_3_fu_554_p2 SOURCE edgedetect.cpp:15 VARIABLE add_ln15_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln15_2_fu_648_p2 SOURCE edgedetect.cpp:15 VARIABLE lshr_ln15_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_465_p2 SOURCE edgedetect.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U5 SOURCE edgedetect.cpp:20 VARIABLE conv19_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U4 SOURCE edgedetect.cpp:20 VARIABLE mul20_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U5 SOURCE edgedetect.cpp:20 VARIABLE conv22_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U4 SOURCE edgedetect.cpp:20 VARIABLE mul23_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U3 SOURCE edgedetect.cpp:20 VARIABLE add24_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_5_no_dsp_1_U5 SOURCE edgedetect.cpp:20 VARIABLE conv26_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U4 SOURCE edgedetect.cpp:20 VARIABLE mul27_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U3 SOURCE edgedetect.cpp:20 VARIABLE add28_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U1 SOURCE edgedetect.cpp:20 VARIABLE gray LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U2 SOURCE edgedetect.cpp:21 VARIABLE dc LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_710_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln24_fu_715_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_742_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36 VARIABLE add_ln36 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sign_2_fu_770_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_sign_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_exp_2_fu_775_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_exp_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_sig_2_fu_781_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460 VARIABLE xs_sig_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_fu_787_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39 VARIABLE xor_ln39 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sig_3_fu_793_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39 VARIABLE xs_sig_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_fu_813_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18 VARIABLE xor_ln18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_819_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE and_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_825_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE or_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_831_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_fu_837_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_1_fu_842_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE icmp_ln19_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_fu_847_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE or_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_fu_853_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE and_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_1_fu_858_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19 VARIABLE and_ln19_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_64_1_1_U6 SOURCE edgedetect.cpp:21 VARIABLE dc_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_932_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486 VARIABLE add_ln486 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln71_fu_946_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE sub_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_956_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE select_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln71_fu_972_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE lshr_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln71_fu_998_p2 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE shl_ln71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_471_p2 SOURCE edgedetect.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_1_fu_1012_p3 SOURCE /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71 VARIABLE select_ln71_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_477_p2 SOURCE edgedetect.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_1044_p3 SOURCE edgedetect.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 14 BRAM 2 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_140_p2 SOURCE edgedetect.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_146_p2 SOURCE edgedetect.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_158_p2 SOURCE edgedetect.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_164_p3 SOURCE edgedetect.cpp:31 VARIABLE select_ln31 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_172_p2 SOURCE edgedetect.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_178_p3 SOURCE edgedetect.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_198_p2 SOURCE edgedetect.cpp:41 VARIABLE empty LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln45_fu_283_p2 SOURCE edgedetect.cpp:45 VARIABLE lshr_ln45 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_292_p2 SOURCE edgedetect.cpp:45 VARIABLE neg LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond_fu_298_p2 SOURCE edgedetect.cpp:45 VARIABLE abscond LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME abs_fu_304_p3 SOURCE edgedetect.cpp:45 VARIABLE abs LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_fu_316_p2 SOURCE edgedetect.cpp:45 VARIABLE normal_factor LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_238_p2 SOURCE edgedetect.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_607_p2 SOURCE edgedetect.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_613_p2 SOURCE edgedetect.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_625_p2 SOURCE edgedetect.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_631_p3 SOURCE edgedetect.cpp:31 VARIABLE select_ln31 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_i_dup443_fu_639_p2 SOURCE {} VARIABLE indvars_iv_next25_i_dup443 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_645_p3 SOURCE edgedetect.cpp:52 VARIABLE select_ln52 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_677_p2 SOURCE edgedetect.cpp:52 VARIABLE empty LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_687_p2 SOURCE edgedetect.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_697_p2 SOURCE edgedetect.cpp:57 VARIABLE empty_36 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_fu_1062_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_1_fu_1074_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_1 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_753_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_2_fu_1097_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_2 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_3_fu_1109_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_3 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_788_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_4_fu_1142_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_4 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_5_fu_1154_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_5 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_823_p2 SOURCE edgedetect.cpp:57 VARIABLE tmp7 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_832_p2 SOURCE edgedetect.cpp:57 VARIABLE empty_37 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_6_fu_1183_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_6 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_7_fu_1195_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_7 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_867_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_8_fu_1218_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_8 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_9_fu_1230_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_9 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_902_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_3 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_10_fu_1262_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_10 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_11_fu_1286_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_11 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_937_p2 SOURCE edgedetect.cpp:57 VARIABLE tmp8 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_946_p2 SOURCE edgedetect.cpp:57 VARIABLE empty_38 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_12_fu_1309_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_12 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_13_fu_1318_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_13 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_4_fu_981_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_4 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_14_fu_1340_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_14 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_15_fu_1352_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_15 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_5_fu_1016_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_5 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_16_fu_1381_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_16 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_17_fu_1393_p2 SOURCE edgedetect.cpp:61 VARIABLE lshr_ln61_17 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U23 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U28 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_1 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U28 SOURCE edgedetect.cpp:61 VARIABLE zext_ln61_26 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U21 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_2 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U20 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_3 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U27 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_4 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U27 SOURCE edgedetect.cpp:61 VARIABLE zext_ln61_29 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U26 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_5 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U26 SOURCE edgedetect.cpp:61 VARIABLE zext_ln61_30 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U22 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_6 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U29 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_7 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U29 SOURCE edgedetect.cpp:61 VARIABLE zext_ln61_32 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U25 SOURCE edgedetect.cpp:61 VARIABLE mul_ln61_8 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U25 SOURCE edgedetect.cpp:61 VARIABLE zext_ln61_33 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U25 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_6 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U26 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_7 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_8_fu_1277_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_8 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U27 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_9 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U28 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_10 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U29 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_11 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_12_fu_1426_p2 SOURCE edgedetect.cpp:61 VARIABLE add_ln61_12 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1452_p0 SOURCE edgedetect.cpp:61 VARIABLE sum LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_1442_p3 SOURCE edgedetect.cpp:64 VARIABLE select_ln64 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 23 OPTYPE udiv PRAGMA {} RTLNAME udiv_20ns_12ns_8_24_1_U24 SOURCE edgedetect.cpp:64 VARIABLE udiv_ln64 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op udiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_716_p2 SOURCE edgedetect.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_1469_p2 SOURCE edgedetect.cpp:64 VARIABLE add_ln64_3 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln64_fu_1493_p2 SOURCE edgedetect.cpp:64 VARIABLE shl_ln64 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln64_2_fu_1528_p2 SOURCE edgedetect.cpp:64 VARIABLE shl_ln64_2 LOOP VITIS_LOOP_52_3_VITIS_LOOP_54_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 5 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_140_p2 SOURCE edgedetect.cpp:84 VARIABLE icmp_ln84 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_146_p2 SOURCE edgedetect.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_158_p2 SOURCE edgedetect.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_164_p3 SOURCE edgedetect.cpp:74 VARIABLE select_ln74 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_172_p2 SOURCE edgedetect.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_fu_178_p3 SOURCE edgedetect.cpp:84 VARIABLE select_ln84 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_198_p2 SOURCE edgedetect.cpp:84 VARIABLE empty LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln88_fu_283_p2 SOURCE edgedetect.cpp:88 VARIABLE lshr_ln88 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg2_fu_292_p2 SOURCE edgedetect.cpp:88 VARIABLE neg2 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond3_fu_298_p2 SOURCE edgedetect.cpp:88 VARIABLE abscond3 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME abs4_fu_304_p3 SOURCE edgedetect.cpp:88 VARIABLE abs4 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_2_fu_316_p2 SOURCE edgedetect.cpp:88 VARIABLE normal_factor_2 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_238_p2 SOURCE edgedetect.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_607_p2 SOURCE edgedetect.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_613_p2 SOURCE edgedetect.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln97_fu_625_p2 SOURCE edgedetect.cpp:97 VARIABLE icmp_ln97 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_631_p3 SOURCE edgedetect.cpp:74 VARIABLE select_ln74 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_i33_dup449_fu_639_p2 SOURCE {} VARIABLE indvars_iv_next25_i33_dup449 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_fu_645_p3 SOURCE edgedetect.cpp:95 VARIABLE select_ln95 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_677_p2 SOURCE edgedetect.cpp:95 VARIABLE empty LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_687_p2 SOURCE edgedetect.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_697_p2 SOURCE edgedetect.cpp:100 VARIABLE empty_31 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_fu_1062_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_1_fu_1074_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_1 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_753_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_2_fu_1097_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_2 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_3_fu_1109_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_3 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_788_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_4_fu_1142_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_4 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_5_fu_1154_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_5 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_823_p2 SOURCE edgedetect.cpp:100 VARIABLE tmp20 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_832_p2 SOURCE edgedetect.cpp:100 VARIABLE empty_32 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_6_fu_1183_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_6 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_7_fu_1195_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_7 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_867_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_2 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_8_fu_1218_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_8 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_9_fu_1230_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_9 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_3_fu_902_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_3 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_10_fu_1262_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_10 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_11_fu_1286_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_11 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp21_fu_937_p2 SOURCE edgedetect.cpp:100 VARIABLE tmp21 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_946_p2 SOURCE edgedetect.cpp:100 VARIABLE empty_33 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_12_fu_1309_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_12 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_13_fu_1318_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_13 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_4_fu_981_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_4 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_14_fu_1340_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_14 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_15_fu_1352_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_15 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_5_fu_1016_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_5 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_16_fu_1381_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_16 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln104_17_fu_1393_p2 SOURCE edgedetect.cpp:104 VARIABLE lshr_ln104_17 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U63 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U68 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_1 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U68 SOURCE edgedetect.cpp:104 VARIABLE zext_ln104_26 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U61 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_2 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U60 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_3 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U67 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_4 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U67 SOURCE edgedetect.cpp:104 VARIABLE zext_ln104_29 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U66 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_5 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U66 SOURCE edgedetect.cpp:104 VARIABLE zext_ln104_30 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U62 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_6 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U69 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_7 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U69 SOURCE edgedetect.cpp:104 VARIABLE zext_ln104_32 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U65 SOURCE edgedetect.cpp:104 VARIABLE mul_ln104_8 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U65 SOURCE edgedetect.cpp:104 VARIABLE zext_ln104_33 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U65 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_6 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U66 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_7 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_8_fu_1277_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_8 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U67 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_9 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U68 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_10 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U69 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_11 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_12_fu_1426_p2 SOURCE edgedetect.cpp:104 VARIABLE add_ln104_12 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1452_p0 SOURCE edgedetect.cpp:104 VARIABLE sum LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_1442_p3 SOURCE edgedetect.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 23 OPTYPE udiv PRAGMA {} RTLNAME udiv_20ns_12ns_8_24_1_U64 SOURCE edgedetect.cpp:107 VARIABLE udiv_ln107 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op udiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_716_p2 SOURCE edgedetect.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_3_fu_1469_p2 SOURCE edgedetect.cpp:107 VARIABLE add_ln107_3 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln107_fu_1493_p2 SOURCE edgedetect.cpp:107 VARIABLE shl_ln107 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln107_2_fu_1528_p2 SOURCE edgedetect.cpp:107 VARIABLE shl_ln107_2 LOOP VITIS_LOOP_95_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 5 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_140_p2 SOURCE edgedetect.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_146_p2 SOURCE edgedetect.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln129_fu_158_p2 SOURCE edgedetect.cpp:129 VARIABLE icmp_ln129 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_fu_164_p3 SOURCE edgedetect.cpp:117 VARIABLE select_ln117 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_172_p2 SOURCE edgedetect.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_fu_178_p3 SOURCE edgedetect.cpp:127 VARIABLE select_ln127 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_198_p2 SOURCE edgedetect.cpp:127 VARIABLE empty LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln131_fu_283_p2 SOURCE edgedetect.cpp:131 VARIABLE lshr_ln131 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg5_fu_292_p2 SOURCE edgedetect.cpp:131 VARIABLE neg5 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond6_fu_298_p2 SOURCE edgedetect.cpp:131 VARIABLE abscond6 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME abs7_fu_304_p3 SOURCE edgedetect.cpp:131 VARIABLE abs7 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_4_fu_316_p2 SOURCE edgedetect.cpp:131 VARIABLE normal_factor_4 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_238_p2 SOURCE edgedetect.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_127_1_VITIS_LOOP_129_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln138_fu_607_p2 SOURCE edgedetect.cpp:138 VARIABLE icmp_ln138 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_613_p2 SOURCE edgedetect.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_fu_625_p2 SOURCE edgedetect.cpp:140 VARIABLE icmp_ln140 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_fu_631_p3 SOURCE edgedetect.cpp:117 VARIABLE select_ln117 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_i85_dup455_fu_639_p2 SOURCE {} VARIABLE indvars_iv_next25_i85_dup455 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_fu_645_p3 SOURCE edgedetect.cpp:138 VARIABLE select_ln138 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_677_p2 SOURCE edgedetect.cpp:138 VARIABLE empty LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_687_p2 SOURCE edgedetect.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_697_p2 SOURCE edgedetect.cpp:143 VARIABLE empty_43 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_fu_1062_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_1_fu_1074_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_1 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_753_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_2_fu_1097_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_2 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_3_fu_1109_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_3 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_788_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_4_fu_1142_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_4 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_5_fu_1154_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_5 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp33_fu_823_p2 SOURCE edgedetect.cpp:143 VARIABLE tmp33 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_832_p2 SOURCE edgedetect.cpp:143 VARIABLE empty_44 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_6_fu_1183_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_6 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_7_fu_1195_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_7 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_867_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_8_fu_1218_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_8 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_9_fu_1230_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_9 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_902_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_10_fu_1262_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_10 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_11_fu_1286_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_11 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp34_fu_937_p2 SOURCE edgedetect.cpp:143 VARIABLE tmp34 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_946_p2 SOURCE edgedetect.cpp:143 VARIABLE empty_45 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_12_fu_1309_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_12 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_13_fu_1318_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_13 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_981_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_14_fu_1340_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_14 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_15_fu_1352_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_15 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_1016_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_16_fu_1381_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_16 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_17_fu_1393_p2 SOURCE edgedetect.cpp:147 VARIABLE lshr_ln147_17 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U99 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U104 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_1 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U104 SOURCE edgedetect.cpp:147 VARIABLE zext_ln147_26 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U97 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_2 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U96 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_3 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U103 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_4 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U103 SOURCE edgedetect.cpp:147 VARIABLE zext_ln147_29 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U102 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_5 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U102 SOURCE edgedetect.cpp:147 VARIABLE zext_ln147_30 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U98 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_6 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U105 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_7 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U105 SOURCE edgedetect.cpp:147 VARIABLE zext_ln147_32 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U101 SOURCE edgedetect.cpp:147 VARIABLE mul_ln147_8 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U101 SOURCE edgedetect.cpp:147 VARIABLE zext_ln147_33 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U101 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_6 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U102 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_8_fu_1277_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_8 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U103 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_9 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_16ns_17_4_1_U104 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_10 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_17ns_18_4_1_U105 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_11 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_12_fu_1426_p2 SOURCE edgedetect.cpp:147 VARIABLE add_ln147_12 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1452_p0 SOURCE edgedetect.cpp:147 VARIABLE sum LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_fu_1442_p3 SOURCE edgedetect.cpp:150 VARIABLE select_ln150 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 23 OPTYPE udiv PRAGMA {} RTLNAME udiv_20ns_12ns_8_24_1_U100 SOURCE edgedetect.cpp:150 VARIABLE udiv_ln150 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op udiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_716_p2 SOURCE edgedetect.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_3_fu_1469_p2 SOURCE edgedetect.cpp:150 VARIABLE add_ln150_3 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln150_fu_1493_p2 SOURCE edgedetect.cpp:150 VARIABLE shl_ln150 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln150_2_fu_1528_p2 SOURCE edgedetect.cpp:150 VARIABLE shl_ln150_2 LOOP VITIS_LOOP_138_3_VITIS_LOOP_140_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 5 BRAM 0 URAM 0}} edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln162_fu_243_p2 SOURCE edgedetect.cpp:162 VARIABLE icmp_ln162 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_249_p2 SOURCE edgedetect.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln164_fu_261_p2 SOURCE edgedetect.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_fu_267_p3 SOURCE edgedetect.cpp:157 VARIABLE select_ln157 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_1_fu_419_p3 SOURCE edgedetect.cpp:157 VARIABLE select_ln157_1 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_2_fu_426_p3 SOURCE edgedetect.cpp:157 VARIABLE select_ln157_2 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_3_fu_433_p3 SOURCE edgedetect.cpp:157 VARIABLE select_ln157_3 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_275_p2 SOURCE edgedetect.cpp:162 VARIABLE add_ln162_1 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln162_fu_281_p3 SOURCE edgedetect.cpp:162 VARIABLE select_ln162 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_347_p2 SOURCE edgedetect.cpp:167 VARIABLE icmp_ln167 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_353_p2 SOURCE edgedetect.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_358_p2 SOURCE edgedetect.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg8_fu_462_p2 SOURCE edgedetect.cpp:167 VARIABLE neg8 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond9_fu_468_p2 SOURCE edgedetect.cpp:167 VARIABLE abscond9 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp1_fu_474_p3 SOURCE edgedetect.cpp:167 VARIABLE temp1 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg11_fu_496_p2 SOURCE edgedetect.cpp:168 VARIABLE neg11 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME abscond12_fu_502_p2 SOURCE edgedetect.cpp:168 VARIABLE abscond12 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp2_fu_508_p3 SOURCE edgedetect.cpp:168 VARIABLE temp2 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln169_fu_516_p2 SOURCE edgedetect.cpp:169 VARIABLE icmp_ln169 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp3_fu_522_p3 SOURCE edgedetect.cpp:169 VARIABLE temp3 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln170_fu_530_p2 SOURCE edgedetect.cpp:170 VARIABLE icmp_ln170 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_1_fu_363_p2 SOURCE edgedetect.cpp:170 VARIABLE icmp_ln170_1 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_369_p2 SOURCE edgedetect.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln170_fu_557_p3 SOURCE edgedetect.cpp:170 VARIABLE select_ln170 LOOP VITIS_LOOP_162_1_VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} edgedetect {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_408_p2 SOURCE edgedetect.cpp:49 VARIABLE icmp_ln49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_423_p2 SOURCE {} VARIABLE empty_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_452_p2 SOURCE {} VARIABLE empty_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_481_p2 SOURCE {} VARIABLE empty_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_510_p2 SOURCE {} VARIABLE empty_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_539_p2 SOURCE {} VARIABLE empty_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_568_p2 SOURCE {} VARIABLE empty_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_597_p2 SOURCE {} VARIABLE empty_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_626_p2 SOURCE {} VARIABLE empty_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_fu_659_p2 SOURCE edgedetect.cpp:92 VARIABLE icmp_ln92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln135_fu_670_p2 SOURCE edgedetect.cpp:135 VARIABLE icmp_ln135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 29 BRAM 60 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 563.266 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edgedetect.
INFO: [VLOG 209-307] Generating Verilog RTL for edgedetect.
Execute       syn_report -model edgedetect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
Command     autosyn done; 6.14 sec.
Command   csynth_design done; 15.94 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls opened at Sat Sep 14 02:48:40 WEST 2024
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.26 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.26 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(8)
Execute     add_files /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp 
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/edgedetect.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=edgedetect' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=edgedetect' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(9)
Execute     set_top edgedetect 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.26 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edgedetect xml_exists=0
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edgedetect
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/kernel.internal.xml top=edgedetect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name edgedetect vlnv xilinx.com:hls:edgedetect:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='edgedetect_fptrunc_64ns_32_2_no_dsp_1
edgedetect_fpext_32ns_64_2_no_dsp_1
edgedetect_dadd_64ns_64ns_64_8_full_dsp_1
edgedetect_dmul_64ns_64ns_64_7_max_dsp_1
edgedetect_sitodp_32ns_64_5_no_dsp_1
edgedetect_sparsemux_9_3_64_1_1
edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_mul_8ns_8ns_16_1_1
edgedetect_udiv_20ns_12ns_8_24_1
edgedetect_mac_muladd_8ns_8ns_16ns_17_4_1
edgedetect_mac_muladd_8ns_8ns_17ns_18_4_1
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_flow_control_loop_pipe_sequential_init
edgedetect_gmem_m_axi
edgedetect_control_s_axi
edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4
edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2
edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4
edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4
edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2
edgedetect
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute     sc_get_clocks edgedetect 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.constraint.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/edgedetect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/tls/Dev/wonderland/AmdVitisEdgedetect/EdgedetectBaseline/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s EdgedetectBaseline_cluster/edgedetect.xo 
INFO: [HLS 200-802] Generated output file EdgedetectBaseline_cluster/edgedetect.xo
Command   export_design done; 27.01 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
