Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 11 12:58:10 2024
| Host         : LA-1497 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/blink_0/inst/LED_status_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.101        0.000                      0                   82        0.238        0.000                      0                   82        2.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       96.188        0.000                      0                   17        0.238        0.000                      0                   17       49.500        0.000                       0                    19  
  clk_out2_design_1_clk_wiz_0_0       15.101        0.000                      0                   65        0.261        0.000                      0                   65        9.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.188ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.715ns (46.717%)  route 1.956ns (53.283%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 98.709 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.053    -0.639    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.456    -0.183 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.825    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[1]
    SLICE_X108Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.462 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.777 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.948     2.725    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[8]
    SLICE_X107Y111       LUT6 (Prop_lut6_I5_O)        0.307     3.032 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.032    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[8]
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.854    98.709    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/C
                         clock pessimism              0.585    99.294    
                         clock uncertainty           -0.105    99.189    
    SLICE_X107Y111       FDCE (Setup_fdce_C_D)        0.031    99.220    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.220    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                 96.188    

Slack (MET) :             96.189ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.790ns (48.751%)  route 1.882ns (51.249%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 98.710 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.903 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.819     2.722    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[12]
    SLICE_X110Y113       LUT6 (Prop_lut6_I5_O)        0.307     3.029 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.029    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[12]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.855    98.710    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/C
                         clock pessimism              0.585    99.295    
                         clock uncertainty           -0.105    99.190    
    SLICE_X110Y113       FDCE (Setup_fdce_C_D)        0.029    99.219    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 96.189    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.799ns (49.021%)  route 1.871ns (50.979%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 98.710 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.705 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.705    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.924 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.808     2.733    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[13]
    SLICE_X110Y113       LUT6 (Prop_lut6_I5_O)        0.295     3.028 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.028    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[13]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.855    98.710    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/C
                         clock pessimism              0.585    99.295    
                         clock uncertainty           -0.105    99.190    
    SLICE_X110Y113       FDCE (Setup_fdce_C_D)        0.031    99.221    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.300ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.914ns (53.717%)  route 1.649ns (46.283%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 98.710 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.705 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.705    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.028 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.586     2.615    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[14]
    SLICE_X110Y113       LUT6 (Prop_lut6_I5_O)        0.306     2.921 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.921    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[14]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.855    98.710    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/C
                         clock pessimism              0.585    99.295    
                         clock uncertainty           -0.105    99.190    
    SLICE_X110Y113       FDCE (Setup_fdce_C_D)        0.031    99.221    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                 96.300    

Slack (MET) :             96.409ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.867ns (54.184%)  route 1.579ns (45.816%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 98.707 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.053    -0.639    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.456    -0.183 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.825    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[1]
    SLICE_X108Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.462 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.579 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.579    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.696 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.696    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.935 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.571     2.505    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[15]
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.301     2.806 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.806    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[15]
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.852    98.707    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
                         clock pessimism              0.585    99.292    
                         clock uncertainty           -0.105    99.187    
    SLICE_X107Y113       FDCE (Setup_fdce_C_D)        0.029    99.216    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         99.216    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 96.409    

Slack (MET) :             96.422ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.633ns (47.544%)  route 1.802ns (52.456%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 98.709 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.053    -0.639    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.456    -0.183 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.825    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[1]
    SLICE_X108Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.462 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.701 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.794     2.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[7]
    SLICE_X107Y111       LUT6 (Prop_lut6_I5_O)        0.301     2.795 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.795    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[7]
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.854    98.709    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/C
                         clock pessimism              0.585    99.294    
                         clock uncertainty           -0.105    99.189    
    SLICE_X107Y111       FDCE (Setup_fdce_C_D)        0.029    99.218    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                 96.422    

Slack (MET) :             96.429ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.565ns (45.549%)  route 1.871ns (54.451%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 98.712 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.690 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.808     2.499    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[5]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.295     2.794 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.794    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[5]
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.857    98.712    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[5]/C
                         clock pessimism              0.585    99.297    
                         clock uncertainty           -0.105    99.192    
    SLICE_X110Y111       FDCE (Setup_fdce_C_D)        0.031    99.223    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.223    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 96.429    

Slack (MET) :             96.475ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.682ns (49.616%)  route 1.708ns (50.384%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 98.711 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.807 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.645     2.453    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[9]
    SLICE_X110Y112       LUT6 (Prop_lut6_I5_O)        0.295     2.748 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.748    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[9]
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.856    98.711    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/C
                         clock pessimism              0.585    99.296    
                         clock uncertainty           -0.105    99.191    
    SLICE_X110Y112       FDCE (Setup_fdce_C_D)        0.032    99.223    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.223    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 96.475    

Slack (MET) :             96.508ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.708ns (50.896%)  route 1.648ns (49.104%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 98.711 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.827 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.585     2.413    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[11]
    SLICE_X110Y112       LUT6 (Prop_lut6_I5_O)        0.301     2.714 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.714    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[11]
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.856    98.711    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/C
                         clock pessimism              0.585    99.296    
                         clock uncertainty           -0.105    99.191    
    SLICE_X110Y112       FDCE (Setup_fdce_C_D)        0.031    99.222    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                 96.508    

Slack (MET) :             96.536ns  (required time - arrival time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.680ns (50.464%)  route 1.649ns (49.536%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 98.712 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          2.050    -0.642    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.063     0.876    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X108Y110       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.471 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.794 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.586     2.381    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/data0[6]
    SLICE_X110Y111       LUT6 (Prop_lut6_I5_O)        0.306     2.687 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[6]
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.857    98.712    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/C
                         clock pessimism              0.585    99.297    
                         clock uncertainty           -0.105    99.192    
    SLICE_X110Y111       FDCE (Setup_fdce_C_D)        0.031    99.223    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         99.223    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.605%)  route 0.182ns (49.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.182    -0.172    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.045    -0.127 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[14]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.989    -0.726    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/C
                         clock pessimism              0.270    -0.456    
    SLICE_X110Y113       FDCE (Hold_fdce_C_D)         0.092    -0.364    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.716    -0.491    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X111Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/Q
                         net (fo=6, routed)           0.168    -0.182    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out
    SLICE_X111Y111       LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_i_1_n_0
    SLICE_X111Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.992    -0.723    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X111Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
                         clock pessimism              0.232    -0.491    
    SLICE_X111Y111       FDCE (Hold_fdce_C_D)         0.091    -0.400    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.688%)  route 0.260ns (58.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.260    -0.093    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[13]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.989    -0.726    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/C
                         clock pessimism              0.270    -0.456    
    SLICE_X110Y113       FDCE (Hold_fdce_C_D)         0.092    -0.364    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.844%)  route 0.269ns (59.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.269    -0.084    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X110Y113       LUT6 (Prop_lut6_I4_O)        0.045    -0.039 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[12]
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.989    -0.726    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/C
                         clock pessimism              0.270    -0.456    
    SLICE_X110Y113       FDCE (Hold_fdce_C_D)         0.091    -0.365    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.649%)  route 0.272ns (59.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.272    -0.082    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X110Y112       LUT6 (Prop_lut6_I4_O)        0.045    -0.037 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[1]
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.990    -0.725    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
                         clock pessimism              0.270    -0.455    
    SLICE_X110Y112       FDCE (Hold_fdce_C_D)         0.092    -0.363    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.547%)  route 0.273ns (59.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.273    -0.080    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X110Y112       LUT6 (Prop_lut6_I4_O)        0.045    -0.035 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[9]
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.990    -0.725    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y112       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/C
                         clock pessimism              0.270    -0.455    
    SLICE_X110Y112       FDCE (Hold_fdce_C_D)         0.092    -0.363    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.231ns (52.662%)  route 0.208ns (47.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.157    -0.196    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[15]
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.050    -0.100    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]_i_2_n_0
    SLICE_X107Y113       LUT2 (Prop_lut2_I0_O)        0.045    -0.055 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[0]
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.986    -0.729    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                         clock pessimism              0.235    -0.494    
    SLICE_X107Y113       FDCE (Hold_fdce_C_D)         0.092    -0.402    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.255    -0.098    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.045    -0.053 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[15]
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.986    -0.729    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
                         clock pessimism              0.235    -0.494    
    SLICE_X107Y113       FDCE (Hold_fdce_C_D)         0.091    -0.403    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.582%)  route 0.254ns (52.418%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.715    -0.492    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.351 f  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.219    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[8]
    SLICE_X110Y111       LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_i_6/O
                         net (fo=17, routed)          0.122    -0.052    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_i_6_n_0
    SLICE_X110Y111       LUT6 (Prop_lut6_I3_O)        0.045    -0.007 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[6]
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.992    -0.723    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]/C
                         clock pessimism              0.270    -0.453    
    SLICE_X110Y111       FDCE (Hold_fdce_C_D)         0.092    -0.361    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.570%)  route 0.323ns (63.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.713    -0.494    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y113       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.323    -0.030    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[0]
    SLICE_X107Y111       LUT6 (Prop_lut6_I4_O)        0.045     0.015 r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.015    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_0[7]
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.989    -0.726    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk
    SLICE_X107Y111       FDCE                                         r  design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]/C
                         clock pessimism              0.250    -0.476    
    SLICE_X107Y111       FDCE (Hold_fdce_C_D)         0.091    -0.385    design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X111Y111   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X111Y111   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X111Y111   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X107Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X111Y111   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y112   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y113   design_1_i/dzielnik_1Khz_z_10mHz_0/inst/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.116     3.727    design_1_i/blink_0/inst/clear
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.856    18.711    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[0]/C
                         clock pessimism              0.626    19.337    
                         clock uncertainty           -0.080    19.257    
    SLICE_X109Y108       FDRE (Setup_fdre_C_R)       -0.429    18.828    design_1_i/blink_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.116     3.727    design_1_i/blink_0/inst/clear
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.856    18.711    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[1]/C
                         clock pessimism              0.626    19.337    
                         clock uncertainty           -0.080    19.257    
    SLICE_X109Y108       FDRE (Setup_fdre_C_R)       -0.429    18.828    design_1_i/blink_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.116     3.727    design_1_i/blink_0/inst/clear
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.856    18.711    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[2]/C
                         clock pessimism              0.626    19.337    
                         clock uncertainty           -0.080    19.257    
    SLICE_X109Y108       FDRE (Setup_fdre_C_R)       -0.429    18.828    design_1_i/blink_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.963%)  route 3.538ns (81.037%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 18.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.116     3.727    design_1_i/blink_0/inst/clear
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.856    18.711    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[3]/C
                         clock pessimism              0.626    19.337    
                         clock uncertainty           -0.080    19.257    
    SLICE_X109Y108       FDRE (Setup_fdre_C_R)       -0.429    18.828    design_1_i/blink_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.975     3.586    design_1_i/blink_0/inst/clear
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[4]/C
                         clock pessimism              0.626    19.336    
                         clock uncertainty           -0.080    19.256    
    SLICE_X109Y109       FDRE (Setup_fdre_C_R)       -0.429    18.827    design_1_i/blink_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.975     3.586    design_1_i/blink_0/inst/clear
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[5]/C
                         clock pessimism              0.626    19.336    
                         clock uncertainty           -0.080    19.256    
    SLICE_X109Y109       FDRE (Setup_fdre_C_R)       -0.429    18.827    design_1_i/blink_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.975     3.586    design_1_i/blink_0/inst/clear
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[6]/C
                         clock pessimism              0.626    19.336    
                         clock uncertainty           -0.080    19.256    
    SLICE_X109Y109       FDRE (Setup_fdre_C_R)       -0.429    18.827    design_1_i/blink_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.975     3.586    design_1_i/blink_0/inst/clear
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[7]/C
                         clock pessimism              0.626    19.336    
                         clock uncertainty           -0.080    19.256    
    SLICE_X109Y109       FDRE (Setup_fdre_C_R)       -0.429    18.827    design_1_i/blink_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.426ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.370%)  route 3.237ns (79.630%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.815     3.426    design_1_i/blink_0/inst/clear
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[10]/C
                         clock pessimism              0.651    19.361    
                         clock uncertainty           -0.080    19.281    
    SLICE_X109Y110       FDRE (Setup_fdre_C_R)       -0.429    18.852    design_1_i/blink_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.852    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 15.426    

Slack (MET) :             15.426ns  (required time - arrival time)
  Source:                 design_1_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.370%)  route 3.237ns (79.630%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 18.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          2.053    -0.639    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.183 r  design_1_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.828     0.645    design_1_i/blink_0/inst/counter_reg[9]
    SLICE_X110Y110       LUT4 (Prop_lut4_I0_O)        0.124     0.769 r  design_1_i/blink_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.893     1.661    design_1_i/blink_0/inst/counter[0]_i_10_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124     1.785 r  design_1_i/blink_0/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.702     2.487    design_1_i/blink_0/inst/counter[0]_i_5_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  design_1_i/blink_0/inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.815     3.426    design_1_i/blink_0/inst/clear
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.855    18.710    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[11]/C
                         clock pessimism              0.651    19.361    
                         clock uncertainty           -0.080    19.281    
    SLICE_X109Y110       FDRE (Setup_fdre_C_R)       -0.429    18.852    design_1_i/blink_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.852    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 15.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.716    -0.491    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/blink_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.233    design_1_i/blink_0/inst/counter_reg[3]
    SLICE_X109Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.125 r  design_1_i/blink_0/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.125    design_1_i/blink_0/inst/counter_reg[0]_i_2_n_4
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.990    -0.725    design_1_i/blink_0/inst/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[3]/C
                         clock pessimism              0.234    -0.491    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.105    -0.386    design_1_i/blink_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.715    -0.492    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/blink_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.233    design_1_i/blink_0/inst/counter_reg[11]
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.125 r  design_1_i/blink_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    design_1_i/blink_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.989    -0.726    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[11]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.105    -0.387    design_1_i/blink_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.713    -0.494    design_1_i/blink_0/inst/clk
    SLICE_X109Y114       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/blink_0/inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.234    design_1_i/blink_0/inst/counter_reg[27]
    SLICE_X109Y114       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  design_1_i/blink_0/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    design_1_i/blink_0/inst/counter_reg[24]_i_1_n_4
    SLICE_X109Y114       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.986    -0.729    design_1_i/blink_0/inst/clk
    SLICE_X109Y114       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[27]/C
                         clock pessimism              0.235    -0.494    
    SLICE_X109Y114       FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/blink_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.713    -0.494    design_1_i/blink_0/inst/clk
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/blink_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.234    design_1_i/blink_0/inst/counter_reg[31]
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  design_1_i/blink_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    design_1_i/blink_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.985    -0.730    design_1_i/blink_0/inst/clk
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[31]/C
                         clock pessimism              0.236    -0.494    
    SLICE_X109Y115       FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/blink_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.716    -0.491    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  design_1_i/blink_0/inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.231    design_1_i/blink_0/inst/counter_reg[7]
    SLICE_X109Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.123 r  design_1_i/blink_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    design_1_i/blink_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.990    -0.725    design_1_i/blink_0/inst/clk
    SLICE_X109Y109       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[7]/C
                         clock pessimism              0.234    -0.491    
    SLICE_X109Y109       FDRE (Hold_fdre_C_D)         0.105    -0.386    design_1_i/blink_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.715    -0.492    design_1_i/blink_0/inst/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/blink_0/inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.231    design_1_i/blink_0/inst/counter_reg[15]
    SLICE_X109Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.123 r  design_1_i/blink_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    design_1_i/blink_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X109Y111       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.989    -0.726    design_1_i/blink_0/inst/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[15]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.105    -0.387    design_1_i/blink_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.713    -0.494    design_1_i/blink_0/inst/clk
    SLICE_X109Y113       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/blink_0/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.233    design_1_i/blink_0/inst/counter_reg[23]
    SLICE_X109Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.125 r  design_1_i/blink_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.125    design_1_i/blink_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X109Y113       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.986    -0.729    design_1_i/blink_0/inst/clk
    SLICE_X109Y113       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[23]/C
                         clock pessimism              0.235    -0.494    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/blink_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.714    -0.493    design_1_i/blink_0/inst/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  design_1_i/blink_0/inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.232    design_1_i/blink_0/inst/counter_reg[19]
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.124 r  design_1_i/blink_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    design_1_i/blink_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X109Y112       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.987    -0.728    design_1_i/blink_0/inst/clk
    SLICE_X109Y112       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[19]/C
                         clock pessimism              0.235    -0.493    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.105    -0.388    design_1_i/blink_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.715    -0.492    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/blink_0/inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.236    design_1_i/blink_0/inst/counter_reg[8]
    SLICE_X109Y110       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.121 r  design_1_i/blink_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.121    design_1_i/blink_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.989    -0.726    design_1_i/blink_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[8]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.105    -0.387    design_1_i/blink_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/blink_0/inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blink_0/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.713    -0.494    design_1_i/blink_0/inst/clk
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/blink_0/inst/counter_reg[28]/Q
                         net (fo=2, routed)           0.116    -0.237    design_1_i/blink_0/inst/counter_reg[28]
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.122 r  design_1_i/blink_0/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.122    design_1_i/blink_0/inst/counter_reg[28]_i_1_n_7
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.985    -0.730    design_1_i/blink_0/inst/clk
    SLICE_X109Y115       FDRE                                         r  design_1_i/blink_0/inst/counter_reg[28]/C
                         clock pessimism              0.236    -0.494    
    SLICE_X109Y115       FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/blink_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X111Y110   design_1_i/blink_0/inst/LED_status_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y108   design_1_i/blink_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y111   design_1_i/blink_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y111   design_1_i/blink_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y111   design_1_i/blink_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X109Y111   design_1_i/blink_0/inst/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y110   design_1_i/blink_0/inst/LED_status_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y112   design_1_i/blink_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y112   design_1_i/blink_0/inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y112   design_1_i/blink_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y112   design_1_i/blink_0/inst/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y109   design_1_i/blink_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y109   design_1_i/blink_0/inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y109   design_1_i/blink_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y115   design_1_i/blink_0/inst/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y115   design_1_i/blink_0/inst/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y115   design_1_i/blink_0/inst/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y115   design_1_i/blink_0/inst/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y110   design_1_i/blink_0/inst/LED_status_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y110   design_1_i/blink_0/inst/LED_status_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y108   design_1_i/blink_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y108   design_1_i/blink_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X109Y110   design_1_i/blink_0/inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



