#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279f010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2772f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x27a0310 .functor NOT 1, L_0x27cfb40, C4<0>, C4<0>, C4<0>;
L_0x27cf8d0 .functor XOR 1, L_0x27cf790, L_0x27cf830, C4<0>, C4<0>;
L_0x27cfa30 .functor XOR 1, L_0x27cf8d0, L_0x27cf990, C4<0>, C4<0>;
v0x27c8780_0 .net *"_ivl_10", 0 0, L_0x27cf990;  1 drivers
v0x27c8880_0 .net *"_ivl_12", 0 0, L_0x27cfa30;  1 drivers
v0x27c8960_0 .net *"_ivl_2", 0 0, L_0x27cb410;  1 drivers
v0x27c8a20_0 .net *"_ivl_4", 0 0, L_0x27cf790;  1 drivers
v0x27c8b00_0 .net *"_ivl_6", 0 0, L_0x27cf830;  1 drivers
v0x27c8c30_0 .net *"_ivl_8", 0 0, L_0x27cf8d0;  1 drivers
v0x27c8d10_0 .net "a", 0 0, v0x27c4140_0;  1 drivers
v0x27c8db0_0 .net "b", 0 0, v0x27c41e0_0;  1 drivers
v0x27c8e50_0 .net "c", 0 0, v0x27c4280_0;  1 drivers
v0x27c8ef0_0 .var "clk", 0 0;
v0x27c8f90_0 .net "d", 0 0, v0x27c43f0_0;  1 drivers
v0x27c9030_0 .net "out_dut", 0 0, L_0x27cf440;  1 drivers
v0x27c90d0_0 .net "out_ref", 0 0, L_0x27c9f90;  1 drivers
v0x27c9170_0 .var/2u "stats1", 159 0;
v0x27c9210_0 .var/2u "strobe", 0 0;
v0x27c92b0_0 .net "tb_match", 0 0, L_0x27cfb40;  1 drivers
v0x27c9370_0 .net "tb_mismatch", 0 0, L_0x27a0310;  1 drivers
v0x27c9430_0 .net "wavedrom_enable", 0 0, v0x27c44e0_0;  1 drivers
v0x27c94d0_0 .net "wavedrom_title", 511 0, v0x27c4580_0;  1 drivers
L_0x27cb410 .concat [ 1 0 0 0], L_0x27c9f90;
L_0x27cf790 .concat [ 1 0 0 0], L_0x27c9f90;
L_0x27cf830 .concat [ 1 0 0 0], L_0x27cf440;
L_0x27cf990 .concat [ 1 0 0 0], L_0x27c9f90;
L_0x27cfb40 .cmp/eeq 1, L_0x27cb410, L_0x27cfa30;
S_0x278c740 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2772f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x278d1e0 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27a0bd0 .functor NOT 1, v0x27c41e0_0, C4<0>, C4<0>, C4<0>;
L_0x27c96e0 .functor AND 1, L_0x278d1e0, L_0x27a0bd0, C4<1>, C4<1>;
L_0x27c9780 .functor NOT 1, v0x27c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c98b0 .functor NOT 1, v0x27c4140_0, C4<0>, C4<0>, C4<0>;
L_0x27c99b0 .functor AND 1, L_0x27c9780, L_0x27c98b0, C4<1>, C4<1>;
L_0x27c9a90 .functor OR 1, L_0x27c96e0, L_0x27c99b0, C4<0>, C4<0>;
L_0x27c9b50 .functor AND 1, v0x27c4140_0, v0x27c4280_0, C4<1>, C4<1>;
L_0x27c9c10 .functor AND 1, L_0x27c9b50, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27c9cd0 .functor OR 1, L_0x27c9a90, L_0x27c9c10, C4<0>, C4<0>;
L_0x27c9e40 .functor AND 1, v0x27c41e0_0, v0x27c4280_0, C4<1>, C4<1>;
L_0x27c9eb0 .functor AND 1, L_0x27c9e40, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27c9f90 .functor OR 1, L_0x27c9cd0, L_0x27c9eb0, C4<0>, C4<0>;
v0x27a0580_0 .net *"_ivl_0", 0 0, L_0x278d1e0;  1 drivers
v0x27a0620_0 .net *"_ivl_10", 0 0, L_0x27c99b0;  1 drivers
v0x27c2930_0 .net *"_ivl_12", 0 0, L_0x27c9a90;  1 drivers
v0x27c29f0_0 .net *"_ivl_14", 0 0, L_0x27c9b50;  1 drivers
v0x27c2ad0_0 .net *"_ivl_16", 0 0, L_0x27c9c10;  1 drivers
v0x27c2c00_0 .net *"_ivl_18", 0 0, L_0x27c9cd0;  1 drivers
v0x27c2ce0_0 .net *"_ivl_2", 0 0, L_0x27a0bd0;  1 drivers
v0x27c2dc0_0 .net *"_ivl_20", 0 0, L_0x27c9e40;  1 drivers
v0x27c2ea0_0 .net *"_ivl_22", 0 0, L_0x27c9eb0;  1 drivers
v0x27c2f80_0 .net *"_ivl_4", 0 0, L_0x27c96e0;  1 drivers
v0x27c3060_0 .net *"_ivl_6", 0 0, L_0x27c9780;  1 drivers
v0x27c3140_0 .net *"_ivl_8", 0 0, L_0x27c98b0;  1 drivers
v0x27c3220_0 .net "a", 0 0, v0x27c4140_0;  alias, 1 drivers
v0x27c32e0_0 .net "b", 0 0, v0x27c41e0_0;  alias, 1 drivers
v0x27c33a0_0 .net "c", 0 0, v0x27c4280_0;  alias, 1 drivers
v0x27c3460_0 .net "d", 0 0, v0x27c43f0_0;  alias, 1 drivers
v0x27c3520_0 .net "out", 0 0, L_0x27c9f90;  alias, 1 drivers
S_0x27c3680 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2772f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27c4140_0 .var "a", 0 0;
v0x27c41e0_0 .var "b", 0 0;
v0x27c4280_0 .var "c", 0 0;
v0x27c4350_0 .net "clk", 0 0, v0x27c8ef0_0;  1 drivers
v0x27c43f0_0 .var "d", 0 0;
v0x27c44e0_0 .var "wavedrom_enable", 0 0;
v0x27c4580_0 .var "wavedrom_title", 511 0;
S_0x27c3920 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27c3680;
 .timescale -12 -12;
v0x27c3b80_0 .var/2s "count", 31 0;
E_0x2787620/0 .event negedge, v0x27c4350_0;
E_0x2787620/1 .event posedge, v0x27c4350_0;
E_0x2787620 .event/or E_0x2787620/0, E_0x2787620/1;
E_0x2787870 .event negedge, v0x27c4350_0;
E_0x276f9f0 .event posedge, v0x27c4350_0;
S_0x27c3c80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27c3680;
 .timescale -12 -12;
v0x27c3e80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c3f60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27c3680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c46e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2772f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27ca0f0 .functor NOT 1, v0x27c4140_0, C4<0>, C4<0>, C4<0>;
L_0x27ca160 .functor NOT 1, v0x27c41e0_0, C4<0>, C4<0>, C4<0>;
L_0x27ca1f0 .functor AND 1, L_0x27ca0f0, L_0x27ca160, C4<1>, C4<1>;
L_0x27ca300 .functor AND 1, L_0x27ca1f0, v0x27c4280_0, C4<1>, C4<1>;
L_0x27ca3f0 .functor AND 1, L_0x27ca300, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27ca4b0 .functor NOT 1, v0x27c41e0_0, C4<0>, C4<0>, C4<0>;
L_0x27ca560 .functor AND 1, v0x27c4140_0, L_0x27ca4b0, C4<1>, C4<1>;
L_0x27ca620 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27ca7f0 .functor AND 1, L_0x27ca560, L_0x27ca620, C4<1>, C4<1>;
L_0x27ca900 .functor AND 1, L_0x27ca7f0, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27cab30 .functor OR 1, L_0x27ca3f0, L_0x27ca900, C4<0>, C4<0>;
L_0x27cabf0 .functor NOT 1, v0x27c4140_0, C4<0>, C4<0>, C4<0>;
L_0x27cade0 .functor AND 1, L_0x27cabf0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cafb0 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27cad70 .functor AND 1, L_0x27cade0, L_0x27cafb0, C4<1>, C4<1>;
L_0x27cb140 .functor AND 1, L_0x27cad70, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27cb290 .functor OR 1, L_0x27cab30, L_0x27cb140, C4<0>, C4<0>;
L_0x27cb3a0 .functor AND 1, v0x27c4140_0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cb4b0 .functor AND 1, L_0x27cb3a0, v0x27c4280_0, C4<1>, C4<1>;
L_0x27cb570 .functor NOT 1, v0x27c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cb690 .functor AND 1, L_0x27cb4b0, L_0x27cb570, C4<1>, C4<1>;
L_0x27cb7a0 .functor OR 1, L_0x27cb290, L_0x27cb690, C4<0>, C4<0>;
L_0x27cb970 .functor NOT 1, v0x27c4140_0, C4<0>, C4<0>, C4<0>;
L_0x27cb9e0 .functor NOT 1, v0x27c41e0_0, C4<0>, C4<0>, C4<0>;
L_0x27cbb20 .functor AND 1, L_0x27cb970, L_0x27cb9e0, C4<1>, C4<1>;
L_0x27cbc30 .functor AND 1, L_0x27cbb20, v0x27c4280_0, C4<1>, C4<1>;
L_0x27cbdd0 .functor AND 1, L_0x27cbc30, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27cbe90 .functor NOT 1, v0x27c41e0_0, C4<0>, C4<0>, C4<0>;
L_0x27cbff0 .functor AND 1, v0x27c4140_0, L_0x27cbe90, C4<1>, C4<1>;
L_0x27cc0b0 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27cc220 .functor AND 1, L_0x27cbff0, L_0x27cc0b0, C4<1>, C4<1>;
L_0x27cc330 .functor AND 1, L_0x27cc220, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27cc500 .functor OR 1, L_0x27cbdd0, L_0x27cc330, C4<0>, C4<0>;
L_0x27cc610 .functor AND 1, v0x27c4140_0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cc7a0 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27cc810 .functor AND 1, L_0x27cc610, L_0x27cc7a0, C4<1>, C4<1>;
L_0x27cca50 .functor NOT 1, v0x27c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x27ccac0 .functor AND 1, L_0x27cc810, L_0x27cca50, C4<1>, C4<1>;
L_0x27cc920 .functor OR 1, L_0x27cc500, L_0x27ccac0, C4<0>, C4<0>;
L_0x27ccd10 .functor AND 1, v0x27c4140_0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cced0 .functor AND 1, L_0x27ccd10, v0x27c4280_0, C4<1>, C4<1>;
L_0x27ccf90 .functor NOT 1, v0x27c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cd160 .functor AND 1, L_0x27cced0, L_0x27ccf90, C4<1>, C4<1>;
L_0x27cd270 .functor OR 1, L_0x27cc920, L_0x27cd160, C4<0>, C4<0>;
L_0x27cd4f0 .functor NOT 1, v0x27c4140_0, C4<0>, C4<0>, C4<0>;
L_0x27cd560 .functor AND 1, L_0x27cd4f0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cd7a0 .functor AND 1, L_0x27cd560, v0x27c4280_0, C4<1>, C4<1>;
L_0x27cd860 .functor NOT 1, v0x27c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cda60 .functor AND 1, L_0x27cd7a0, L_0x27cd860, C4<1>, C4<1>;
L_0x27cdb70 .functor AND 1, v0x27c4140_0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cdd80 .functor AND 1, L_0x27cdb70, v0x27c4280_0, C4<1>, C4<1>;
L_0x27ce050 .functor AND 1, L_0x27cdd80, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27ce4d0 .functor OR 1, L_0x27cda60, L_0x27ce050, C4<0>, C4<0>;
L_0x27ce5e0 .functor AND 1, v0x27c4140_0, v0x27c41e0_0, C4<1>, C4<1>;
L_0x27cec30 .functor NOT 1, v0x27c4280_0, C4<0>, C4<0>, C4<0>;
L_0x27ceca0 .functor AND 1, L_0x27ce5e0, L_0x27cec30, C4<1>, C4<1>;
L_0x27cef80 .functor AND 1, L_0x27ceca0, v0x27c43f0_0, C4<1>, C4<1>;
L_0x27cf040 .functor OR 1, L_0x27ce4d0, L_0x27cef80, C4<0>, C4<0>;
L_0x27cf330 .functor OR 1, L_0x27cb7a0, L_0x27cd270, C4<0>, C4<0>;
L_0x27cf440 .functor OR 1, L_0x27cf330, L_0x27cf040, C4<0>, C4<0>;
v0x27c49d0_0 .net *"_ivl_0", 0 0, L_0x27ca0f0;  1 drivers
v0x27c4ab0_0 .net *"_ivl_10", 0 0, L_0x27ca4b0;  1 drivers
v0x27c4b90_0 .net *"_ivl_100", 0 0, L_0x27cdd80;  1 drivers
v0x27c4c80_0 .net *"_ivl_102", 0 0, L_0x27ce050;  1 drivers
v0x27c4d60_0 .net *"_ivl_104", 0 0, L_0x27ce4d0;  1 drivers
v0x27c4e90_0 .net *"_ivl_106", 0 0, L_0x27ce5e0;  1 drivers
v0x27c4f70_0 .net *"_ivl_108", 0 0, L_0x27cec30;  1 drivers
v0x27c5050_0 .net *"_ivl_110", 0 0, L_0x27ceca0;  1 drivers
v0x27c5130_0 .net *"_ivl_112", 0 0, L_0x27cef80;  1 drivers
v0x27c5210_0 .net *"_ivl_116", 0 0, L_0x27cf330;  1 drivers
v0x27c52f0_0 .net *"_ivl_12", 0 0, L_0x27ca560;  1 drivers
v0x27c53d0_0 .net *"_ivl_14", 0 0, L_0x27ca620;  1 drivers
v0x27c54b0_0 .net *"_ivl_16", 0 0, L_0x27ca7f0;  1 drivers
v0x27c5590_0 .net *"_ivl_18", 0 0, L_0x27ca900;  1 drivers
v0x27c5670_0 .net *"_ivl_2", 0 0, L_0x27ca160;  1 drivers
v0x27c5750_0 .net *"_ivl_20", 0 0, L_0x27cab30;  1 drivers
v0x27c5830_0 .net *"_ivl_22", 0 0, L_0x27cabf0;  1 drivers
v0x27c5a20_0 .net *"_ivl_24", 0 0, L_0x27cade0;  1 drivers
v0x27c5b00_0 .net *"_ivl_26", 0 0, L_0x27cafb0;  1 drivers
v0x27c5be0_0 .net *"_ivl_28", 0 0, L_0x27cad70;  1 drivers
v0x27c5cc0_0 .net *"_ivl_30", 0 0, L_0x27cb140;  1 drivers
v0x27c5da0_0 .net *"_ivl_32", 0 0, L_0x27cb290;  1 drivers
v0x27c5e80_0 .net *"_ivl_34", 0 0, L_0x27cb3a0;  1 drivers
v0x27c5f60_0 .net *"_ivl_36", 0 0, L_0x27cb4b0;  1 drivers
v0x27c6040_0 .net *"_ivl_38", 0 0, L_0x27cb570;  1 drivers
v0x27c6120_0 .net *"_ivl_4", 0 0, L_0x27ca1f0;  1 drivers
v0x27c6200_0 .net *"_ivl_40", 0 0, L_0x27cb690;  1 drivers
v0x27c62e0_0 .net *"_ivl_44", 0 0, L_0x27cb970;  1 drivers
v0x27c63c0_0 .net *"_ivl_46", 0 0, L_0x27cb9e0;  1 drivers
v0x27c64a0_0 .net *"_ivl_48", 0 0, L_0x27cbb20;  1 drivers
v0x27c6580_0 .net *"_ivl_50", 0 0, L_0x27cbc30;  1 drivers
v0x27c6660_0 .net *"_ivl_52", 0 0, L_0x27cbdd0;  1 drivers
v0x27c6740_0 .net *"_ivl_54", 0 0, L_0x27cbe90;  1 drivers
v0x27c6a30_0 .net *"_ivl_56", 0 0, L_0x27cbff0;  1 drivers
v0x27c6b10_0 .net *"_ivl_58", 0 0, L_0x27cc0b0;  1 drivers
v0x27c6bf0_0 .net *"_ivl_6", 0 0, L_0x27ca300;  1 drivers
v0x27c6cd0_0 .net *"_ivl_60", 0 0, L_0x27cc220;  1 drivers
v0x27c6db0_0 .net *"_ivl_62", 0 0, L_0x27cc330;  1 drivers
v0x27c6e90_0 .net *"_ivl_64", 0 0, L_0x27cc500;  1 drivers
v0x27c6f70_0 .net *"_ivl_66", 0 0, L_0x27cc610;  1 drivers
v0x27c7050_0 .net *"_ivl_68", 0 0, L_0x27cc7a0;  1 drivers
v0x27c7130_0 .net *"_ivl_70", 0 0, L_0x27cc810;  1 drivers
v0x27c7210_0 .net *"_ivl_72", 0 0, L_0x27cca50;  1 drivers
v0x27c72f0_0 .net *"_ivl_74", 0 0, L_0x27ccac0;  1 drivers
v0x27c73d0_0 .net *"_ivl_76", 0 0, L_0x27cc920;  1 drivers
v0x27c74b0_0 .net *"_ivl_78", 0 0, L_0x27ccd10;  1 drivers
v0x27c7590_0 .net *"_ivl_8", 0 0, L_0x27ca3f0;  1 drivers
v0x27c7670_0 .net *"_ivl_80", 0 0, L_0x27cced0;  1 drivers
v0x27c7750_0 .net *"_ivl_82", 0 0, L_0x27ccf90;  1 drivers
v0x27c7830_0 .net *"_ivl_84", 0 0, L_0x27cd160;  1 drivers
v0x27c7910_0 .net *"_ivl_88", 0 0, L_0x27cd4f0;  1 drivers
v0x27c79f0_0 .net *"_ivl_90", 0 0, L_0x27cd560;  1 drivers
v0x27c7ad0_0 .net *"_ivl_92", 0 0, L_0x27cd7a0;  1 drivers
v0x27c7bb0_0 .net *"_ivl_94", 0 0, L_0x27cd860;  1 drivers
v0x27c7c90_0 .net *"_ivl_96", 0 0, L_0x27cda60;  1 drivers
v0x27c7d70_0 .net *"_ivl_98", 0 0, L_0x27cdb70;  1 drivers
v0x27c7e50_0 .net "a", 0 0, v0x27c4140_0;  alias, 1 drivers
v0x27c7ef0_0 .net "b", 0 0, v0x27c41e0_0;  alias, 1 drivers
v0x27c7fe0_0 .net "c", 0 0, v0x27c4280_0;  alias, 1 drivers
v0x27c80d0_0 .net "d", 0 0, v0x27c43f0_0;  alias, 1 drivers
v0x27c81c0_0 .net "out", 0 0, L_0x27cf440;  alias, 1 drivers
v0x27c8280_0 .net "x1", 0 0, L_0x27cb7a0;  1 drivers
v0x27c8340_0 .net "x2", 0 0, L_0x27cd270;  1 drivers
v0x27c8400_0 .net "x3", 0 0, L_0x27cf040;  1 drivers
S_0x27c8560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2772f20;
 .timescale -12 -12;
E_0x27873c0 .event anyedge, v0x27c9210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c9210_0;
    %nor/r;
    %assign/vec4 v0x27c9210_0, 0;
    %wait E_0x27873c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c3680;
T_3 ;
    %fork t_1, S_0x27c3920;
    %jmp t_0;
    .scope S_0x27c3920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c3b80_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c43f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c41e0_0, 0;
    %assign/vec4 v0x27c4140_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276f9f0;
    %load/vec4 v0x27c3b80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27c3b80_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c43f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c41e0_0, 0;
    %assign/vec4 v0x27c4140_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2787870;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c3f60;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2787620;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27c4140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c41e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4280_0, 0;
    %assign/vec4 v0x27c43f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27c3680;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2772f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c9210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2772f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c8ef0_0;
    %inv;
    %store/vec4 v0x27c8ef0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2772f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c4350_0, v0x27c9370_0, v0x27c8d10_0, v0x27c8db0_0, v0x27c8e50_0, v0x27c8f90_0, v0x27c90d0_0, v0x27c9030_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2772f20;
T_7 ;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2772f20;
T_8 ;
    %wait E_0x2787620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c9170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c9170_0, 4, 32;
    %load/vec4 v0x27c92b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c9170_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c9170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c9170_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27c90d0_0;
    %load/vec4 v0x27c90d0_0;
    %load/vec4 v0x27c9030_0;
    %xor;
    %load/vec4 v0x27c90d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c9170_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27c9170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c9170_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response0/top_module.sv";
