Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 23:11:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.239    -6592.551                   5107                28553        0.051        0.000                      0                28491       -0.674      -14.163                      23                 12753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  ADC_DATA_CLK_2                                                                            {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line171/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.250}        2.500           400.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.625 1.875}        2.500           400.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 2.813}        5.625           177.778         
nolabel_line171/clk_wiz_1/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_1_0                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_1_0                                                             {0.000 2.813}        5.625           177.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  ADC_DATA_CLK_2                                                                                 -2.068     -114.955                    139                  858        0.096        0.000                      0                  858        1.020        0.000                       0                   328  
clk_fpga_0                                                                                       -4.732    -4978.686                   4285                25608        0.051        0.000                      0                25608        0.313        0.000                       0                 11554  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.520        0.000                      0                  928        0.096        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line171/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -4.165     -216.592                    310                  612        0.073        0.000                      0                  612       -0.674       -0.826                       3                   352  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               0.345        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               3.470        0.000                       0                     3  
nolabel_line171/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                        1.312        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                               0.264        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                               3.470        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DATA_CLK_2                                                                              adc_lvds_clk                                                                                     -2.806      -21.564                      9                    9        0.477        0.000                      0                    9  
clk_fpga_0                                                                                  ADC_DATA_CLK_2                                                                                   -4.825     -827.679                    279                  292        0.062        0.000                      0                  279  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.239     -152.785                     15                   15        8.012        0.000                      0                   15  
ADC_DATA_CLK_2                                                                              clk_fpga_0                                                                                       -3.649     -241.581                    100                  113        0.090        0.000                      0                  100  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.788        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_fpga_0                                                                                       -3.067       -3.067                      1                   11        0.134        0.000                      0                    1  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.336        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -2.864     -120.704                     58                   68        0.058        0.000                      0                   58  
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -3.526      -14.910                      7                    7        1.659        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.434        0.000                      0                  187        0.341        0.000                      0                  187  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.224        0.000                      0                  100        0.380        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.000    10.495    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.000    10.789    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/bitslip_is_locked_i_2_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y84  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y84  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y74  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y74  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  ADC_DATA_CLK_2

Setup :          139  Failing Endpoints,  Worst Slack       -2.068ns,  Total Violation     -114.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.575ns (25.686%)  route 4.557ns (74.314%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 7.127 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.803     3.312    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.965 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/Q6
                         net (fo=6, routed)           2.774     6.740    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[10]
    SLICE_X91Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1b_lo_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.864    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_27
    SLICE_X91Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.414 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1b_lo_carry/CO[3]
                         net (fo=5, routed)           1.287     8.701    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X97Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1/O
                         net (fo=5, routed)           0.495     9.320    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1_n_0
    SLICE_X94Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.444 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.444    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_1__0_n_0
    SLICE_X94Y59         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.825     7.127    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X94Y59         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/C
                         clock pessimism              0.208     7.334    
                         clock uncertainty           -0.035     7.299    
    SLICE_X94Y59         FDRE (Setup_fdre_C_D)        0.077     7.376    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.809ns (30.772%)  route 4.070ns (69.228%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 8.793 - 4.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945     3.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.727     5.282    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.701 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.970     6.671    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_0[3]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.299     6.970 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.970    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           1.263     9.011    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X67Y27         LUT5 (Prop_lut5_I3_O)        0.313     9.324 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.837    11.161    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X67Y26         FDSE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.858     7.160    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.542     8.793    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y26         FDSE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.419     9.212    
                         clock uncertainty           -0.035     9.177    
    SLICE_X67Y26         FDSE (Setup_fdse_C_D)       -0.067     9.110    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.575ns (25.875%)  route 4.512ns (74.124%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 7.127 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.803     3.312    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.965 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/Q6
                         net (fo=6, routed)           2.774     6.740    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[10]
    SLICE_X91Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1b_lo_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.864    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_27
    SLICE_X91Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.414 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1b_lo_carry/CO[3]
                         net (fo=5, routed)           1.120     8.533    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X96Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.657 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_i_2__1/O
                         net (fo=1, routed)           0.618     9.275    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_i_2__1_n_0
    SLICE_X96Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.399 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1__1/O
                         net (fo=1, routed)           0.000     9.399    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_i_1__1_n_0
    SLICE_X96Y60         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.825     7.127    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X96Y60         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/C
                         clock pessimism              0.208     7.334    
                         clock uncertainty           -0.035     7.299    
    SLICE_X96Y60         FDRE (Setup_fdre_C_D)        0.081     7.380    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.005ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.809ns (30.815%)  route 4.061ns (69.185%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 8.795 - 4.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945     3.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.727     5.282    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.701 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.970     6.671    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_0[3]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.299     6.970 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.970    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.520 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           1.263     9.011    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X67Y27         LUT5 (Prop_lut5_I3_O)        0.313     9.324 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.829    11.153    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X62Y28         FDSE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.858     7.160    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.544     8.795    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X62Y28         FDSE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.419     9.214    
                         clock uncertainty           -0.035     9.179    
    SLICE_X62Y28         FDSE (Setup_fdse_C_D)       -0.031     9.148    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 -2.005    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.575ns (26.134%)  route 4.452ns (73.866%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 7.125 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.803     3.312    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.965 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/Q6
                         net (fo=6, routed)           2.774     6.740    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[10]
    SLICE_X91Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1b_lo_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.864    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_27
    SLICE_X91Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.414 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1b_lo_carry/CO[3]
                         net (fo=5, routed)           1.287     8.701    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X97Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1/O
                         net (fo=5, routed)           0.390     9.215    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1_n_0
    SLICE_X96Y62         LUT5 (Prop_lut5_I3_O)        0.124     9.339 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_i_1__1/O
                         net (fo=1, routed)           0.000     9.339    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_i_1__1_n_0
    SLICE_X96Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.823     7.125    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X96Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/C
                         clock pessimism              0.208     7.332    
                         clock uncertainty           -0.035     7.297    
    SLICE_X96Y62         FDRE (Setup_fdre_C_D)        0.077     7.374    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 -1.965    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.575ns (26.373%)  route 4.397ns (73.627%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 7.126 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.803     3.312    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.965 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/Q6
                         net (fo=6, routed)           2.774     6.740    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[10]
    SLICE_X91Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1b_lo_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.864    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_27
    SLICE_X91Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.414 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1b_lo_carry/CO[3]
                         net (fo=5, routed)           1.287     8.701    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X97Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1/O
                         net (fo=5, routed)           0.336     9.160    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1_n_0
    SLICE_X97Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.284    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[0]_i_1__0_n_0
    SLICE_X97Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.824     7.126    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X97Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/C
                         clock pessimism              0.208     7.333    
                         clock uncertainty           -0.035     7.298    
    SLICE_X97Y61         FDRE (Setup_fdre_C_D)        0.031     7.329    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.558ns (25.923%)  route 4.452ns (74.077%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 7.124 - 4.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.801     3.310    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.963 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/Q6
                         net (fo=5, routed)           2.634     6.598    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_bus[2]
    SLICE_X96Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.722 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_2a_lo_carry_i_7/O
                         net (fo=1, routed)           0.000     6.722    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b_n_11
    SLICE_X96Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.255 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_2a_lo_carry/CO[3]
                         net (fo=6, routed)           0.978     8.233    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]_0[0]
    SLICE_X97Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.357 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_2__0/O
                         net (fo=1, routed)           0.840     9.197    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_2__0_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.321 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.321    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter[1]_i_1_n_0
    SLICE_X96Y64         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.822     7.124    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/adc_data_clk
    SLICE_X96Y64         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/C
                         clock pessimism              0.208     7.331    
                         clock uncertainty           -0.035     7.296    
    SLICE_X96Y64         FDRE (Setup_fdre_C_D)        0.077     7.373    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.373    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.575ns (26.421%)  route 4.386ns (73.579%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 7.126 - 4.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.803     3.312    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.965 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/Q6
                         net (fo=6, routed)           2.774     6.740    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_bus[10]
    SLICE_X91Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_1b_lo_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.864    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b_n_27
    SLICE_X91Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.414 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_1b_lo_carry/CO[3]
                         net (fo=5, routed)           1.287     8.701    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/CO[0]
    SLICE_X97Y62         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1/O
                         net (fo=5, routed)           0.325     9.149    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state[1]_i_5__1_n_0
    SLICE_X97Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.273 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_i_1__5/O
                         net (fo=1, routed)           0.000     9.273    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_i_1__5_n_0
    SLICE_X97Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.824     7.126    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/adc_data_clk
    SLICE_X97Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/C
                         clock pessimism              0.208     7.333    
                         clock uncertainty           -0.035     7.298    
    SLICE_X97Y61         FDRE (Setup_fdre_C_D)        0.031     7.329    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 -1.944    

Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.642ns (11.824%)  route 4.788ns (88.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 8.919 - 4.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945     3.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.667     5.222    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/wr_clk
    SLICE_X42Y8          FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     5.740 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/Q
                         net (fo=16, routed)          2.473     8.213    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_4
    SLICE_X66Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.337 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           2.315    10.652    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_41
    RAMB36_X5Y1          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.858     7.160    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.668     8.919    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y1          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.319     9.237    
                         clock uncertainty           -0.035     9.202    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.759    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ADC_DATA_CLK_2 rise@4.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.642ns (11.926%)  route 4.741ns (88.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 8.784 - 4.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945     3.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     3.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.667     5.222    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/wr_clk
    SLICE_X42Y8          FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     5.740 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/Q
                         net (fo=16, routed)          2.626     8.366    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_4
    SLICE_X66Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.490 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_28_LOPT_REMAP/O
                         net (fo=1, routed)           2.116    10.606    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_26
    RAMB36_X2Y2          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.858     7.160    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.251 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.533     8.784    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y2          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.419     9.203    
                         clock uncertainty           -0.035     9.168    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.725    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 -1.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.177ns (12.745%)  route 1.212ns (87.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.256     1.128    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.305 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/Q7
                         net (fo=6, routed)           1.212     2.517    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y1          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.891     2.426    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y1          RAMB36E1                                     r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     2.125    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.421    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.580     1.772    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.913 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.969    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X55Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.848     2.382    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.610     1.772    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.075     1.847    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.557     1.749    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X51Y8          FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.890 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.946    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X51Y8          FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.824     2.358    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X51Y8          FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.609     1.749    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.075     1.824    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.582     1.774    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.141     1.915 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.059     1.973    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.849     2.383    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.609     1.774    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.076     1.850    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.582     1.774    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.141     1.915 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.058     1.972    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.849     2.383    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.609     1.774    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.071     1.845    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.580     1.772    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.141     1.913 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     1.970    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.848     2.382    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.610     1.772    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.071     1.843    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.583     1.775    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.973    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.851     2.385    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.610     1.775    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.071     1.846    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.582     1.774    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.141     1.915 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.065     1.980    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.849     2.383    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.609     1.774    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.075     1.849    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.580     1.772    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.141     1.913 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.065     1.978    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.848     2.382    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.610     1.772    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.075     1.847    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.294     1.166    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.192 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.583     1.775    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     1.981    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.332     1.505    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.534 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         0.851     2.385    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y10         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.610     1.775    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.075     1.850    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA_CLK_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y1    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y1    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y1    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y0    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X4Y6    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y0    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y5    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y3    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y3    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y4    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y25   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y25   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y11   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y13   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y13   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y14   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y11   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y11   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y11   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y14   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y25   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y25   nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y87  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y87  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y87  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y86  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y86  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y86  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_state_complete_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X51Y9    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X51Y9    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4285  Failing Endpoints,  Worst Slack       -4.732ns,  Total Violation    -4978.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.220ns (11.930%)  route 9.006ns (88.070%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 8.264 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         6.951    10.343    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.467 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[16]_i_8/O
                         net (fo=1, routed)           0.000    10.467    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[16]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    10.684 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16]_i_3/O
                         net (fo=1, routed)           1.005    11.689    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16]_i_3_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.299    11.988 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[16]_i_2/O
                         net (fo=1, routed)           1.051    13.038    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[16]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.162 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[16]_i_1/O
                         net (fo=1, routed)           0.000    13.162    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[15]
    SLICE_X48Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.460     8.264    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.229     8.493    
                         clock uncertainty           -0.092     8.401    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.029     8.430    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 1.369ns (13.791%)  route 8.558ns (86.209%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 8.258 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         7.221    10.613    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X51Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.737 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_11/O
                         net (fo=1, routed)           0.000    10.737    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_11_n_0
    SLICE_X51Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    10.982 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_6/O
                         net (fo=1, routed)           0.000    10.982    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_6_n_0
    SLICE_X51Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    11.086 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_4/O
                         net (fo=2, routed)           0.821    11.907    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[10]_i_4_n_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I2_O)        0.316    12.223 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_2/O
                         net (fo=1, routed)           0.516    12.739    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_2_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[10]_i_1/O
                         net (fo=1, routed)           0.000    12.863    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[9]
    SLICE_X50Y78         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.454     8.258    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y78         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.129     8.387    
                         clock uncertainty           -0.092     8.295    
    SLICE_X50Y78         FDRE (Setup_fdre_C_D)        0.081     8.376    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 1.220ns (12.524%)  route 8.521ns (87.476%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 8.253 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         6.342     9.734    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[18]_i_10/O
                         net (fo=1, routed)           0.000     9.858    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[18]_i_10_n_0
    SLICE_X57Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    10.075 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[18]_i_4/O
                         net (fo=1, routed)           1.130    11.205    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[18]_i_4_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.299    11.504 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[18]_i_2/O
                         net (fo=1, routed)           1.049    12.553    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[18]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.677 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[18]_i_1/O
                         net (fo=1, routed)           0.000    12.677    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[13]
    SLICE_X50Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.449     8.253    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism              0.129     8.382    
                         clock uncertainty           -0.092     8.290    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.077     8.367    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.075ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 1.362ns (14.321%)  route 8.149ns (85.679%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         6.737    10.129    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X57Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_10/O
                         net (fo=1, routed)           0.000    10.253    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_10_n_0
    SLICE_X57Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    10.491 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_6/O
                         net (fo=1, routed)           0.000    10.491    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_6_n_0
    SLICE_X57Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    10.595 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_4/O
                         net (fo=2, routed)           0.756    11.351    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_4_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.316    11.667 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_2/O
                         net (fo=1, routed)           0.655    12.323    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_2_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.447 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_1/O
                         net (fo=1, routed)           0.000    12.447    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[7]
    SLICE_X50Y76         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.451     8.255    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.079     8.371    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                 -4.075    

Slack (VIOLATED) :        -3.839ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.220ns (13.069%)  route 8.115ns (86.931%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 8.264 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         7.228    10.620    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.744 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[17]_i_8/O
                         net (fo=1, routed)           0.000    10.744    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[17]_i_8_n_0
    SLICE_X52Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.961 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[17]_i_3/O
                         net (fo=1, routed)           0.441    11.401    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[17]_i_3_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.299    11.700 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[17]_i_2/O
                         net (fo=1, routed)           0.447    12.147    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[17]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.271 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[17]_i_1/O
                         net (fo=1, routed)           0.000    12.271    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[14]
    SLICE_X48Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.460     8.264    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y75         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism              0.229     8.493    
                         clock uncertainty           -0.092     8.401    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.031     8.432    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                 -3.839    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 1.331ns (14.360%)  route 7.938ns (85.640%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.642     2.936    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=302, routed)         7.005    10.397    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16][1]
    SLICE_X53Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.521 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_15/O
                         net (fo=1, routed)           0.000    10.521    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_15_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.738 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_9/O
                         net (fo=1, routed)           0.000    10.738    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_9_n_0
    SLICE_X53Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    10.832 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_6/O
                         net (fo=2, routed)           0.582    11.414    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_6_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.316    11.730 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_3/O
                         net (fo=1, routed)           0.351    12.081    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_3_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.205 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_1/O
                         net (fo=1, routed)           0.000    12.205    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[14]
    SLICE_X50Y76         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.451     8.255    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.081     8.373    nolabel_line171/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 -3.832    

Slack (VIOLATED) :        -3.780ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.642ns (7.113%)  route 8.384ns (92.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 8.395 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.687     2.981    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y80         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=79, routed)          7.237    10.736    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X82Y74         LUT4 (Prop_lut4_I1_O)        0.124    10.860 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1/O
                         net (fo=8, routed)           1.147    12.007    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.591     8.395    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[20]/C
                         clock pessimism              0.129     8.524    
                         clock uncertainty           -0.092     8.432    
    SLICE_X95Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.227    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[20]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                 -3.780    

Slack (VIOLATED) :        -3.780ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.642ns (7.113%)  route 8.384ns (92.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 8.395 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.687     2.981    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y80         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=79, routed)          7.237    10.736    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X82Y74         LUT4 (Prop_lut4_I1_O)        0.124    10.860 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1/O
                         net (fo=8, routed)           1.147    12.007    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.591     8.395    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[21]/C
                         clock pessimism              0.129     8.524    
                         clock uncertainty           -0.092     8.432    
    SLICE_X95Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.227    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[21]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                 -3.780    

Slack (VIOLATED) :        -3.780ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.642ns (7.113%)  route 8.384ns (92.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 8.395 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.687     2.981    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y80         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=79, routed)          7.237    10.736    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X82Y74         LUT4 (Prop_lut4_I1_O)        0.124    10.860 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1/O
                         net (fo=8, routed)           1.147    12.007    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.591     8.395    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[22]/C
                         clock pessimism              0.129     8.524    
                         clock uncertainty           -0.092     8.432    
    SLICE_X95Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.227    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[22]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                 -3.780    

Slack (VIOLATED) :        -3.780ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.642ns (7.113%)  route 8.384ns (92.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 8.395 - 5.625 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.687     2.981    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y80         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=79, routed)          7.237    10.736    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X82Y74         LUT4 (Prop_lut4_I1_O)        0.124    10.860 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1/O
                         net (fo=8, routed)           1.147    12.007    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.591     8.395    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y74         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[23]/C
                         clock pessimism              0.129     8.524    
                         clock uncertainty           -0.092     8.432    
    SLICE_X95Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.227    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg40_reg[23]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                 -3.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.557     0.893    nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X41Y51         FDRE                                         r  nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/Q
                         net (fo=1, routed)           0.253     1.287    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[1]
    SLICE_X41Y47         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.830     1.196    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X41Y47         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.135%)  route 0.266ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.584     0.919    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X12Y26         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4]/Q
                         net (fo=1, routed)           0.266     1.350    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.898     1.264    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.001    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     1.297    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.989%)  route 0.227ns (58.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.548     0.884    nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X50Y63         FDRE                                         r  nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  nolabel_line171/mipi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[4]/Q
                         net (fo=2, routed)           0.227     1.274    nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[4]
    SLICE_X49Y65         FDRE                                         r  nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.818     1.184    nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y65         FDRE                                         r  nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.072     1.221    nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.115%)  route 0.239ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.557     0.893    nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X40Y50         FDRE                                         r  nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line171/adc_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[41]/Q
                         net (fo=1, routed)           0.239     1.272    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[32]
    SLICE_X38Y48         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.830     1.196    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X38Y48         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.053     1.219    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.182%)  route 0.266ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.587     0.923    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X12Y29         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]/Q
                         net (fo=1, routed)           0.266     1.352    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[59]
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.898     1.264    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.001    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     1.297    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.550%)  route 0.231ns (52.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.563     0.899    nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X46Y49         FDRE                                         r  nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly7_reg/Q
                         net (fo=1, routed)           0.231     1.293    nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly7
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.338 r  nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_i_1/O
                         net (fo=1, routed)           0.000     1.338    nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.825     1.191    nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X46Y50         FDRE                                         r  nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    nolabel_line171/adc_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.min_assert_sftrst_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.580     0.916    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y39         FDRE                                         r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/Q
                         net (fo=1, routed)           0.106     1.186    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X3Y7          RAMB36E1                                     r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.890     1.256    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X3Y7          RAMB36E1                                     r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.129    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.577     0.913    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X55Y50         FDRE                                         r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/Q
                         net (fo=3, routed)           0.236     1.290    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]
    SLICE_X55Y49         FDRE                                         r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.851     1.217    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X55Y49         FDRE                                         r  nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.046     1.233    nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.748%)  route 0.270ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.584     0.919    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X14Y26         FDRE                                         r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.270     1.354    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.898     1.264    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.001    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     1.297    nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.546     0.882    nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y67         FDRE                                         r  nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  nolabel_line171/mipi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[54]/Q
                         net (fo=1, routed)           0.232     1.277    nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[45]
    SLICE_X47Y66         FDRE                                         r  nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.817     1.183    nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X47Y66         FDRE                                         r  nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.072     1.220    nolabel_line171/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X4Y5      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X4Y5      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y8      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X3Y8      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y5      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y5      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y6      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y6      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.625       2.681      RAMB36_X2Y0      nolabel_line171/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X22Y35     nolabel_line171/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X82Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X82Y44     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y56     nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X30Y56     nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X10Y47     nolabel_line171/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.983ns (26.447%)  route 5.515ns (73.553%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 36.813 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.026    11.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y82        LUT3 (Prop_lut3_I1_O)        0.348    11.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.604    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.492    37.305    
                         clock uncertainty           -0.035    37.270    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.079    37.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.349    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                 25.520    

Slack (MET) :             25.539ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.983ns (26.514%)  route 5.496ns (73.486%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 36.813 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.007    11.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y82        LUT3 (Prop_lut3_I1_O)        0.348    11.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.604    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.492    37.305    
                         clock uncertainty           -0.035    37.270    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.079    37.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.349    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                 25.539    

Slack (MET) :             25.541ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 1.983ns (26.521%)  route 5.494ns (73.479%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.005    11.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I1_O)        0.348    11.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X102Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.492    37.303    
                         clock uncertainty           -0.035    37.268    
    SLICE_X102Y81        FDRE (Setup_fdre_C_D)        0.081    37.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.349    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                 25.541    

Slack (MET) :             25.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.983ns (26.546%)  route 5.487ns (73.454%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 36.813 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.998    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y82        LUT3 (Prop_lut3_I1_O)        0.348    11.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.604    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.492    37.305    
                         clock uncertainty           -0.035    37.270    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.077    37.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.347    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                 25.546    

Slack (MET) :             25.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.983ns (27.416%)  route 5.250ns (72.584%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.761    11.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y81        LUT3 (Prop_lut3_I1_O)        0.348    11.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X102Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.492    37.303    
                         clock uncertainty           -0.035    37.268    
    SLICE_X102Y81        FDRE (Setup_fdre_C_D)        0.077    37.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.345    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                 25.781    

Slack (MET) :             25.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 1.983ns (27.949%)  route 5.112ns (72.051%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 36.813 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.623    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y82        LUT3 (Prop_lut3_I1_O)        0.348    11.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.604    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.492    37.305    
                         clock uncertainty           -0.035    37.270    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.081    37.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 25.925    

Slack (MET) :             26.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 1.983ns (28.768%)  route 4.910ns (71.232%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.150    10.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.421    10.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X103Y84        LUT6 (Prop_lut6_I2_O)        0.348    11.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.516    37.331    
                         clock uncertainty           -0.035    37.296    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)        0.031    37.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                 26.103    

Slack (MET) :             26.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 1.733ns (26.324%)  route 4.850ns (73.676%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.457    10.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X103Y84        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.154    10.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X103Y84        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.516    37.331    
                         clock uncertainty           -0.035    37.296    
    SLICE_X103Y84        FDRE (Setup_fdre_C_D)        0.029    37.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 26.410    

Slack (MET) :             26.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 1.733ns (27.134%)  route 4.654ns (72.866%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.419     4.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.770     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X106Y84        LUT4 (Prop_lut4_I2_O)        0.296     6.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           1.468     8.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X106Y86        LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.250    10.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y84        LUT6 (Prop_lut6_I0_O)        0.124    10.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165    10.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X102Y84        LUT6 (Prop_lut6_I0_O)        0.124    10.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.494    37.309    
                         clock uncertainty           -0.035    37.274    
    SLICE_X102Y84        FDRE (Setup_fdre_C_D)        0.077    37.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 26.633    

Slack (MET) :             27.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.952ns (18.066%)  route 4.318ns (81.934%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456     4.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X99Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y81         LUT5 (Prop_lut5_I3_O)        0.124     6.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.706     8.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X99Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     8.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X98Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.608     9.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X98Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X98Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X98Y60         FDRE (Setup_fdre_C_R)       -0.524    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 27.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.298     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y36         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.377     1.737    
    SLICE_X82Y36         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDCE (Prop_fdce_C_Q)         0.141     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X82Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.399     1.716    
    SLICE_X82Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDCE (Prop_fdce_C_Q)         0.141     1.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.125     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.399     1.715    
    SLICE_X82Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X89Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X89Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X98Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X97Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X97Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y37   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y37   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line171/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line171/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line171/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line171/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          310  Failing Endpoints,  Worst Slack       -4.165ns,  Total Violation     -216.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -0.674ns,  Total Violation       -0.826ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.165ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.760ns (16.921%)  route 3.731ns (83.079%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -1.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 4.581 - 2.500 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         2.228     2.493    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.886     3.915    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X94Y113        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE (Prop_fdre_C_Q)         0.518     4.433 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.410     5.843    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X101Y114       LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=1, routed)           1.019     6.985    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X101Y131       LUT1 (Prop_lut1_I0_O)        0.118     7.103 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           1.303     8.407    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0_hold_fix_1
    SLICE_X109Y115       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.854     4.581    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X109Y115       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     4.581    
                         clock uncertainty           -0.056     4.525    
    SLICE_X109Y115       FDRE (Setup_fdre_C_D)       -0.283     4.242    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          4.242    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                 -4.165    

Slack (VIOLATED) :        -4.120ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.760ns (17.036%)  route 3.701ns (82.964%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -1.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 4.581 - 2.500 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         2.228     2.493    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.886     3.915    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X94Y113        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE (Prop_fdre_C_Q)         0.518     4.433 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat_reg[0]/Q
                         net (fo=2, routed)           1.410     5.843    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_lp_state_lat[0]
    SLICE_X101Y114       LUT2 (Prop_lut2_I0_O)        0.124     5.967 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=1, routed)           1.019     6.985    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X101Y131       LUT1 (Prop_lut1_I0_O)        0.118     7.103 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           1.273     8.376    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_i_1_n_0_hold_fix_1
    SLICE_X109Y115       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.854     4.581    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X109Y115       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     4.581    
                         clock uncertainty           -0.056     4.525    
    SLICE_X109Y115       FDRE (Setup_fdre_C_D)       -0.269     4.256    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          4.256    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 -4.120    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.076ns (22.204%)  route 3.770ns (77.796%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.535     6.339    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.463 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154     6.617    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331     7.072    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205     4.067    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.076ns (22.204%)  route 3.770ns (77.796%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.535     6.339    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.463 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154     6.617    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331     7.072    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205     4.067    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.076ns (22.204%)  route 3.770ns (77.796%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.535     6.339    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.463 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154     6.617    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331     7.072    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205     4.067    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.076ns (22.204%)  route 3.770ns (77.796%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.535     6.339    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.463 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154     6.617    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331     7.072    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205     4.067    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -2.782ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.456ns (15.501%)  route 2.486ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        -1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 4.569 - 2.500 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         2.228     2.493    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.819     3.848    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X106Y137       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDRE (Prop_fdre_C_Q)         0.456     4.304 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.486     6.790    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     4.569    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     4.569    
                         clock uncertainty           -0.056     4.512    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.008    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 -2.782    

Slack (VIOLATED) :        -2.640ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.288%)  route 2.344ns (83.712%))
  Logic Levels:           0  
  Clock Path Skew:        -1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 4.568 - 2.500 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         2.228     2.493    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.819     3.848    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X106Y137       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDRE (Prop_fdre_C_Q)         0.456     4.304 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.344     6.648    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     2.636    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     4.568    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     4.568    
                         clock uncertainty           -0.056     4.511    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.007    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 -2.640    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.076ns (23.757%)  route 3.453ns (76.243%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.178     5.982    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X91Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.106 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[2]_i_4/O
                         net (fo=2, routed)           0.526     6.631    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[2]_i_4_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.755 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.755    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state__1[2]
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.031     4.303    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.070ns (23.677%)  route 3.449ns (76.323%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 4.291 - 2.500 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     2.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     2.682 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     3.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.626     4.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_dc_i_reg[2]
    SLICE_X92Y120        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1/O
                         net (fo=1, routed)           1.167     5.680    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_1_n_0
    SLICE_X91Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.804 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0/O
                         net (fo=3, routed)           0.178     5.982    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state_reg[1]
    SLICE_X91Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.106 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[2]_i_4/O
                         net (fo=2, routed)           0.522     6.627    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[2]_i_4_n_0
    SLICE_X88Y97         LUT2 (Prop_lut2_I0_O)        0.118     6.745 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.745    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_state__1[0]
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     4.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     2.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550     4.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/C
                         clock pessimism              0.038     4.329    
                         clock uncertainty           -0.056     4.272    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.075     4.347    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/wct_latch_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.646%)  route 0.369ns (72.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X81Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[12]/Q
                         net (fo=1, routed)           0.369     1.166    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/wct_latch_reg[15]_0[12]
    SLICE_X90Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/wct_latch_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.965     1.042    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X90Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/wct_latch_reg[12]/C
                         clock pessimism             -0.012     1.030    
    SLICE_X90Y101        FDRE (Hold_fdre_C_D)         0.063     1.093    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/wct_latch_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.288%)  route 0.373ns (66.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X81Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/Q
                         net (fo=1, routed)           0.373     1.169    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]_0[3]
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.214 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.214    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[4]
    SLICE_X85Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X85Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[4]/C
                         clock pessimism             -0.012     1.006    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.091     1.097    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.677     0.747    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y124        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDRE (Prop_fdre_C_Q)         0.141     0.888 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.944    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y124        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.948     1.025    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y124        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.278     0.747    
    SLICE_X91Y124        FDRE (Hold_fdre_C_D)         0.075     0.822    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_short_packet_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.835%)  route 0.380ns (67.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X85Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_short_packet_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_short_packet_reg/Q
                         net (fo=23, routed)          0.380     1.177    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/packet_type_reg_1
    SLICE_X83Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.222 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.222    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[5]
    SLICE_X83Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X83Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[5]/C
                         clock pessimism             -0.012     1.006    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     1.098    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.921%)  route 0.362ns (66.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[8]/Q
                         net (fo=1, routed)           0.253     1.049    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]_0[7]
    SLICE_X83Y102        LUT4 (Prop_lut4_I2_O)        0.045     1.094 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[8]_i_1/O
                         net (fo=1, routed)           0.110     1.204    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[8]
    SLICE_X83Y102        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X83Y102        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[8]/C
                         clock pessimism             -0.012     1.006    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.072     1.078    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.661     0.731    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X84Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.141     0.872 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.937    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X84Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.932     1.009    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X84Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.278     0.731    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.075     0.806    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.434%)  route 0.387ns (67.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X81Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[11]/Q
                         net (fo=1, routed)           0.387     1.184    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]_0[10]
    SLICE_X83Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.229 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.229    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[11]
    SLICE_X83Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X83Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[11]/C
                         clock pessimism             -0.012     1.006    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.091     1.097    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.098%)  route 0.393ns (67.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.586     0.656    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[14]/Q
                         net (fo=1, routed)           0.393     1.190    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]_0[13]
    SLICE_X85Y102        LUT4 (Prop_lut4_I2_O)        0.045     1.235 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.235    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter[14]
    SLICE_X85Y102        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    SLICE_X85Y102        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]/C
                         clock pessimism             -0.012     1.006    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.091     1.097    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/tx_words_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.661     0.731    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.141     0.872 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.058     0.930    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X84Y117        LUT3 (Prop_lut3_I0_O)        0.045     0.975 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     0.975    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X84Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.932     1.009    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y117        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.265     0.744    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.092     0.836    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.681     0.751    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y120        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_fdre_C_Q)         0.141     0.892 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.078     0.970    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/D[7]
    SLICE_X91Y120        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.953     1.030    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y120        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.279     0.751    
    SLICE_X91Y120        FDRE (Hold_fdre_C_D)         0.078     0.829    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         2.500       -0.674     BUFR_X1Y11       nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y25     nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X5Y26     nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y15   nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/I0
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y146    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y148    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_d1_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X86Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X86Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X95Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X94Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X94Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X94Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d0_latch_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X94Y128    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d1_latch_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X94Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/d1_latch_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X84Y117    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X85Y117    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X86Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X86Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X91Y124    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.250       0.750      SLICE_X91Y126    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.250       0.750      SLICE_X91Y126    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X87Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X87Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X86Y127    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X84Y117    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X85Y117    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         2.500       0.833      OLOGIC_X1Y114    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y4    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X1Y0  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line171/clk_wiz_1/inst/clk_in1
  To Clock:  nolabel_line171/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line171/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line171/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.812       1.312      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line218/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line171/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line218/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.625       3.470      BUFGCTRL_X0Y5    nolabel_line171/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.625       4.376      MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.625       94.375     MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.625       207.735    MMCME2_ADV_X0Y0  nolabel_line171/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.806ns,  Total Violation      -21.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        2.224ns  (logic 0.459ns (20.641%)  route 1.765ns (79.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.765     7.619    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        2.213ns  (logic 0.459ns (20.743%)  route 1.754ns (79.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.754     7.608    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        2.027ns  (logic 0.459ns (22.645%)  route 1.568ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.568     7.422    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 -2.613    

Slack (VIOLATED) :        -2.573ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.983ns  (logic 0.459ns (23.144%)  route 1.524ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.524     7.379    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 -2.573    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.769ns  (logic 0.459ns (25.950%)  route 1.310ns (74.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.310     7.164    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/CLKB0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.797    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.266ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.671ns  (logic 0.459ns (27.467%)  route 1.212ns (72.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.212     7.066    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.800    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 -2.266    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.511ns  (logic 0.459ns (30.387%)  route 1.052ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.052     6.906    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.803    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.460ns  (logic 0.459ns (31.432%)  route 1.001ns (68.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.001     6.856    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.406ns  (logic 0.459ns (32.641%)  route 0.947ns (67.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.886     5.395    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.459     5.854 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.947     6.802    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 -1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.605ns  (logic 0.146ns (24.124%)  route 0.459ns (75.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.459     3.763    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.638ns  (logic 0.146ns (22.874%)  route 0.492ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.492     3.796    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.807%)  route 0.524ns (78.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.524     3.828    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.281    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.737ns  (logic 0.146ns (19.807%)  route 0.591ns (80.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.591     3.895    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.278    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.824ns  (logic 0.146ns (17.723%)  route 0.678ns (82.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.678     3.982    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/g_ce_clkdiv
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/bitslip_is_locked_i_2_0
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.276    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.895ns  (logic 0.146ns (16.316%)  route 0.749ns (83.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.749     4.053    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.146ns (16.165%)  route 0.757ns (83.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.757     4.061    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        0.946ns  (logic 0.146ns (15.434%)  route 0.800ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.800     4.104    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - ADC_DATA_CLK_2 fall@2.000ns)
  Data Path Delay:        1.024ns  (logic 0.146ns (14.261%)  route 0.878ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 3.158 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.286     3.158    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/CLK
    SLICE_X103Y87        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.146     3.304 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.878     4.182    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line166/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.894    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ADC_DATA_CLK_2

Setup :          279  Failing Endpoints,  Worst Slack       -4.825ns,  Total Violation     -827.679ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.825ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        5.126ns  (logic 1.014ns (19.780%)  route 4.112ns (80.220%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 155.201 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.608   158.780    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124   158.904 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_sub_word[2]_i_5/O
                         net (fo=3, routed)           0.983   159.887    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word_reg[2]_0
    SLICE_X82Y63         LUT6 (Prop_lut6_I4_O)        0.124   160.011 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word[0]_i_1/O
                         net (fo=1, routed)           0.000   160.011    nolabel_line171/adc_trigger_0/inst/nolabel_line360_n_19
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.899   155.201    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[0]/C
                         clock pessimism              0.000   155.201    
                         clock uncertainty           -0.092   155.109    
    SLICE_X82Y63         FDRE (Setup_fdre_C_D)        0.077   155.186    nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[0]
  -------------------------------------------------------------------
                         required time                        155.186    
                         arrival time                        -160.011    
  -------------------------------------------------------------------
                         slack                                 -4.825    

Slack (VIOLATED) :        -4.819ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        5.122ns  (logic 1.014ns (19.796%)  route 4.108ns (80.204%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 155.201 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.608   158.780    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124   158.904 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_sub_word[2]_i_5/O
                         net (fo=3, routed)           0.979   159.883    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word_reg[2]_0
    SLICE_X82Y63         LUT6 (Prop_lut6_I4_O)        0.124   160.007 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word[2]_i_1/O
                         net (fo=1, routed)           0.000   160.007    nolabel_line171/adc_trigger_0/inst/nolabel_line360_n_17
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.899   155.201    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[2]/C
                         clock pessimism              0.000   155.201    
                         clock uncertainty           -0.092   155.109    
    SLICE_X82Y63         FDRE (Setup_fdre_C_D)        0.079   155.188    nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[2]
  -------------------------------------------------------------------
                         required time                        155.188    
                         arrival time                        -160.007    
  -------------------------------------------------------------------
                         slack                                 -4.819    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        5.123ns  (logic 1.014ns (19.792%)  route 4.109ns (80.208%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 155.201 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.608   158.780    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124   158.904 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_sub_word[2]_i_5/O
                         net (fo=3, routed)           0.980   159.884    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word_reg[2]_0
    SLICE_X82Y63         LUT6 (Prop_lut6_I4_O)        0.124   160.008 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_sub_word[1]_i_1/O
                         net (fo=1, routed)           0.000   160.008    nolabel_line171/adc_trigger_0/inst/nolabel_line360_n_18
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.899   155.201    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X82Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[1]/C
                         clock pessimism              0.000   155.201    
                         clock uncertainty           -0.092   155.109    
    SLICE_X82Y63         FDRE (Setup_fdre_C_D)        0.081   155.190    nolabel_line171/adc_trigger_0/inst/trig_sub_word_reg[1]
  -------------------------------------------------------------------
                         required time                        155.190    
                         arrival time                        -160.008    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.636ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.656ns  (logic 0.890ns (19.114%)  route 3.766ns (80.886%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 155.202 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.920   159.541    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X83Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.900   155.202    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X83Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[0]/C
                         clock pessimism              0.000   155.202    
                         clock uncertainty           -0.092   155.110    
    SLICE_X83Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.905    nolabel_line171/adc_trigger_0/inst/trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                        154.905    
                         arrival time                        -159.541    
  -------------------------------------------------------------------
                         slack                                 -4.636    

Slack (VIOLATED) :        -4.636ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.656ns  (logic 0.890ns (19.114%)  route 3.766ns (80.886%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 155.202 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.920   159.541    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X83Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.900   155.202    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X83Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[1]/C
                         clock pessimism              0.000   155.202    
                         clock uncertainty           -0.092   155.110    
    SLICE_X83Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.905    nolabel_line171/adc_trigger_0/inst/trig_state_reg[1]
  -------------------------------------------------------------------
                         required time                        154.905    
                         arrival time                        -159.541    
  -------------------------------------------------------------------
                         slack                                 -4.636    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.354%)  route 3.709ns (80.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 155.202 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.862   159.484    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X84Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.900   155.202    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X84Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism              0.000   155.202    
                         clock uncertainty           -0.092   155.110    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.905    nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                        154.905    
                         arrival time                        -159.484    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.599ns  (logic 0.890ns (19.354%)  route 3.709ns (80.646%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 155.202 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.862   159.484    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X84Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.900   155.202    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X84Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/C
                         clock pessimism              0.000   155.202    
                         clock uncertainty           -0.092   155.110    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.905    nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]
  -------------------------------------------------------------------
                         required time                        154.905    
                         arrival time                        -159.484    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 155.204 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.668   159.289    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X81Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.902   155.204    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X81Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[1]/C
                         clock pessimism              0.000   155.204    
                         clock uncertainty           -0.092   155.112    
    SLICE_X81Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.907    nolabel_line171/adc_trigger_0/inst/FSM_sequential_trig_state_reg[1]
  -------------------------------------------------------------------
                         required time                        154.907    
                         arrival time                        -159.289    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 155.204 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           0.325   158.497    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X83Y62         LUT6 (Prop_lut6_I2_O)        0.124   158.621 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_1/O
                         net (fo=6, routed)           0.668   159.289    nolabel_line171/adc_trigger_0/inst/trig_state
    SLICE_X81Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.902   155.204    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X81Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_state_reg[2]/C
                         clock pessimism              0.000   155.204    
                         clock uncertainty           -0.092   155.112    
    SLICE_X81Y62         FDRE (Setup_fdre_C_CE)      -0.205   154.907    nolabel_line171/adc_trigger_0/inst/trig_state_reg[2]
  -------------------------------------------------------------------
                         required time                        154.907    
                         arrival time                        -159.289    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.287ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (ADC_DATA_CLK_2 rise@152.000ns - clk_fpga_0 rise@151.875ns)
  Data Path Delay:        4.553ns  (logic 0.890ns (19.547%)  route 3.663ns (80.453%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 155.212 - 152.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 154.885 - 151.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    151.875   151.875 r  
    PS7_X0Y0             PS7                          0.000   151.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   153.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   153.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.716   154.885    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.518   155.403 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[6]/Q
                         net (fo=3, routed)           1.649   157.052    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_config_a[3]
    SLICE_X83Y65         LUT6 (Prop_lut6_I5_O)        0.124   157.176 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=4, routed)           0.872   158.048    nolabel_line171/adc_trigger_0/inst/nolabel_line360/FSM_sequential_trig_state[1]_i_2_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I0_O)        0.124   158.172 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5/O
                         net (fo=5, routed)           1.142   159.314    nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_state[2]_i_5_n_0
    SLICE_X67Y50         LUT6 (Prop_lut6_I1_O)        0.124   159.438 r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/trig_out_reg_i_1/O
                         net (fo=1, routed)           0.000   159.438    nolabel_line171/adc_trigger_0/inst/nolabel_line360_n_16
    SLICE_X67Y50         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                    152.000   152.000 r  
    U18                                               0.000   152.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000   152.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924   152.924 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.459   153.383    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919   154.302 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.910   155.212    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X67Y50         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_out_reg_reg/C
                         clock pessimism              0.000   155.212    
                         clock uncertainty           -0.092   155.120    
    SLICE_X67Y50         FDRE (Setup_fdre_C_D)        0.031   155.151    nolabel_line171/adc_trigger_0/inst/trig_out_reg_reg
  -------------------------------------------------------------------
                         required time                        155.151    
                         arrival time                        -159.438    
  -------------------------------------------------------------------
                         slack                                 -4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.290ns (32.383%)  route 0.606ns (67.617%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.579     0.915    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[11]/Q
                         net (fo=2, routed)           0.606     1.648    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[11]
    SLICE_X86Y64         LUT3 (Prop_lut3_I1_O)        0.098     1.746 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     1.746    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[11]_i_6_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.810 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]_i_1_n_4
    SLICE_X86Y64         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.349     1.522    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y64         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/C
                         clock pessimism              0.000     1.522    
                         clock uncertainty            0.092     1.614    
    SLICE_X86Y64         FDRE (Hold_fdre_C_D)         0.134     1.748    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.250ns (27.833%)  route 0.648ns (72.167%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.579     0.915    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y65         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[19]/Q
                         net (fo=2, routed)           0.648     1.704    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[19]
    SLICE_X86Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.749 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     1.749    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[19]_i_6_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.813 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]_i_1_n_4
    SLICE_X86Y66         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.347     1.520    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y66         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/C
                         clock pessimism              0.000     1.520    
                         clock uncertainty            0.092     1.612    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.134     1.746    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.555%)  route 0.677ns (78.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.576     0.912    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y68         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[24]/Q
                         net (fo=2, routed)           0.677     1.730    nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/trig_config_a[2]
    SLICE_X92Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  nolabel_line171/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/trig_out_i_1/O
                         net (fo=1, routed)           0.000     1.775    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg_0
    SLICE_X92Y67         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.319     1.492    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/adc_data_clk
    SLICE_X92Y67         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg/C
                         clock pessimism              0.000     1.492    
                         clock uncertainty            0.092     1.584    
    SLICE_X92Y67         FDRE (Hold_fdre_C_D)         0.120     1.704    nolabel_line171/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.950%)  route 0.661ns (78.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.602     0.938    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y64         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[11]/Q
                         net (fo=2, routed)           0.661     1.740    nolabel_line171/adc_trigger_0/inst/nolabel_line455/trig_auto_timers[7]
    SLICE_X92Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.785    nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg[7]_i_1_n_0
    SLICE_X92Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.322     1.495    nolabel_line171/adc_trigger_0/inst/nolabel_line455/adc_data_clk
    SLICE_X92Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[7]/C
                         clock pessimism              0.000     1.495    
                         clock uncertainty            0.092     1.587    
    SLICE_X92Y63         FDRE (Hold_fdre_C_D)         0.121     1.708    nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.708%)  route 0.712ns (79.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.573     0.909    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y72         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg49_reg[25]/Q
                         net (fo=2, routed)           0.712     1.762    nolabel_line171/adc_trigger_0/inst/nolabel_line455/trig_auto_timers[17]
    SLICE_X86Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg[5]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.342     1.515    nolabel_line171/adc_trigger_0/inst/nolabel_line455/adc_data_clk
    SLICE_X86Y71         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[5]/C
                         clock pessimism              0.000     1.515    
                         clock uncertainty            0.092     1.607    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.121     1.728    nolabel_line171/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.256ns (28.053%)  route 0.657ns (71.947%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.576     0.912    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y68         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[24]/Q
                         net (fo=2, routed)           0.657     1.709    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[24]
    SLICE_X86Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.754 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     1.754    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[27]_i_9_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.824 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[27]_i_1_n_7
    SLICE_X86Y68         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.345     1.518    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y68         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]/C
                         clock pessimism              0.000     1.518    
                         clock uncertainty            0.092     1.610    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.134     1.744    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.250ns (27.323%)  route 0.665ns (72.677%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.579     0.915    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y63         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[3]/Q
                         net (fo=2, routed)           0.665     1.721    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[3]
    SLICE_X86Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.766 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.766    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_6_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.830 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1_n_4
    SLICE_X86Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.350     1.523    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]/C
                         clock pessimism              0.000     1.523    
                         clock uncertainty            0.092     1.615    
    SLICE_X86Y62         FDRE (Hold_fdre_C_D)         0.134     1.749    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/trig_auto_arm_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.227ns (25.998%)  route 0.646ns (74.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.578     0.914    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_fdre_C_Q)         0.128     1.042 f  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg44_reg[23]/Q
                         net (fo=4, routed)           0.646     1.688    nolabel_line171/adc_trigger_0/inst/trig_config_a[11]
    SLICE_X83Y63         LUT6 (Prop_lut6_I0_O)        0.099     1.787 r  nolabel_line171/adc_trigger_0/inst/trig_auto_arm_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line171/adc_trigger_0/inst/trig_auto_arm_i_1_n_0
    SLICE_X83Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_auto_arm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.350     1.523    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X83Y63         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_auto_arm_reg/C
                         clock pessimism              0.000     1.523    
                         clock uncertainty            0.092     1.615    
    SLICE_X83Y63         FDRE (Hold_fdre_C_D)         0.091     1.706    nolabel_line171/adc_trigger_0/inst/trig_auto_arm_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.252ns (27.260%)  route 0.672ns (72.740%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.579     0.915    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y63         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[1]/Q
                         net (fo=2, routed)           0.672     1.728    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[1]
    SLICE_X86Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.773    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[3]_i_8_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.839 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.839    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]_i_1_n_6
    SLICE_X86Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.350     1.523    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/C
                         clock pessimism              0.000     1.523    
                         clock uncertainty            0.092     1.615    
    SLICE_X86Y62         FDRE (Hold_fdre_C_D)         0.134     1.749    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ADC_DATA_CLK_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DATA_CLK_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.250ns (27.074%)  route 0.673ns (72.926%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.579     0.915    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y65         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg48_reg[15]/Q
                         net (fo=2, routed)           0.673     1.729    nolabel_line171/adc_trigger_0/inst/nolabel_line437/trig_holdoff[15]
    SLICE_X86Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[15]_i_6/O
                         net (fo=1, routed)           0.000     1.774    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg[15]_i_6_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.838 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]_i_1_n_4
    SLICE_X86Y65         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.348     1.521    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y65         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]/C
                         clock pessimism              0.000     1.521    
                         clock uncertainty            0.092     1.613    
    SLICE_X86Y65         FDRE (Hold_fdre_C_D)         0.134     1.747    nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack      -10.239ns,  Total Violation     -152.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.239ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.020ns  (logic 0.452ns (44.288%)  route 0.569ns (55.712%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.149    39.120    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.624    29.085    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.120    
  -------------------------------------------------------------------
                         slack                                -10.239    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.904%)  route 0.555ns (55.096%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.135    39.106    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.623    29.084    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X111Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.904%)  route 0.555ns (55.096%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.135    39.106    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.623    29.084    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X111Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.904%)  route 0.555ns (55.096%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.135    39.106    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.623    29.084    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X111Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    

Slack (VIOLATED) :        -10.231ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.006ns  (logic 0.452ns (44.904%)  route 0.555ns (55.096%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.419    38.914    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.057    38.971 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.135    39.106    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.623    29.084    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X111Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.106    
  -------------------------------------------------------------------
                         slack                                -10.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.012ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.889ns (56.433%)  route 0.686ns (43.567%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.686    11.475    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X112Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.845     3.139    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.233     3.464    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                          11.475    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.110ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.990ns (55.913%)  route 0.781ns (44.087%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.781    11.569    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.670 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.670    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.845     3.139    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.330     3.561    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                          11.670    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.417ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.990ns (51.365%)  route 0.937ns (48.635%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.779    11.567    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.668 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_i_1/O
                         net (fo=1, routed)           0.159    11.827    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.845     3.139    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X113Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.180     3.411    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                          11.827    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.990ns (48.562%)  route 1.049ns (51.438%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.303    11.938    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.847     3.141    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X112Y73        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.714ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.990ns (48.897%)  route 1.035ns (51.103%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line144/O
                         net (fo=6, routed)           0.745    11.534    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/adc_fclk
    SLICE_X113Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.635 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.289    11.924    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.845     3.139    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y74        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X111Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.924    
  -------------------------------------------------------------------
                         slack                                  8.714    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA_CLK_2
  To Clock:  clk_fpga_0

Setup :          100  Failing Endpoints,  Worst Slack       -3.649ns,  Total Violation     -241.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.649ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.922%)  route 0.606ns (57.078%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 30.857 - 28.125 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 33.282 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.727    33.282    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    33.738 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q
                         net (fo=1, routed)           0.606    34.345    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[23]
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.552    30.857    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]/C
                         clock pessimism              0.000    30.857    
                         clock uncertainty           -0.092    30.765    
    SLICE_X60Y12         FDRE (Setup_fdre_C_D)       -0.069    30.696    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[23]
  -------------------------------------------------------------------
                         required time                         30.696    
                         arrival time                         -34.345    
  -------------------------------------------------------------------
                         slack                                 -3.649    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.090ns  (logic 0.642ns (58.916%)  route 0.448ns (41.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 30.847 - 28.125 ) 
    Source Clock Delay      (SCD):    5.272ns = ( 33.272 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.717    33.272    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X62Y28         FDSE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDSE (Prop_fdse_C_Q)         0.518    33.790 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.448    34.238    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_state
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124    34.362 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_i_1/O
                         net (fo=1, routed)           0.000    34.362    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.542    30.847    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X56Y28         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_reg/C
                         clock pessimism              0.000    30.847    
                         clock uncertainty           -0.092    30.755    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.029    30.784    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_fifo_full_latch_reg
  -------------------------------------------------------------------
                         required time                         30.784    
                         arrival time                         -34.362    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.574ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.697%)  route 0.521ns (53.303%))
  Logic Levels:           0  
  Clock Path Skew:        -2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 30.859 - 28.125 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 33.283 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.728    33.283    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    33.739 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           0.521    34.260    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[19]
    SLICE_X61Y9          FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.554    30.859    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y9          FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]/C
                         clock pessimism              0.000    30.859    
                         clock uncertainty           -0.092    30.767    
    SLICE_X61Y9          FDRE (Setup_fdre_C_D)       -0.081    30.686    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[19]
  -------------------------------------------------------------------
                         required time                         30.686    
                         arrival time                         -34.260    
  -------------------------------------------------------------------
                         slack                                 -3.574    

Slack (VIOLATED) :        -3.571ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.388%)  route 0.571ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 30.858 - 28.125 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 33.283 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.728    33.283    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    33.739 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=1, routed)           0.571    34.311    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[16]
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.553    30.858    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]/C
                         clock pessimism              0.000    30.858    
                         clock uncertainty           -0.092    30.766    
    SLICE_X62Y11         FDRE (Setup_fdre_C_D)       -0.026    30.740    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[16]
  -------------------------------------------------------------------
                         required time                         30.740    
                         arrival time                         -34.311    
  -------------------------------------------------------------------
                         slack                                 -3.571    

Slack (VIOLATED) :        -3.566ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.143%)  route 0.511ns (52.857%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 30.856 - 28.125 ) 
    Source Clock Delay      (SCD):    5.281ns = ( 33.281 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.726    33.281    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y13         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456    33.737 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[10]/Q
                         net (fo=1, routed)           0.511    34.249    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[26]
    SLICE_X63Y13         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.551    30.856    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y13         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[26]/C
                         clock pessimism              0.000    30.856    
                         clock uncertainty           -0.092    30.764    
    SLICE_X63Y13         FDRE (Setup_fdre_C_D)       -0.081    30.683    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[26]
  -------------------------------------------------------------------
                         required time                         30.683    
                         arrival time                         -34.249    
  -------------------------------------------------------------------
                         slack                                 -3.566    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.968%)  route 0.558ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 30.858 - 28.125 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 33.283 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.728    33.283    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    33.739 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q
                         net (fo=1, routed)           0.558    34.297    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[17]
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.553    30.858    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]/C
                         clock pessimism              0.000    30.858    
                         clock uncertainty           -0.092    30.766    
    SLICE_X62Y11         FDRE (Setup_fdre_C_D)       -0.027    30.739    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[17]
  -------------------------------------------------------------------
                         required time                         30.739    
                         arrival time                         -34.297    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.036%)  route 0.437ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 30.857 - 28.125 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 33.282 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.727    33.282    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y12         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    33.738 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/Q
                         net (fo=1, routed)           0.437    34.176    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[22]
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.552    30.857    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[22]/C
                         clock pessimism              0.000    30.857    
                         clock uncertainty           -0.092    30.765    
    SLICE_X60Y12         FDRE (Setup_fdre_C_D)       -0.108    30.657    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[22]
  -------------------------------------------------------------------
                         required time                         30.657    
                         arrival time                         -34.176    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.523%)  route 0.429ns (48.477%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 30.856 - 28.125 ) 
    Source Clock Delay      (SCD):    5.281ns = ( 33.281 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.726    33.281    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y14         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    33.737 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[12]/Q
                         net (fo=1, routed)           0.429    34.166    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[28]
    SLICE_X63Y13         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.551    30.856    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y13         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]/C
                         clock pessimism              0.000    30.856    
                         clock uncertainty           -0.092    30.764    
    SLICE_X63Y13         FDRE (Setup_fdre_C_D)       -0.092    30.672    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[28]
  -------------------------------------------------------------------
                         required time                         30.672    
                         arrival time                         -34.166    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.426ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.874ns  (logic 0.456ns (52.164%)  route 0.418ns (47.836%))
  Logic Levels:           0  
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 30.858 - 28.125 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 33.283 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.728    33.283    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y11         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    33.739 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/Q
                         net (fo=1, routed)           0.418    34.158    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[18]
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.553    30.858    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y11         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]/C
                         clock pessimism              0.000    30.858    
                         clock uncertainty           -0.092    30.766    
    SLICE_X62Y11         FDRE (Setup_fdre_C_D)       -0.034    30.732    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[18]
  -------------------------------------------------------------------
                         required time                         30.732    
                         arrival time                         -34.158    
  -------------------------------------------------------------------
                         slack                                 -3.426    

Slack (VIOLATED) :        -3.395ns  (required time - arrival time)
  Source:                 nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - ADC_DATA_CLK_2 rise@28.000ns)
  Data Path Delay:        0.838ns  (logic 0.456ns (54.408%)  route 0.382ns (45.592%))
  Logic Levels:           0  
  Clock Path Skew:        -2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 30.857 - 28.125 ) 
    Source Clock Delay      (SCD):    5.281ns = ( 33.281 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.945    31.454    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/adc_data_clk
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    31.555 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line187/O
                         net (fo=148, routed)         1.726    33.281    nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X61Y13         FDRE                                         r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.456    33.737 r  nolabel_line171/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           0.382    34.119    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_acq_status_b[24]
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.552    30.857    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y12         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]/C
                         clock pessimism              0.000    30.857    
                         clock uncertainty           -0.092    30.765    
    SLICE_X60Y12         FDRE (Setup_fdre_C_D)       -0.040    30.725    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg23_reg[24]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                         -34.119    
  -------------------------------------------------------------------
                         slack                                 -3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/trig_status_holdoff_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.152%)  route 0.135ns (48.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.316     1.188    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X83Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_status_holdoff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  nolabel_line171/adc_trigger_0/inst/trig_status_holdoff_reg/Q
                         net (fo=4, routed)           0.135     1.464    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_state_a[5]
    SLICE_X83Y60         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.850     1.216    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y60         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[5]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.092     1.308    
    SLICE_X83Y60         FDRE (Hold_fdre_C_D)         0.066     1.374    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.101%)  route 0.123ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.308     1.180    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y68         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.164     1.344 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[26]/Q
                         net (fo=3, routed)           0.123     1.467    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[26]
    SLICE_X88Y68         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.844     1.210    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y68         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[26]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.092     1.302    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.066     1.368    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.309     1.181    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y67         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[20]/Q
                         net (fo=3, routed)           0.133     1.478    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[20]
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.846     1.212    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[20]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.075     1.379    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.123%)  route 0.104ns (38.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.310     1.182    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y66         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[16]/Q
                         net (fo=3, routed)           0.104     1.450    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[16]
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.846     1.212    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[16]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.046     1.350    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/trig_internal_arm_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.824%)  route 0.154ns (52.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.316     1.188    nolabel_line171/adc_trigger_0/inst/adc_data_clk
    SLICE_X83Y61         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/trig_internal_arm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  nolabel_line171/adc_trigger_0/inst/trig_internal_arm_reg/Q
                         net (fo=6, routed)           0.154     1.483    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_state_a[7]
    SLICE_X84Y61         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.850     1.216    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y61         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[7]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.092     1.308    
    SLICE_X84Y61         FDRE (Hold_fdre_C_D)         0.072     1.380    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg46_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.310     1.182    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y66         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/Q
                         net (fo=3, routed)           0.138     1.484    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[19]
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.846     1.212    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[19]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.072     1.376    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.310     1.182    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y66         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/Q
                         net (fo=3, routed)           0.138     1.484    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[17]
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.846     1.212    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y66         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.066     1.370    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.231ns (52.395%)  route 0.210ns (47.605%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.255     1.127    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[11]_0
    SLICE_X110Y80        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141     1.268 f  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[10]/Q
                         net (fo=3, routed)           0.075     1.343    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_ctr_reg[10]
    SLICE_X111Y80        LUT5 (Prop_lut5_I0_O)        0.045     1.388 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_2/O
                         net (fo=1, routed)           0.135     1.523    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_2_n_0
    SLICE_X111Y80        LUT5 (Prop_lut5_I0_O)        0.045     1.568 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.568    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.898     1.264    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/clk_master
    SLICE_X111Y80        FDRE                                         r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.264    
                         clock uncertainty            0.092     1.356    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.091     1.447    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.307     1.179    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y69         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[30]/Q
                         net (fo=3, routed)           0.132     1.475    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[30]
    SLICE_X86Y70         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.842     1.208    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y70         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[30]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.092     1.300    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.052     1.352    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DATA_CLK_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ADC_DATA_CLK_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.941%)  route 0.178ns (52.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DATA_CLK_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/nolabel_line150/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line171/adc_receiver_core_0/inst/nolabel_line57/bufr_adc_ref_clkdiv/O
                         net (fo=182, routed)         0.312     1.184    nolabel_line171/adc_trigger_0/inst/nolabel_line437/adc_data_clk
    SLICE_X86Y62         FDRE                                         r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDRE (Prop_fdre_C_Q)         0.164     1.348 r  nolabel_line171/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/Q
                         net (fo=3, routed)           0.178     1.526    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/R_trig_holdoff_debug[1]
    SLICE_X88Y61         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.851     1.217    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y61         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[1]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.092     1.309    
    SLICE_X88Y61         FDRE (Hold_fdre_C_D)         0.070     1.379    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.788ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.837%)  route 0.462ns (49.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.462     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y37         FDCE (Setup_fdce_C_D)       -0.272    32.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 31.788    

Slack (MET) :             31.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.632%)  route 0.593ns (53.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.593     1.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y36         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 31.794    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X78Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y47         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.925%)  route 0.582ns (56.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y47         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.753%)  route 0.440ns (51.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X79Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X79Y47         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.498%)  route 0.617ns (57.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X87Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y38         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 31.880    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X79Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X79Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X79Y47         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    

Slack (MET) :             32.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.828ns  (logic 0.518ns (62.562%)  route 0.310ns (37.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.310     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y37         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                 32.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.067ns,  Total Violation       -3.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.067ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@5.625ns - clk_out1_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.309%)  route 3.460ns (80.691%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 8.569 - 5.625 ) 
    Source Clock Delay      (SCD):    2.226ns = ( 7.226 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     5.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     6.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     3.013 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     4.902    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     5.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.961     7.226    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.456     7.682 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.957     8.639    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_data_count[5]
    SLICE_X93Y120        LUT6 (Prop_lut6_I3_O)        0.124     8.763 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_debug_fifo_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           1.244    10.007    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146_n_47
    SLICE_X92Y122        LUT6 (Prop_lut6_I2_O)        0.124    10.131 f  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_2/O
                         net (fo=1, routed)           1.259    11.390    nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_2_n_0
    SLICE_X92Y123        LUT4 (Prop_lut4_I1_O)        0.124    11.514 r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000    11.514    nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X92Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.765     8.569    nolabel_line171/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X92Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000     8.569    
                         clock uncertainty           -0.199     8.370    
    SLICE_X92Y123        FDRE (Setup_fdre_C_D)        0.077     8.447    nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 -3.067    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.592%)  route 0.670ns (56.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.670     1.188    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y119        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.093     2.407    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.248%)  route 0.768ns (62.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.768     1.224    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X86Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X86Y122        FDRE (Setup_fdre_C_D)       -0.047     2.453    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.177%)  route 0.624ns (59.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.624     1.043    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X86Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X86Y122        FDRE (Setup_fdre_C_D)       -0.218     2.282    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.207ns  (logic 0.456ns (37.766%)  route 0.751ns (62.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.751     1.207    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X86Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X86Y123        FDRE (Setup_fdre_C_D)       -0.047     2.453    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.717%)  route 0.692ns (60.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.692     1.148    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y119        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.093     2.407    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.911%)  route 0.662ns (56.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y122        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.662     1.180    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X86Y121        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X86Y121        FDRE (Setup_fdre_C_D)       -0.047     2.453    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.656%)  route 0.724ns (61.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.724     1.180    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X86Y122        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X86Y122        FDRE (Setup_fdre_C_D)       -0.045     2.455    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          2.455    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.074ns  (logic 0.518ns (48.240%)  route 0.556ns (51.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y120        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.556     1.074    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X88Y119        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.092     2.408    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.408    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.061ns  (logic 0.518ns (48.807%)  route 0.543ns (51.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119                                     0.000     0.000 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.543     1.061    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y119        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.095     2.405    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.274%)  route 0.832ns (81.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     0.597    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.678     0.748    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X93Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDRE (Prop_fdre_C_Q)         0.141     0.889 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=2, routed)           0.832     1.721    nolabel_line171/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[11]
    SLICE_X92Y123        LUT4 (Prop_lut4_I2_O)        0.045     1.766 r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000     1.766    nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X92Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.947     1.313    nolabel_line171/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X92Y123        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000     1.313    
                         clock uncertainty            0.199     1.512    
    SLICE_X92Y123        FDRE (Hold_fdre_C_D)         0.120     1.632    nolabel_line171/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.103%)  route 0.600ns (58.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X79Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.600     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X78Y46         FDCE (Setup_fdce_C_D)       -0.270     5.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.355    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.688%)  route 0.540ns (56.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X79Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.540     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X78Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X78Y46         FDCE (Setup_fdce_C_D)       -0.266     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.170%)  route 0.652ns (58.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X85Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.652     1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y37         FDCE (Setup_fdce_C_D)       -0.047     5.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.319%)  route 0.648ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X85Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.648     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y36         FDCE (Setup_fdce_C_D)       -0.045     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.580    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y36         FDCE (Setup_fdce_C_D)       -0.047     5.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.638%)  route 0.463ns (50.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X79Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X79Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X79Y46         FDCE (Setup_fdce_C_D)       -0.093     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X79Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X79Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X79Y46         FDCE (Setup_fdce_C_D)       -0.095     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (MaxDelay Path 5.625ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.446%)  route 0.448ns (49.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X85Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.625     5.625    
    SLICE_X86Y36         FDCE (Setup_fdce_C_D)       -0.043     5.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  4.678    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           58  Failing Endpoints,  Worst Slack       -2.864ns,  Total Violation     -120.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.860ns  (logic 0.704ns (37.857%)  route 1.156ns (62.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/simple_reset_control_0/inst/clk_master
    SLICE_X89Y96         FDRE                                         r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.456    20.347 r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/Q
                         net (fo=5, routed)           0.671    21.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/g_rst
    SLICE_X89Y96         LUT6 (Prop_lut6_I2_O)        0.124    21.142 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154    21.296    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.420 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    21.751    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205    18.886    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.860ns  (logic 0.704ns (37.857%)  route 1.156ns (62.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/simple_reset_control_0/inst/clk_master
    SLICE_X89Y96         FDRE                                         r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.456    20.347 r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/Q
                         net (fo=5, routed)           0.671    21.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/g_rst
    SLICE_X89Y96         LUT6 (Prop_lut6_I2_O)        0.124    21.142 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154    21.296    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.420 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    21.751    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205    18.886    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.860ns  (logic 0.704ns (37.857%)  route 1.156ns (62.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/simple_reset_control_0/inst/clk_master
    SLICE_X89Y96         FDRE                                         r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.456    20.347 r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/Q
                         net (fo=5, routed)           0.671    21.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/g_rst
    SLICE_X89Y96         LUT6 (Prop_lut6_I2_O)        0.124    21.142 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154    21.296    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.420 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    21.751    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205    18.886    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.860ns  (logic 0.704ns (37.857%)  route 1.156ns (62.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/simple_reset_control_0/inst/clk_master
    SLICE_X89Y96         FDRE                                         r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.456    20.347 r  nolabel_line171/simple_reset_control_0/inst/g_rst_gen_reg_reg/Q
                         net (fo=5, routed)           0.671    21.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/g_rst
    SLICE_X89Y96         LUT6 (Prop_lut6_I2_O)        0.124    21.142 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7/O
                         net (fo=1, routed)           0.154    21.296    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_7_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.420 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/FSM_sequential_csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    21.751    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0_n_43
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X88Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.205    18.886    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/FSM_sequential_csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -21.751    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.584ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.860ns  (logic 0.704ns (37.847%)  route 1.156ns (62.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 19.892 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.723    19.892    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y98         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.456    20.348 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/Q
                         net (fo=5, routed)           0.476    20.824    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_control_flags[0]
    SLICE_X86Y97         LUT6 (Prop_lut6_I3_O)        0.124    20.948 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_4/O
                         net (fo=1, routed)           0.680    21.628    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_4_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_1/O
                         net (fo=1, routed)           0.000    21.752    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X86Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.077    19.168    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_idle_packet_reg
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -2.584    

Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.498ns  (logic 0.718ns (47.941%)  route 0.780ns (52.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 19.290 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.419    20.310 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[4]/Q
                         net (fo=3, routed)           0.780    21.090    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[4]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.299    21.389 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[4]_i_1/O
                         net (fo=1, routed)           0.000    21.389    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[4]
    SLICE_X81Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.549    19.290    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X81Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]/C
                         clock pessimism              0.000    19.290    
                         clock uncertainty           -0.199    19.090    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.031    19.121    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[4]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -21.389    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.465ns  (logic 0.716ns (48.878%)  route 0.749ns (51.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 19.891 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.722    19.891    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.419    20.310 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[6]/Q
                         net (fo=3, routed)           0.749    21.059    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[6]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.297    21.356 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[6]_i_1/O
                         net (fo=1, routed)           0.000    21.356    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[6]
    SLICE_X84Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[6]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)        0.029    19.120    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[6]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.462ns  (logic 0.642ns (43.901%)  route 0.820ns (56.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 19.290 - 17.500 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 19.890 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.721    19.890    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y94         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.518    20.408 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[12]/Q
                         net (fo=2, routed)           0.820    21.228    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[12]
    SLICE_X83Y95         LUT5 (Prop_lut5_I4_O)        0.124    21.352 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[12]_i_1/O
                         net (fo=1, routed)           0.000    21.352    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[12]
    SLICE_X83Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.549    19.290    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[12]/C
                         clock pessimism              0.000    19.290    
                         clock uncertainty           -0.199    19.090    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)        0.031    19.121    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[12]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -21.352    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.793%)  route 0.878ns (60.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 19.890 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.721    19.890    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y94         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.456    20.346 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[14]/Q
                         net (fo=3, routed)           0.878    21.224    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[14]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.124    21.348 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[15]_i_1/O
                         net (fo=1, routed)           0.000    21.348    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[15]
    SLICE_X84Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[15]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)        0.031    19.122    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[15]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.209ns  (required time - arrival time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out1_design_1_clk_wiz_0_0 rise@17.500ns - clk_fpga_0 rise@16.875ns)
  Data Path Delay:        1.439ns  (logic 0.642ns (44.599%)  route 0.797ns (55.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 19.291 - 17.500 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 19.890 - 16.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    18.068    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    18.169 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.721    19.890    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.518    20.408 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[13]/Q
                         net (fo=2, routed)           0.797    21.205    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[13]
    SLICE_X84Y97         LUT5 (Prop_lut5_I4_O)        0.124    21.329 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[13]_i_1/O
                         net (fo=1, routed)           0.000    21.329    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[13]
    SLICE_X84Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000    17.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612    19.112    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.687 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.412    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.503 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    17.650    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.741 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         1.550    19.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y97         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[13]/C
                         clock pessimism              0.000    19.291    
                         clock uncertainty           -0.199    19.091    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.029    19.120    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[13]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -21.329    
  -------------------------------------------------------------------
                         slack                                 -2.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.450%)  route 0.136ns (37.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[7]/Q
                         net (fo=2, routed)           0.136     1.182    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[7]
    SLICE_X84Y94         LUT5 (Prop_lut5_I4_O)        0.098     1.280 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.280    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[7]
    SLICE_X84Y94         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.854     0.931    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y94         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[7]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.199     1.130    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.092     1.222    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.479%)  route 0.155ns (42.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[8]/Q
                         net (fo=2, routed)           0.155     1.237    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[8]
    SLICE_X83Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.282 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[8]_i_1/O
                         net (fo=1, routed)           0.000     1.282    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[8]
    SLICE_X83Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.854     0.931    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[8]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.199     1.130    
    SLICE_X83Y95         FDRE (Hold_fdre_C_D)         0.092     1.222    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.185%)  route 0.266ns (58.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y94         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[9]/Q
                         net (fo=3, routed)           0.266     1.325    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[9]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.370 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[10]_i_1/O
                         net (fo=1, routed)           0.000     1.370    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[10]
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[10]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.199     1.217    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.092     1.309    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.162%)  route 0.138ns (37.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[4]/Q
                         net (fo=2, routed)           0.138     1.185    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[4]
    SLICE_X84Y95         LUT5 (Prop_lut5_I4_O)        0.099     1.284 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.284    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[4]
    SLICE_X84Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.854     0.931    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y95         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[4]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.199     1.130    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.091     1.221    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.929%)  route 0.187ns (50.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[0]/Q
                         net (fo=2, routed)           0.187     1.246    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[0]
    SLICE_X83Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.291    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[0]
    SLICE_X83Y93         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.854     0.931    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y93         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.199     1.130    
    SLICE_X83Y93         FDRE (Hold_fdre_C_D)         0.092     1.222    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.210%)  route 0.277ns (59.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[3]/Q
                         net (fo=3, routed)           0.277     1.336    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[3]
    SLICE_X81Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.381 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[3]_i_1/O
                         net (fo=1, routed)           0.000     1.381    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[3]
    SLICE_X81Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[3]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.199     1.217    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.092     1.309    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.353%)  route 0.191ns (50.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y93         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg64_reg[1]/Q
                         net (fo=2, routed)           0.191     1.250    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_count[1]
    SLICE_X83Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.295 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.295    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx[1]
    SLICE_X83Y93         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.854     0.931    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X83Y93         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[1]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.199     1.130    
    SLICE_X83Y93         FDRE (Hold_fdre_C_D)         0.091     1.221    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/csi_ctrl_num_lines_to_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.980%)  route 0.279ns (60.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y94         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/Q
                         net (fo=3, routed)           0.279     1.339    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[13]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.384 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[14]_i_1/O
                         net (fo=1, routed)           0.000     1.384    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short[14]
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[14]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.199     1.217    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.092     1.309    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_wct_short_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.584     0.920    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y98         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/Q
                         net (fo=5, routed)           0.226     1.287    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_control_flags[0]
    SLICE_X87Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.856     0.933    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X87Y99         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.199     1.132    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.070     1.202    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_clk_gating_enable_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.970%)  route 0.291ns (61.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.583     0.919    nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y94         FDRE                                         r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  nolabel_line171/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg65_reg[13]/Q
                         net (fo=3, routed)           0.291     1.351    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/R_csi_line_byte_count[13]
    SLICE_X84Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.396 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[13]_i_1/O
                         net (fo=1, routed)           0.000     1.396    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size[13]
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     0.864    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.941     1.018    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/rd_clk
    SLICE_X84Y101        FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[13]/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.199     1.217    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.091     1.308    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_tx_size_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.526ns,  Total Violation      -14.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.077%)  route 0.711ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         2.228     2.493    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.818     3.847    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X106Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.456     4.303 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.711     5.014    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.488    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.488    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 -3.526    

Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.642ns (34.359%)  route 1.226ns (65.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.761 - 0.625 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.654     1.657    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    SLICE_X50Y48         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.530     2.705    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.829 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.696     3.525    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.587    
                         clock uncertainty           -0.176     0.411    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.237    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -3.289    

Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.683%)  route 0.378ns (45.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line171/csi_gearbox_dma_0/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/Q
                         net (fo=3, routed)           0.378     3.139    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_1
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.464    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.290    
                         clock uncertainty           -0.176     2.113    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.240    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.240    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.506%)  route 0.546ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.546     3.307    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.712    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.102%)  route 0.533ns (53.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.533     3.294    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.712    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.330%)  route 0.528ns (53.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.528     3.289    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.712    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.614%)  route 0.395ns (46.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.688 - 0.625 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.000 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.806     1.806    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.395     3.156    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.612     2.237    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.188 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.537    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.628 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.761    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.852 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.688    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.514    
                         clock uncertainty           -0.176     2.337    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.712    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.712    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 -1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    1.189ns = ( 3.689 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     2.544    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.570 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/nolabel_line171/O
                         net (fo=310, routed)         0.768     3.338    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/CLK
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     3.430 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.259     3.689    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X106Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141     3.830 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.290     4.120    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.460    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.690%)  route 0.206ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.206     3.621    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.920    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.597%)  route 0.255ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.255     3.670    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.920    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.256     3.671    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.920    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.808%)  route 0.276ns (66.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.675 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout1_buf
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.276     3.691    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.689 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.675    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.725    
                         clock uncertainty            0.176     1.901    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.920    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.613 - 0.625 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 3.274 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     2.532    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.558 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     3.274    nolabel_line171/csi_gearbox_dma_0/nolabel_line146/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     3.415 r  nolabel_line171/csi_gearbox_dma_0/enz_1_INST_0/Q
                         net (fo=3, routed)           0.194     3.609    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/enz_1
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.613    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.663    
                         clock uncertainty            0.176     1.839    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.726    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             2.601ns  (arrival time - required time)
  Source:                 nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.875ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.625ns - clk_out1_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.588ns  (logic 0.246ns (41.837%)  route 0.342ns (58.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.660 - 0.625 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 3.059 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     2.500 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.597     3.097    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.947 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.476    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.502 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.557     3.059    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_I
    SLICE_X50Y48         FDRE                                         r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.148     3.207 f  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.086     3.292    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_div[1]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.098     3.390 r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.256     3.647    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    BUFGCTRL_X0Y30       BUFG                         0.000     0.625 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.864     1.489    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.022 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.598    nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.627 r  nolabel_line171/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.660    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/mod_clk_Q
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.710    
                         clock uncertainty            0.176     0.886    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.045    nolabel_line171/csi_gearbox_dma_0/inst/nolabel_line146/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  2.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.718ns (27.275%)  route 1.914ns (72.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 8.325 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.103     5.623    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y56         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.521     8.325    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y56         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229     8.554    
                         clock uncertainty           -0.092     8.462    
    SLICE_X27Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.057    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.718ns (27.275%)  route 1.914ns (72.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 8.325 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.103     5.623    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y56         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.521     8.325    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y56         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229     8.554    
                         clock uncertainty           -0.092     8.462    
    SLICE_X27Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.057    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.718ns (26.863%)  route 1.955ns (73.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 8.323 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.143     5.664    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y65         FDPE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.519     8.323    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y65         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.264     8.587    
                         clock uncertainty           -0.092     8.495    
    SLICE_X30Y65         FDPE (Recov_fdpe_C_PRE)     -0.361     8.134    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.718ns (27.454%)  route 1.897ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.086     5.606    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X28Y55         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y55         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.718ns (28.930%)  route 1.764ns (71.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.329 - 5.625 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.697     2.991    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y60         FDPE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.410 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.812     4.222    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.299     4.521 f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.952     5.473    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y56         FDCE                                         f  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       1.525     8.329    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y56         FDCE                                         r  nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.264     8.593    
                         clock uncertainty           -0.092     8.501    
    SLICE_X28Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.096    nolabel_line171/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.664%)  route 0.143ns (50.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.588     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.856     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.263     0.959    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.664%)  route 0.143ns (50.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.588     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.856     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.263     0.959    
    SLICE_X85Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.595%)  route 0.131ns (44.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDCE (Prop_fdce_C_Q)         0.164     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X91Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.881     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X91Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.984    
    SLICE_X91Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.665%)  route 0.189ns (57.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.859     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X82Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.665%)  route 0.189ns (57.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.859     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X82Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.665%)  route 0.189ns (57.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.859     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X82Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.665%)  route 0.189ns (57.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.859     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X82Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.588     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.856     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.286     0.937    
    SLICE_X86Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.588     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.856     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.286     0.937    
    SLICE_X86Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.945%)  route 0.195ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.588     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line171/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line171/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line171/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11558, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X85Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X99Y59         FDCE (Recov_fdce_C_CLR)     -0.405    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.224    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X98Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X98Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X98Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.310    

Slack (MET) :             28.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.130ns (26.418%)  route 3.147ns (73.582%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 36.818 - 33.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.781     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y84        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDRE (Prop_fdre_C_Q)         0.478     4.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.332     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y81        LUT4 (Prop_lut4_I1_O)        0.325     6.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.078     7.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y64         LUT1 (Prop_lut1_I0_O)        0.327     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.737     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.455    37.273    
                         clock uncertainty           -0.035    37.238    
    SLICE_X98Y59         FDCE (Recov_fdce_C_CLR)     -0.319    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 28.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X83Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.397     1.723    
    SLICE_X83Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.208     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X81Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X81Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.396     1.722    
    SLICE_X81Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.208     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X81Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X81Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X81Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.208     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X81Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X81Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X81Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.208     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X81Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X81Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X81Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.213     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.396     1.722    
    SLICE_X80Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.213     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X80Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.213     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X80Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.213     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X80Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.867%)  route 0.213ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.213     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X80Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X80Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.396     1.722    
    SLICE_X80Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.434    





