<?xml version="1.0" encoding="UTF-8"?>

 <hw enableintercepts="F"
    library="platform"
    name="BareMetalMips32Multicore2_TLM2.0"
    purpose="0"
    releasestatus="4"
    stoponctrlc="F"
    vendor="imperas.ovpworld.org"
    verbose="F"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_1"
        text="Description">
        <doctext name="txt"
            text="
    This is a platform that instantiates 2 MIPS32 processors. 
    It creates private memories; program memory from 0x80080000 to 0x8017FFFF and 
    a private stack memory from 0x7fff0000 to 0xffffffff.
    It creates a shared memory to pass data between the two processors 0x11000000 to 0x11000FFF "/>
    </docsection>
    <bus addresswidth="32"
        name="bus1"/>
    <bus addresswidth="32"
        name="bus2"/>
    <bus addresswidth="28"
        name="bus_sh"/>
    <processorinstance endian="big"
        id="0"
        mips="100.000000"
        name="cpu_1">
        <vlnvreference name="mips32"
            vendor="mips.ovpworld.org"/>
        <busmasterportconnection connection="bus1"
            hiaddress="0xffffffff"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus1"
            hiaddress="0xffffffff"
            name="DATA"/>
    </processorinstance>
    <processorinstance endian="big"
        id="1"
        mips="100.000000"
        name="cpu_2">
        <vlnvreference name="mips32"
            vendor="mips.ovpworld.org"/>
        <busmasterportconnection connection="bus2"
            hiaddress="0xffffffff"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="bus2"
            hiaddress="0xffffffff"
            name="DATA"/>
    </processorinstance>
    <memoryinstance name="m_ram_10">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x7fffffff"
            loaddress="0x7fff0000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="m_ram_11">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus1"
            hiaddress="0x8017ffff"
            loaddress="0x80080000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="m_ram_20">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus2"
            hiaddress="0x7fffffff"
            loaddress="0x7fff0000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="m_ram_21">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus2"
            hiaddress="0x8017ffff"
            loaddress="0x80080000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="m_ram_sh">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="bus_sh"
            hiaddress="0xfff"
            loaddress="0x0"
            name="sp1"/>
    </memoryinstance>
    <bridge name="br1">
        <busslaveportconnection connection="bus1"
            hiaddress="0x11000fff"
            loaddress="0x11000000"
            name="sp1"/>
        <busmasterportconnection connection="bus_sh"
            hiaddress="0xfff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="br2">
        <busslaveportconnection connection="bus2"
            hiaddress="0x11000fff"
            loaddress="0x11000000"
            name="sp1"/>
        <busmasterportconnection connection="bus_sh"
            hiaddress="0xfff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </hw>
