

================================================================
== Vivado HLS Report for 'multiply_accumulate'
================================================================
* Date:           Sun Apr  1 01:10:31 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GetMantissa  |   10|   10|         1|          -|          -|    10|    no    |
        |- GetExponent  |    5|    5|         1|          -|          -|     5|    no    |
        |- GetMantissa  |   10|   10|         1|          -|          -|    10|    no    |
        |- GetExponent  |    5|    5|         1|          -|          -|     5|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    342|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     580|    132|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     700|    605|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |neural_network_adbkb_U1  |neural_network_adbkb  |        0|      0|  580|  132|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  580|  132|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |neural_network_mucud_U2  |neural_network_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |exact_e_V_fu_327_p2    |     +    |      0|  0|    8|           6|           6|
    |i_1_fu_189_p2          |     +    |      0|  0|   12|           3|           1|
    |i_2_fu_233_p2          |     +    |      0|  0|   13|           4|           1|
    |i_3_fu_271_p2          |     +    |      0|  0|   12|           3|           1|
    |i_assign_1_fu_195_p2   |     +    |      0|  0|   13|           4|           4|
    |i_assign_4_fu_277_p2   |     +    |      0|  0|   13|           4|           4|
    |i_fu_151_p2            |     +    |      0|  0|   13|           4|           1|
    |r_V_4_fu_336_p2        |     +    |      0|  0|   15|           5|           7|
    |tmp1_fu_321_p2         |     +    |      0|  0|    8|           5|           6|
    |tmp_6_fu_342_p2        |     -    |      0|  0|   15|           4|           7|
    |exitcond_i1_fu_227_p2  |   icmp   |      0|  0|    9|           4|           4|
    |exitcond_i2_fu_183_p2  |   icmp   |      0|  0|    9|           3|           3|
    |exitcond_i3_fu_265_p2  |   icmp   |      0|  0|    9|           3|           3|
    |exitcond_i_fu_145_p2   |   icmp   |      0|  0|    9|           4|           4|
    |tmp_7_fu_361_p2        |   lshr   |      0|  0|   61|          22|          22|
    |r_V_fu_379_p3          |  select  |      0|  0|   22|           1|          22|
    |tmp_3_fu_369_p2        |    shl   |      0|  0|  101|          32|          32|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  342|         111|         128|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  50|         11|    1|         11|
    |cr_m_cr_V_o         |   9|          2|  512|       1024|
    |e1_V_reg_73         |   9|          2|    5|         10|
    |i_assign_2_reg_85   |   9|          2|    3|          6|
    |i_assign_3_reg_108  |   9|          2|    4|          8|
    |i_assign_5_reg_130  |   9|          2|    3|          6|
    |i_assign_reg_62     |   9|          2|    4|          8|
    |m1_V_reg_50         |   9|          2|   11|         22|
    |m2_V_reg_96         |   9|          2|   11|         22|
    |p_Val2_4_reg_119    |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 131|         29|  559|       1127|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  10|   0|   10|          0|
    |e1_V_reg_73         |   5|   0|    5|          0|
    |exact_e_V_reg_474   |   6|   0|    6|          0|
    |i_assign_2_reg_85   |   3|   0|    3|          0|
    |i_assign_3_reg_108  |   4|   0|    4|          0|
    |i_assign_5_reg_130  |   3|   0|    3|          0|
    |i_assign_reg_62     |   4|   0|    4|          0|
    |m1_V_reg_50         |  11|   0|   11|          0|
    |m2_V_reg_96         |  11|   0|   11|          0|
    |p_Val2_4_reg_119    |   5|   0|    5|          0|
    |r_V_3_reg_479       |  22|   0|   22|          0|
    |r_V_4_reg_485       |   7|   0|    7|          0|
    |r_V_reg_496         |  22|   0|   22|          0|
    |tmp_6_reg_491       |   7|   0|    7|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 120|   0|  120|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | multiply_accumulate | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | multiply_accumulate | return value |
|ap_start            |  in |    1| ap_ctrl_hs | multiply_accumulate | return value |
|ap_done             | out |    1| ap_ctrl_hs | multiply_accumulate | return value |
|ap_idle             | out |    1| ap_ctrl_hs | multiply_accumulate | return value |
|ap_ready            | out |    1| ap_ctrl_hs | multiply_accumulate | return value |
|cr_m_cr_V_i         |  in |  512|   ap_ovld  |      cr_m_cr_V      |    pointer   |
|cr_m_cr_V_o         | out |  512|   ap_ovld  |      cr_m_cr_V      |    pointer   |
|cr_m_cr_V_o_ap_vld  | out |    1|   ap_ovld  |      cr_m_cr_V      |    pointer   |
+--------------------+-----+-----+------------+---------------------+--------------+

