#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun 28 11:51:27 2016
# Process ID: 4084
# Current directory: C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.runs/synth_1
# Command line: vivado.exe -log shift_register.vds -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl
# Log file: C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.runs/synth_1/shift_register.vds
# Journal file: C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source shift_register.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top shift_register -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 278.363 ; gain = 72.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:52]
INFO: [Synth 8-3491] module 'mux8x4' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:16' bound to instance 'U1mux' of component 'mux8x4' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mux8x4' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:34]
INFO: [Synth 8-3491] module 'mux2x1' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:17' bound to instance 'MUX1' of component 'mux2x1' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mux2x1' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mux2x1' (1#1) [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:24]
INFO: [Synth 8-3491] module 'mux2x1' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:17' bound to instance 'MUX2' of component 'mux2x1' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:48]
INFO: [Synth 8-3491] module 'mux2x1' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:17' bound to instance 'MUX3' of component 'mux2x1' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:49]
INFO: [Synth 8-3491] module 'mux2x1' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux2x1.vhd:17' bound to instance 'MUX4' of component 'mux2x1' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mux8x4' (2#1) [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:34]
INFO: [Synth 8-3491] module 'mux8x4' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:16' bound to instance 'U2mux' of component 'mux8x4' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:92]
INFO: [Synth 8-3491] module 'mux8x4' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/mux8x1.vhd:16' bound to instance 'U3mux' of component 'mux8x4' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:93]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U2FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:96]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dff' (3#1) [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:26]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U3FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:97]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U4FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:98]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U5FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:99]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U21FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:100]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U22FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:101]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U23FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:102]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U24FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:103]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U25FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:104]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/dff.vhd:17' bound to instance 'U26FF' of component 'dff' [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-3848] Net a_3_u3 in module/entity shift_register does not have driver. [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:86]
WARNING: [Synth 8-3848] Net b_3_u3 in module/entity shift_register does not have driver. [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:86]
WARNING: [Synth 8-3848] Net a_4_u4 in module/entity shift_register does not have driver. [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:86]
WARNING: [Synth 8-3848] Net b_4_u4 in module/entity shift_register does not have driver. [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 315.703 ; gain = 109.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U3mux:A_3 to constant 0 [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin U3mux:B_3 to constant 0 [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin U3mux:A_4 to constant 0 [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin U3mux:B_4 to constant 0 [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/safe_box.srcs/sources_1/new/shift_register.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 315.703 ; gain = 109.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Mac/Home/Desktop/SD1/VHDL/safe_box/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shift_register_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shift_register_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 598.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 598.664 ; gain = 392.574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     9|
|3     |FDRE |    10|
|4     |IBUF |     4|
|5     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
|2     |  U21FF  |dff    |     2|
|3     |  U22FF  |dff_0  |     2|
|4     |  U23FF  |dff_1  |     2|
|5     |  U24FF  |dff_2  |     2|
|6     |  U25FF  |dff_3  |     2|
|7     |  U26FF  |dff_4  |     2|
|8     |  U2FF   |dff_5  |     2|
|9     |  U3FF   |dff_6  |     3|
|10    |  U4FF   |dff_7  |     2|
|11    |  U5FF   |dff_8  |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.664 ; gain = 392.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 598.664 ; gain = 109.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 598.664 ; gain = 392.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.664 ; gain = 392.574
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 598.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 28 11:51:53 2016...
