$date
	Sun Oct 23 06:09:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#982433
b111 !
1"
#982434
b111 &
b111 %
1$
#982435
0"
#982438
b10110 &
b10110 %
#982442
b1011 &
b1011 %
#982446
b100010 &
b100010 %
#982450
b10001 &
b10001 %
#982454
b110100 &
b110100 %
#982458
b11010 &
b11010 %
#982462
b1101 &
b1101 %
#982466
b101000 &
b101000 %
#982470
b10100 &
b10100 %
#982474
b1010 &
b1010 %
#982478
b101 &
b101 %
#982482
b10000 &
b10000 %
#982486
b1000 &
b1000 %
#982490
b100 &
b100 %
#982494
b10 &
b10 %
#982498
b1 &
b1 %
1#
#982502
b0 &
0#
b0 %
0$
#2032810
b1 &
b1 %
1$
b1 !
1"
#2032811
0"
#2032814
1#
#2032818
b0 &
b0 %
0#
0$
#2979328
b10100 !
1"
#2979330
b10100 &
b10100 %
1$
#2979331
0"
#2979334
b1010 &
b1010 %
#2979338
b101 &
b101 %
#2979342
b10000 &
b10000 %
#2979346
b1000 &
b1000 %
#2979350
b100 &
b100 %
#2979354
b10 &
b10 %
#2979358
b1 &
1#
b1 %
#2979362
b0 &
b0 %
0#
0$
#4500012
