<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5"><title>FPGA/verilog之程序设计 | Lucky's Blog</title><meta name="description" content="FPGA/verilog之程序设计"><meta name="author" content="Lucky"><meta name="copyright" content="Lucky"><meta name="format-detection" content="telephone=no"><link rel="shortcut icon" href="/img/favicon.ico"><link rel="preconnect" href="//cdn.jsdelivr.net"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="//busuanzi.ibruce.info"><meta name="twitter:card" content="summary"><meta name="twitter:title" content="FPGA/verilog之程序设计"><meta name="twitter:description" content="FPGA/verilog之程序设计"><meta name="twitter:image" content="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png"><meta property="og:type" content="article"><meta property="og:title" content="FPGA/verilog之程序设计"><meta property="og:url" content="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1/"><meta property="og:site_name" content="Lucky's Blog"><meta property="og:description" content="FPGA/verilog之程序设计"><meta property="og:image" content="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><script src="https://cdn.jsdelivr.net/npm/js-cookie/dist/js.cookie.min.js"></script><script>const autoChangeMode = 'false'
var t = Cookies.get("theme");
if (autoChangeMode == '1'){
const isDarkMode = window.matchMedia("(prefers-color-scheme: dark)").matches
const isLightMode = window.matchMedia("(prefers-color-scheme: light)").matches
const isNotSpecified = window.matchMedia("(prefers-color-scheme: no-preference)").matches
const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified

if (t === undefined){
  if (isLightMode) activateLightMode()
  else if (isDarkMode) activateDarkMode()
  else if (isNotSpecified || hasNoSupport){
    console.log('You specified no preference for a color scheme or your browser does not support it. I Schedule dark mode during night time.')
    now = new Date();
    hour = now.getHours();
    isNight = hour < 6 || hour >= 18
    isNight ? activateDarkMode() : activateLightMode()
}
} else if (t == 'light') activateLightMode()
else activateDarkMode()


} else if (autoChangeMode == '2'){
  now = new Date();
  hour = now.getHours();
  isNight = hour < 6 || hour >= 18
  if(t === undefined) isNight? activateDarkMode() : activateLightMode()
  else if (t === 'light') activateLightMode()
  else activateDarkMode() 
} else {
  if ( t == 'dark' ) activateDarkMode()
  else if ( t == 'light') activateLightMode()
}

function activateDarkMode(){
  document.documentElement.setAttribute('data-theme', 'dark')
  if (document.querySelector('meta[name="theme-color"]') !== null){
    document.querySelector('meta[name="theme-color"]').setAttribute('content','#000')
  }
}
function activateLightMode(){
  document.documentElement.setAttribute('data-theme', 'light')
  if (document.querySelector('meta[name="theme-color"]') !== null){
  document.querySelector('meta[name="theme-color"]').setAttribute('content','#fff')
  }
}</script><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/font-awesome@latest/css/font-awesome.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css"><link rel="canonical" href="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1/"><link rel="prev" title="FPGA/verilog之模块例化" href="http://yoursite.com/2020/09/01/FPGA/verilog%E4%B9%8B%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96/"><link rel="next" title="位运算相关题型" href="http://yoursite.com/2020/08/31/%E4%BD%8D%E8%BF%90%E7%AE%97%E7%9B%B8%E5%85%B3%E9%A2%98%E5%9E%8B/"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web"><script>var GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"cookieDomain":"https://xxx/","msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  bookmark: {
    title: 'Snackbar.bookmark.title',
    message_prev: 'Press',
    message_next: 'to bookmark this page'
  },
  runtime_unit: 'days',
  runtime: true,
  copyright: undefined,
  ClickShowText: undefined,
  medium_zoom: false,
  fancybox: true,
  Snackbar: undefined,
  baiduPush: false,
  isHome: false,
  isPost: true
  
}</script><meta name="generator" content="Hexo 4.2.1"><link rel="alternate" href="/atom.xml" title="Lucky's Blog" type="application/atom+xml">
</head><body><header> <div id="page-header"><span class="pull_left" id="blog_name"><a class="blog_title" id="site-name" href="/">Lucky's Blog</a></span><span class="toggle-menu pull_right close"><a class="site-page"><i class="fa fa-bars fa-fw" aria-hidden="true"></i></a></span><span class="pull_right menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fa fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fa fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fa fa-folder-open"></i><span> 分类</span></a></div></div></span></div></header><div id="mobile-sidebar"><div id="menu_mask"></div><div id="mobile-sidebar-menus"><div class="mobile_author_icon"><img class="avatar-img" src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"></div><div class="mobile_post_data"><div class="mobile_data_item is-center"><div class="mobile_data_link"><a href="/archives/"><div class="headline">Articles</div><div class="length_num">31</div></a></div></div></div><hr><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fa fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fa fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fa fa-folder-open"></i><span> 分类</span></a></div></div></div><div id="mobile-sidebar-toc"><div class="toc_mobile_headline">Catalog</div><div class="sidebar-toc__content"><ol class="toc_mobile_items"><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#一、电路设计的语法"><span class="toc_mobile_items-number">1.</span> <span class="toc_mobile_items-text">一、电路设计的语法</span></a><ol class="toc_mobile_items-child"><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#1、设计不用的语法"><span class="toc_mobile_items-number">1.1.</span> <span class="toc_mobile_items-text">1、设计不用的语法</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-3"><a class="toc_mobile_items-link" href="#2、设计使用的语法"><span class="toc_mobile_items-number">1.2.</span> <span class="toc_mobile_items-text">2、设计使用的语法</span></a></li></ol></li><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#二、电路设计的结构"><span class="toc_mobile_items-number">2.</span> <span class="toc_mobile_items-text">二、电路设计的结构</span></a><ol class="toc_mobile_items-child"><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#1、电路设计的3种结构"><span class="toc_mobile_items-number">2.0.1.</span> <span class="toc_mobile_items-text">1、电路设计的3种结构</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#2、电路举例"><span class="toc_mobile_items-number">2.0.2.</span> <span class="toc_mobile_items-text">2、电路举例</span></a></li></ol></li></ol></li><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#三、电路设计的要点"><span class="toc_mobile_items-number">3.</span> <span class="toc_mobile_items-text">三、电路设计的要点</span></a><ol class="toc_mobile_items-child"><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#1、一个always只产生一个信号"><span class="toc_mobile_items-number">3.0.1.</span> <span class="toc_mobile_items-text">1、一个always只产生一个信号</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#2、一个信号只能在一个always产生"><span class="toc_mobile_items-number">3.0.2.</span> <span class="toc_mobile_items-text">2、一个信号只能在一个always产生</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）"><span class="toc_mobile_items-number">3.0.3.</span> <span class="toc_mobile_items-text">3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#4、条件判断只允许使用if-else和case，其他全部不用（包括casex）"><span class="toc_mobile_items-number">3.0.4.</span> <span class="toc_mobile_items-text">4、条件判断只允许使用if else和case，其他全部不用（包括casex）</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#5、含有posedeg或negedge的，一定是D触发器，是时序电路"><span class="toc_mobile_items-number">3.0.5.</span> <span class="toc_mobile_items-text">5、含有posedeg或negedge的，一定是D触发器，是时序电路</span></a></li><li class="toc_mobile_items-item toc_mobile_items-level-4"><a class="toc_mobile_items-link" href="#6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑"><span class="toc_mobile_items-number">3.0.6.</span> <span class="toc_mobile_items-text">6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑</span></a></li></ol></li></ol></li><li class="toc_mobile_items-item toc_mobile_items-level-2"><a class="toc_mobile_items-link" href="#四、总结"><span class="toc_mobile_items-number">4.</span> <span class="toc_mobile_items-text">四、总结</span></a></li></ol></div></div></div><div id="body-wrap"><i class="fa fa-arrow-right" id="toggle-sidebar" aria-hidden="true">     </i><div class="auto_open" id="sidebar"><div class="sidebar-toc"><div class="sidebar-toc__title">Catalog</div><div class="sidebar-toc__progress"><span class="progress-notice">You've read</span><span class="progress-num">0</span><span class="progress-percentage">%</span><div class="sidebar-toc__progress-bar">     </div></div><div class="sidebar-toc__content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#一、电路设计的语法"><span class="toc-number">1.</span> <span class="toc-text">一、电路设计的语法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1、设计不用的语法"><span class="toc-number">1.1.</span> <span class="toc-text">1、设计不用的语法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2、设计使用的语法"><span class="toc-number">1.2.</span> <span class="toc-text">2、设计使用的语法</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#二、电路设计的结构"><span class="toc-number">2.</span> <span class="toc-text">二、电路设计的结构</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1、电路设计的3种结构"><span class="toc-number">2.0.1.</span> <span class="toc-text">1、电路设计的3种结构</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2、电路举例"><span class="toc-number">2.0.2.</span> <span class="toc-text">2、电路举例</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#三、电路设计的要点"><span class="toc-number">3.</span> <span class="toc-text">三、电路设计的要点</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1、一个always只产生一个信号"><span class="toc-number">3.0.1.</span> <span class="toc-text">1、一个always只产生一个信号</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2、一个信号只能在一个always产生"><span class="toc-number">3.0.2.</span> <span class="toc-text">2、一个信号只能在一个always产生</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）"><span class="toc-number">3.0.3.</span> <span class="toc-text">3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#4、条件判断只允许使用if-else和case，其他全部不用（包括casex）"><span class="toc-number">3.0.4.</span> <span class="toc-text">4、条件判断只允许使用if else和case，其他全部不用（包括casex）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5、含有posedeg或negedge的，一定是D触发器，是时序电路"><span class="toc-number">3.0.5.</span> <span class="toc-text">5、含有posedeg或negedge的，一定是D触发器，是时序电路</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑"><span class="toc-number">3.0.6.</span> <span class="toc-text">6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#四、总结"><span class="toc-number">4.</span> <span class="toc-text">四、总结</span></a></li></ol></div></div></div><main id="content-outer"><div id="top-container" style="background-image: url(https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png)"><div id="post-info"><div id="post-title"><div class="posttitle">FPGA/verilog之程序设计</div></div><div id="post-meta"><time class="post-meta__date"><i class="fa fa-calendar fa-fw" aria-hidden="true"></i> Created 2020-09-01<span class="post-meta__separator">|</span><i class="fa fa-history fa-fw" aria-hidden="true"></i> Updated 2020-09-01</time><div class="post-meta-wordcount"><div class="post-meta-pv-cv"><span><i class="fa fa-eye post-meta__icon fa-fw" aria-hidden="true"> </i>Post View:</span><span id="busuanzi_value_page_pv"></span></div></div></div></div></div><div class="layout layout_post" id="content-inner">   <article id="post"><div class="article-container" id="post-content"><h2 id="一、电路设计的语法"><a href="#一、电路设计的语法" class="headerlink" title="一、电路设计的语法"></a>一、电路设计的语法</h2><h3 id="1、设计不用的语法"><a href="#1、设计不用的语法" class="headerlink" title="1、设计不用的语法"></a>1、设计不用的语法</h3><p>​    a)initial【设计不用，仿真使用】</p>
<p>​    b)task/function【设计不用，仿真很少使用】</p>
<p>​    c)for/while/repeat/forever【设计不用，仿真很少使用】</p>
<p>​    d)integer【设计不用】</p>
<p>​    e)模块内部不能有X态（不定态）、Z态（高阻态），内部不能有三态接口</p>
<p>​    f)casex/casez【设计和仿真都不用】</p>
<p>​    g)forcce/wait/fork【设计不用，仿真很少使用】</p>
<p>​    h)#5【设计不用，仿真时使用】延时语句</p>
<h3 id="2、设计使用的语法"><a href="#2、设计使用的语法" class="headerlink" title="2、设计使用的语法"></a>2、设计使用的语法</h3><p>​    a)reg/wire、parameter</p>
<p>​    b)assign【建议改名时使用】、always</p>
<p>​    c)只允许使用 if else和case两种条件语句</p>
<p>​    d)算术运算符（+、-、x、/、%）</p>
<p>​    e)赋值运算符（=、&lt;=）【时序逻辑用&lt;=，组合逻辑用=；其他情况不存在】</p>
<p>​    f)关系运算符（&gt;、&lt;、&gt;=、&lt;=）</p>
<p>​    g)逻辑运算符（&amp;&amp;，||，！）【为避免歧义，逻辑运算符两边必须为1bit信号】</p>
<p>​    h)位运算符（~、|、^、&amp;）</p>
<p>​    i)移位运算符（&lt;&lt;、&gt;&gt;）</p>
<p>​    j)拼接运算符（{}）</p>
<h2 id="二、电路设计的结构"><a href="#二、电路设计的结构" class="headerlink" title="二、电路设计的结构"></a>二、电路设计的结构</h2><h4 id="1、电路设计的3种结构"><a href="#1、电路设计的3种结构" class="headerlink" title="1、电路设计的3种结构"></a>1、电路设计的3种结构</h4><p>1）组合逻辑</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">	语句</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<p>2）时序逻辑</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">a)同步复位的时序电路</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        语句</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        语句</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">b)异步复位的时序电路</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">          语句</span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">          语句</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<h4 id="2、电路举例"><a href="#2、电路举例" class="headerlink" title="2、电路举例"></a>2、电路举例</h4><p>1)组合逻辑</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(a==<span class="number">1'b0</span>)</span><br><span class="line">        b=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        b=<span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(a)</span><br><span class="line">        <span class="number">1'b0</span>:b=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="number">1'b1</span>:b=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">default</span>:b=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<p>2)时序逻辑–同步复位的时序电路</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(a=<span class="number">1'b0</span>)</span><br><span class="line">            b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(a)</span><br><span class="line">        	<span class="number">1'b0</span>:b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">            <span class="number">1'b1</span>:b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<p>3）异步复位的时序电路</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(a=<span class="number">1'b0</span>)</span><br><span class="line">            b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(a)</span><br><span class="line">        	<span class="number">1'b0</span>:b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">            <span class="number">1'b1</span>:b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>



<h2 id="三、电路设计的要点"><a href="#三、电路设计的要点" class="headerlink" title="三、电路设计的要点"></a>三、电路设计的要点</h2><h4 id="1、一个always只产生一个信号"><a href="#1、一个always只产生一个信号" class="headerlink" title="1、一个always只产生一个信号"></a>1、一个always只产生一个信号</h4><p>如下always中产生了a、b两种信号</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">        a&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">        a&lt;=b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<p>进行如下修改</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        a&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        a&lt;=b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<h4 id="2、一个信号只能在一个always产生"><a href="#2、一个信号只能在一个always产生" class="headerlink" title="2、一个信号只能在一个always产生"></a>2、一个信号只能在一个always产生</h4><p>（代码块中，b信号在两个always语句中产生，所以修改方式就是删除其中一个always，让b信号在某一个always中完全产生）</p>
<div class="code-area-wrap"><div class="highlight-tools"><i class="fa fa-angle-down code-expand" aria-hidden="true"></i><div class="code_lang">verilog</div><div class="copy-notice"></div><i class="fa fa-clipboard" aria-hidden="true"></i></div><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(a==<span class="number">1'b1</span>)</span><br><span class="line">        	b&lt;=<span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        a&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(c==<span class="number">1'b1</span>)</span><br><span class="line">        	b&lt;=<span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></div>

<h4 id="3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）"><a href="#3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）" class="headerlink" title="3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）"></a>3、always是描述一个信号的产生的方法。即在什么情况下，这个信号的值为多少；在其他情况下，值为多少（要考虑全部情况）</h4><p><a href="/../../images/fpga/1598945669004.png" data-fancybox="group" data-caption="1598945669004" class="fancybox"><img alt="1598945669004" title="1598945669004" data-src="/../../images/fpga/1598945669004.png" class="lazyload"></a></p>
<h4 id="4、条件判断只允许使用if-else和case，其他全部不用（包括casex）"><a href="#4、条件判断只允许使用if-else和case，其他全部不用（包括casex）" class="headerlink" title="4、条件判断只允许使用if else和case，其他全部不用（包括casex）"></a>4、条件判断只允许使用if else和case，其他全部不用（包括casex）</h4><h4 id="5、含有posedeg或negedge的，一定是D触发器，是时序电路"><a href="#5、含有posedeg或negedge的，一定是D触发器，是时序电路" class="headerlink" title="5、含有posedeg或negedge的，一定是D触发器，是时序电路"></a>5、含有posedeg或negedge的，一定是D触发器，是时序电路</h4><h4 id="6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑"><a href="#6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑" class="headerlink" title="6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑"></a>6、设计时，如果你想立即有结果，那就用组合逻辑；如果你想延时一拍有结果，就使用时序逻辑</h4><h2 id="四、总结"><a href="#四、总结" class="headerlink" title="四、总结"></a>四、总结</h2><p>a）三种电路</p>
<p>b）两种条件</p>
<p>c）一一法则</p>
</div></article><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"></div></div><nav class="pagination_post" id="pagination"><div class="prev-post pull_left"><a href="/2020/09/01/FPGA/verilog%E4%B9%8B%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96/"><img class="prev_cover lazyload" data-src="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png" onerror="onerror=null;src='/img/404.jpg'"><div class="label">Previous Post</div><div class="prev_info"><span>FPGA/verilog之模块例化</span></div></a></div><div class="next-post pull_right"><a href="/2020/08/31/%E4%BD%8D%E8%BF%90%E7%AE%97%E7%9B%B8%E5%85%B3%E9%A2%98%E5%9E%8B/"><img class="next_cover lazyload" data-src="https://cdn.jsdelivr.net/gh/jerryc127/butterfly_cdn@2.1.0/top_img/default.png" onerror="onerror=null;src='/img/404.jpg'"><div class="label">Next Post</div><div class="next_info"><span>位运算相关题型</span></div></a></div></nav></div></main><footer id="footer" data-type="color"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2021 By Lucky</div><div class="framework-info"><span>Driven </span><a href="http://hexo.io" target="_blank" rel="noopener"><span>Hexo</span></a><span class="footer-separator">|</span><span>Theme </span><a href="https://github.com/jerryc127/hexo-theme-butterfly" target="_blank" rel="noopener"><span>Butterfly</span></a></div></div></footer></div><section class="rightside" id="rightside"><div id="rightside-config-hide"><i class="fa fa-book" id="readmode" title="Read Mode"></i><i class="fa fa-plus" id="font_plus" title="Increase font size"></i><i class="fa fa-minus" id="font_minus" title="Decrease font size"></i><a class="translate_chn_to_cht" id="translateLink" href="javascript:translatePage();" title="Traditional Chinese and Simplified Chinese Conversion" target="_self">繁</a><i class="darkmode fa fa-moon-o" id="darkmode" title="Dark Mode"></i></div><div id="rightside-config-show"><div id="rightside_config" title="Setting"><i class="fa fa-cog" aria-hidden="true"></i></div><i class="fa fa-list-ul close" id="mobile-toc-button" title="Table of Contents" aria-hidden="true"></i><i class="fa fa-arrow-up" id="go-up" title="Back to top" aria-hidden="true"></i></div></section><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js"></script><script src="/js/tw_cn.js"></script><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page@latest/instantpage.min.js" type="module"></script><script src="https://cdn.jsdelivr.net/npm/lazysizes@latest/lazysizes.min.js" async=""></script></body></html>