#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[26] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[26] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 2
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[18] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 3
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[19] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[19] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 4
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[20] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 5
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[21] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[21] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 6
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[22] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[22] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 7
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[23] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[23] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 8
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[24] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 9
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[25] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[25] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 10
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[17] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[17] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 11
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[27] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[27] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 12
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[28] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[28] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 13
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[29] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[29] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 14
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[30] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 15
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[31] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[31] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 16
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[32] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[32] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 17
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[33] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[33] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 18
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[34] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[34] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 19
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[16] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 20
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[15] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[15] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 21
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[14] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 22
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[13] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[13] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 23
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[12] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[12] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 24
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[11] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[11] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 25
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[10] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[10] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 26
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[9] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[9] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 27
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[8] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[8] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 28
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[7] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[7] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 29
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[6] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 30
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[5] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 31
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[4] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[4] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 32
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[3] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[3] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 33
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[2] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 34
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[59] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[59] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 35
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[51] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 36
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[52] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[52] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 37
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[53] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 38
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[54] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[54] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 39
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[55] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[55] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 40
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[56] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 41
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[57] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[57] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 42
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[58] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[58] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 43
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[50] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 44
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[60] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[60] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 45
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[61] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[61] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 46
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[62] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[62] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 47
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[63] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 48
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[0] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                1.388

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.094    -0.052
data required time                                                                                              -0.052
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.052
data arrival time                                                                                               -1.388
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.440


#Path 49
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[1] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                1.388

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.094    -0.052
data required time                                                                                              -0.052
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.052
data arrival time                                                                                               -1.388
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.440


#Path 50
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.c_addr[2] (matmul_4x4_systolic)                          1.126     1.388
data arrival time                                                                                                1.388

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                             0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.094    -0.052
data required time                                                                                              -0.052
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.052
data arrival time                                                                                               -1.388
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.440


#Path 51
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[1] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 52
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[49] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[49] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 53
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[48] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[48] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 54
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[47] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[47] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 55
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[46] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[46] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 56
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[45] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[45] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 57
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[44] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[44] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 58
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[43] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[43] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 59
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[42] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[42] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 60
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[41] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[41] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 61
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[40] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[40] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 62
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[39] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[39] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 63
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[38] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[38] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 64
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[37] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[37] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 65
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[36] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[36] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 66
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[35] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_out[35] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 67
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[24] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 68
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[16] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 69
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[17] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[17] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 70
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[18] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 71
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[19] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[19] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 72
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[20] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 73
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[21] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[21] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 74
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[22] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[22] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 75
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[23] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[23] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 76
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[15] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[15] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 77
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[25] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[25] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 78
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[26] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[26] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 79
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[27] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[27] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 80
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[28] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[28] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 81
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[29] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[29] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 82
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[30] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[30] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 83
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[31] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[31] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 84
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[32] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[32] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 85
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[14] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 86
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[13] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[13] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 87
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[12] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[12] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 88
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[11] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[11] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 89
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[10] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[10] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#Path 90
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[9] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[9] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 91
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[8] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[8] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 92
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[7] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[7] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 93
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[6] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 94
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[5] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 95
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[4] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[4] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 96
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[3] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[3] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 97
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[2] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[2] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 98
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[1] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 99
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]      0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[0] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                 1.388

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.388
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.440


#Path 100
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[57] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.b_data_in[0] (matmul_4x4_systolic) [clock-to-output]       0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.a_data_out[57] (matmul_4x4_systolic)                       1.126     1.388
data arrival time                                                                                                  1.388

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.094    -0.052
data required time                                                                                                -0.052
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.052
data arrival time                                                                                                 -1.388
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.440


#End of timing report
