Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 18:26:10 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_synth_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.790        0.000                      0                39468        0.051        0.000                      0                39468        0.558        0.000                       0                 24244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.265        0.000                      0                 9900        0.060        0.000                      0                 9900        1.172        0.000                       0                 12148  
clk2x               0.790        0.000                      0                24960        0.051        0.000                      0                24960        0.558        0.000                       0                 12096  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 1.418        0.000                      0                 4096        0.073        0.000                      0                 4096  
clk           clk2x               1.240        0.000                      0                 1536        0.073        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 mem_abcd_0/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_0/dff_c/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.801ns (75.211%)  route 0.264ns (24.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    mem_abcd_0/clk
                         RAMB18E2                                     r  mem_abcd_0/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[6])
                                                      0.734     0.734 r  mem_abcd_0/memory_reg/DOUTBDOUT[6]
                         net (fo=1, unplaced)         0.214     0.948    fsm/dff_validInputs/mem_abcd_0_readData[22]
                         LUT2 (Prop_LUT2_I1_O)        0.067     1.015 r  fsm/dff_validInputs/q[6]_i_1__0/O
                         net (fo=1, unplaced)         0.050     1.065    array/pe_0_0/dff_c/q_reg[0]_0[6]
                         FDRE                                         r  array/pe_0_0/dff_c/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=12147, unset)        0.000     3.333    array/pe_0_0/dff_c/clk
                         FDRE                                         r  array/pe_0_0/dff_c/q_reg[6]/C
                         clock pessimism              0.000     3.333    
                         clock uncertainty           -0.035     3.298    
                         FDRE (Setup_FDRE_C_D)        0.032     3.330    array/pe_0_0/dff_c/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 array/pe_0_0/int8_quad_mac/acc_w_dff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_0/int8_quad_mac/acc_w_dff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.087ns (92.553%)  route 0.007ns (7.447%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/acc_w_dff/clk
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/acc_w_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.040     0.040 r  array/pe_0_0/int8_quad_mac/acc_w_dff/q_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.040    array/pe_1_0/int8_quad_mac/acc_w/pe_0_0_out_w[0]
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.047     0.087 r  array/pe_1_0/int8_quad_mac/acc_w/z_carry/O[0]
                         net (fo=1, unplaced)         0.007     0.094    array/pe_1_0/int8_quad_mac/acc_w_dff/D[0]
                         FDRE                                         r  array/pe_1_0/int8_quad_mac/acc_w_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    array/pe_1_0/int8_quad_mac/acc_w_dff/clk
                         FDRE                                         r  array/pe_1_0/int8_quad_mac/acc_w_dff/q_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.034     0.034    array/pe_1_0/int8_quad_mac/acc_w_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941                mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.172                mem_abcd_0/memory_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.172                mem_abcd_0/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
                         DSP_ALU                                      r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_ALU (Prop_DSP_ALU_CLK_ALU_OUT[46])
                                                      0.741     0.741 r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, unplaced)         0.000     0.741    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<46>
                         DSP_OUTPUT                                   r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/ALU_OUT[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     1.666    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
                         DSP_OUTPUT                                   r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     1.666    
                         clock uncertainty           -0.035     1.631    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[46])
                                                     -0.100     1.531    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          1.531    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD[19]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.104ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
                         DSP_PREADD_DATA                              r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_CLK_D_DATA[19])
                                                      0.074     0.074 r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/D_DATA[19]
                         net (fo=1, unplaced)         0.000     0.074    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.D_DATA<19>
                         DSP_PREADD (Prop_DSP_PREADD_D_DATA[19]_AD[19])
                                                      0.030     0.104 r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[19]
                         net (fo=1, unplaced)         0.000     0.104    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<19>
                         DSP_PREADD_DATA                              r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
                         DSP_PREADD_DATA                              r  array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.000    
                         DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_CLK_AD[19])
                                                      0.053     0.053    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116                array/pe_2_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558                array/pe_2_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558                array/pe_2_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.246ns  (logic 0.071ns (28.862%)  route 0.175ns (71.138%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     1.666    array/pe_0_0/int8_quad_mac/mul/dff_ae1/clk2x
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.071     1.737 r  array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/Q
                         net (fo=1, unplaced)         0.175     1.912    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/D[0]
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=12147, unset)        0.000     3.333    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/clk
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/C
                         clock pessimism              0.000     3.333    
                         clock uncertainty           -0.035     3.298    
                         FDRE (Setup_FDRE_C_D)        0.032     3.330    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.150%)  route 0.102ns (71.850%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/mul/dff_ae1/clk2x
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.040     0.040 r  array/pe_0_0/int8_quad_mac/mul/dff_ae1/q_reg[0]/Q
                         net (fo=1, unplaced)         0.102     0.142    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/D[0]
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/clk
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]/C
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         FDRE (Hold_FDRE_C_D)         0.034     0.069    array/pe_0_0/int8_quad_mac/mul/dff_mul_ae/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 mem_e_0/memory_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.206ns (48.700%)  route 0.217ns (51.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    mem_e_0/clk
                         RAMB18E2                                     r  mem_e_0/memory_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.206     0.206 r  mem_e_0/memory_reg_bram_0/DOUTBDOUT[5]
                         net (fo=2, unplaced)         0.217     0.423    array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/memory_reg_bram_0[5]
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     1.666    array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/clk2x
                         FDRE                                         r  array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/C
                         clock pessimism              0.000     1.666    
                         clock uncertainty           -0.035     1.631    
                         FDRE (Setup_FDRE_C_D)        0.032     1.663    array/pe_0_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]
  -------------------------------------------------------------------
                         required time                          1.663    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 array/pe_1_0/dff_e/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.150%)  route 0.102ns (71.850%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.000     0.000    array/pe_1_0/dff_e/clk
                         FDRE                                         r  array/pe_1_0/dff_e/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.040     0.040 r  array/pe_1_0/dff_e/q_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.142    array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/D[0]
                         FDRE                                         r  array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=12351, unset)        0.000     0.000    array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/clk2x
                         FDRE                                         r  array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         FDRE (Hold_FDRE_C_D)         0.034     0.069    array/pe_1_0/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.073    





