<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Adc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_adc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Adc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___a_d_c.xhtml">Analog-to-Digital Converter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> hardware registers.  
 <a href="struct_adc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2adc_8h_source.xhtml">adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5d52b4879f271e068da6e7d21292a623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a5d52b4879f271e068da6e7d21292a623">ADC_CR</a></td></tr>
<tr class="memdesc:a5d52b4879f271e068da6e7d21292a623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x00) Control Register  <a href="#a5d52b4879f271e068da6e7d21292a623">More...</a><br /></td></tr>
<tr class="separator:a5d52b4879f271e068da6e7d21292a623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124f275acf34e081bfa0199b54320600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a124f275acf34e081bfa0199b54320600">ADC_MR</a></td></tr>
<tr class="memdesc:a124f275acf34e081bfa0199b54320600"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x04) Mode Register  <a href="#a124f275acf34e081bfa0199b54320600">More...</a><br /></td></tr>
<tr class="separator:a124f275acf34e081bfa0199b54320600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960e86a6c55d6e67df1229c1a5312e44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a960e86a6c55d6e67df1229c1a5312e44">ADC_SEQR1</a></td></tr>
<tr class="memdesc:a960e86a6c55d6e67df1229c1a5312e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x08) Channel Sequence Register 1  <a href="#a960e86a6c55d6e67df1229c1a5312e44">More...</a><br /></td></tr>
<tr class="separator:a960e86a6c55d6e67df1229c1a5312e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8737c766a65a40d2336c5a107677fa7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a8737c766a65a40d2336c5a107677fa7a">Reserved1</a> [1]</td></tr>
<tr class="separator:a8737c766a65a40d2336c5a107677fa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a2b9c44fc5ba71274cd3cf568cf0d7c85">ADC_CHER</a></td></tr>
<tr class="memdesc:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x10) Channel Enable Register  <a href="#a2b9c44fc5ba71274cd3cf568cf0d7c85">More...</a><br /></td></tr>
<tr class="separator:a2b9c44fc5ba71274cd3cf568cf0d7c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dc628206713228a9303a0358337ff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#af7dc628206713228a9303a0358337ff1">ADC_CHDR</a></td></tr>
<tr class="memdesc:af7dc628206713228a9303a0358337ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x14) Channel Disable Register  <a href="#af7dc628206713228a9303a0358337ff1">More...</a><br /></td></tr>
<tr class="separator:af7dc628206713228a9303a0358337ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cf23ac8529213d9459ee3749e2f092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a12cf23ac8529213d9459ee3749e2f092">ADC_CHSR</a></td></tr>
<tr class="memdesc:a12cf23ac8529213d9459ee3749e2f092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x18) Channel Status Register  <a href="#a12cf23ac8529213d9459ee3749e2f092">More...</a><br /></td></tr>
<tr class="separator:a12cf23ac8529213d9459ee3749e2f092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101cee08e84b376d9183fca14b6c1ad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a101cee08e84b376d9183fca14b6c1ad1">Reserved2</a> [1]</td></tr>
<tr class="separator:a101cee08e84b376d9183fca14b6c1ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fe2bb542a4108966d8080bc0fa6df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a71fe2bb542a4108966d8080bc0fa6df0">ADC_LCDR</a></td></tr>
<tr class="memdesc:a71fe2bb542a4108966d8080bc0fa6df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x20) Last Converted Data Register  <a href="#a71fe2bb542a4108966d8080bc0fa6df0">More...</a><br /></td></tr>
<tr class="separator:a71fe2bb542a4108966d8080bc0fa6df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a3100a48dad85ac6b4195c5e947c9f3e4">ADC_IER</a></td></tr>
<tr class="memdesc:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x24) Interrupt Enable Register  <a href="#a3100a48dad85ac6b4195c5e947c9f3e4">More...</a><br /></td></tr>
<tr class="separator:a3100a48dad85ac6b4195c5e947c9f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172a5371c3b3ffae345440c1e4757adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a172a5371c3b3ffae345440c1e4757adf">ADC_IDR</a></td></tr>
<tr class="memdesc:a172a5371c3b3ffae345440c1e4757adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x28) Interrupt Disable Register  <a href="#a172a5371c3b3ffae345440c1e4757adf">More...</a><br /></td></tr>
<tr class="separator:a172a5371c3b3ffae345440c1e4757adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a3f507ec79bfd00daa2c8ebc07350da0b">ADC_IMR</a></td></tr>
<tr class="memdesc:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a3f507ec79bfd00daa2c8ebc07350da0b">More...</a><br /></td></tr>
<tr class="separator:a3f507ec79bfd00daa2c8ebc07350da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a17d4f1fccaf40a52381337f9fa70a1c7">ADC_ISR</a></td></tr>
<tr class="memdesc:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x30) Interrupt Status Register  <a href="#a17d4f1fccaf40a52381337f9fa70a1c7">More...</a><br /></td></tr>
<tr class="separator:a17d4f1fccaf40a52381337f9fa70a1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9cdd3473e7218daf015b94464301edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#af9cdd3473e7218daf015b94464301edc">ADC_LCTMR</a></td></tr>
<tr class="memdesc:af9cdd3473e7218daf015b94464301edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x34) Last Channel Trigger Mode Register  <a href="#af9cdd3473e7218daf015b94464301edc">More...</a><br /></td></tr>
<tr class="separator:af9cdd3473e7218daf015b94464301edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e36e2676732e1384047e155c063a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a23e36e2676732e1384047e155c063a1c">ADC_LCCWR</a></td></tr>
<tr class="memdesc:a23e36e2676732e1384047e155c063a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x38) Last Channel Compare Window Register  <a href="#a23e36e2676732e1384047e155c063a1c">More...</a><br /></td></tr>
<tr class="separator:a23e36e2676732e1384047e155c063a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc9be08459dce3f757d37c3c88c958a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a7fc9be08459dce3f757d37c3c88c958a">ADC_OVER</a></td></tr>
<tr class="memdesc:a7fc9be08459dce3f757d37c3c88c958a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x3C) Overrun Status Register  <a href="#a7fc9be08459dce3f757d37c3c88c958a">More...</a><br /></td></tr>
<tr class="separator:a7fc9be08459dce3f757d37c3c88c958a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab3d6f275ef53f9060f887a94bd731d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a0ab3d6f275ef53f9060f887a94bd731d">ADC_EMR</a></td></tr>
<tr class="memdesc:a0ab3d6f275ef53f9060f887a94bd731d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x40) Extended Mode Register  <a href="#a0ab3d6f275ef53f9060f887a94bd731d">More...</a><br /></td></tr>
<tr class="separator:a0ab3d6f275ef53f9060f887a94bd731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a432c89c5659fb344a25c0705c715eea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a432c89c5659fb344a25c0705c715eea1">ADC_CWR</a></td></tr>
<tr class="memdesc:a432c89c5659fb344a25c0705c715eea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x44) Compare Window Register  <a href="#a432c89c5659fb344a25c0705c715eea1">More...</a><br /></td></tr>
<tr class="separator:a432c89c5659fb344a25c0705c715eea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a284c95338db8e5162c31791d150b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a85a284c95338db8e5162c31791d150b1">Reserved3</a> [1]</td></tr>
<tr class="separator:a85a284c95338db8e5162c31791d150b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a4877675ec0d2b37b8d99c72d7520cb3d">ADC_COR</a></td></tr>
<tr class="memdesc:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x4C) Channel Offset Register  <a href="#a4877675ec0d2b37b8d99c72d7520cb3d">More...</a><br /></td></tr>
<tr class="separator:a4877675ec0d2b37b8d99c72d7520cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac707d597bdb89e10fbb12dca1012c8d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#ac707d597bdb89e10fbb12dca1012c8d5">ADC_CDR</a> [8]</td></tr>
<tr class="memdesc:ac707d597bdb89e10fbb12dca1012c8d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register  <a href="#ac707d597bdb89e10fbb12dca1012c8d5">More...</a><br /></td></tr>
<tr class="separator:ac707d597bdb89e10fbb12dca1012c8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd341aeb60ce06d1daedc21550f39ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a7cd341aeb60ce06d1daedc21550f39ce">Reserved4</a> [29]</td></tr>
<tr class="separator:a7cd341aeb60ce06d1daedc21550f39ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e84fbb6323e4e417090abe6ec934290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a9e84fbb6323e4e417090abe6ec934290">ADC_WPMR</a></td></tr>
<tr class="memdesc:a9e84fbb6323e4e417090abe6ec934290"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a9e84fbb6323e4e417090abe6ec934290">More...</a><br /></td></tr>
<tr class="separator:a9e84fbb6323e4e417090abe6ec934290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a03e7f9eaa7b6921e35bbd25c57efd046">ADC_WPSR</a></td></tr>
<tr class="memdesc:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0xE8) Write Protection Status Register  <a href="#a03e7f9eaa7b6921e35bbd25c57efd046">More...</a><br /></td></tr>
<tr class="separator:a03e7f9eaa7b6921e35bbd25c57efd046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e486219a8a895c98f5de3ccfa3aa3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a40e486219a8a895c98f5de3ccfa3aa3f">Reserved5</a> [5]</td></tr>
<tr class="separator:a40e486219a8a895c98f5de3ccfa3aa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a4a7339b4b30cb5b761a3a1b3f4969bde">ADC_RPR</a></td></tr>
<tr class="memdesc:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x100) Receive Pointer Register  <a href="#a4a7339b4b30cb5b761a3a1b3f4969bde">More...</a><br /></td></tr>
<tr class="separator:a4a7339b4b30cb5b761a3a1b3f4969bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aef7c7d8d305b378bfd25c2c16604af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a2aef7c7d8d305b378bfd25c2c16604af">ADC_RCR</a></td></tr>
<tr class="memdesc:a2aef7c7d8d305b378bfd25c2c16604af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x104) Receive Counter Register  <a href="#a2aef7c7d8d305b378bfd25c2c16604af">More...</a><br /></td></tr>
<tr class="separator:a2aef7c7d8d305b378bfd25c2c16604af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fb5e7b04edbd13cc1e2bd9dec21e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a70fb5e7b04edbd13cc1e2bd9dec21e80">Reserved6</a> [2]</td></tr>
<tr class="separator:a70fb5e7b04edbd13cc1e2bd9dec21e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad939f4abab2deba84443f28c29138390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#ad939f4abab2deba84443f28c29138390">ADC_RNPR</a></td></tr>
<tr class="memdesc:ad939f4abab2deba84443f28c29138390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x110) Receive Next Pointer Register  <a href="#ad939f4abab2deba84443f28c29138390">More...</a><br /></td></tr>
<tr class="separator:ad939f4abab2deba84443f28c29138390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#ac7f96a68ea7e2c26ebb95043a97d24ab">ADC_RNCR</a></td></tr>
<tr class="memdesc:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x114) Receive Next Counter Register  <a href="#ac7f96a68ea7e2c26ebb95043a97d24ab">More...</a><br /></td></tr>
<tr class="separator:ac7f96a68ea7e2c26ebb95043a97d24ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db17ab44ef24667a7272a2b24121dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a8db17ab44ef24667a7272a2b24121dff">Reserved7</a> [2]</td></tr>
<tr class="separator:a8db17ab44ef24667a7272a2b24121dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a0f9f7e391691b56bb84f05e11a3ddbc9">ADC_PTCR</a></td></tr>
<tr class="memdesc:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x120) Transfer Control Register  <a href="#a0f9f7e391691b56bb84f05e11a3ddbc9">More...</a><br /></td></tr>
<tr class="separator:a0f9f7e391691b56bb84f05e11a3ddbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecf49e961e680bd72e592659b74a732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.xhtml#a5ecf49e961e680bd72e592659b74a732">ADC_PTSR</a></td></tr>
<tr class="memdesc:a5ecf49e961e680bd72e592659b74a732"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x124) Transfer Status Register  <a href="#a5ecf49e961e680bd72e592659b74a732">More...</a><br /></td></tr>
<tr class="separator:a5ecf49e961e680bd72e592659b74a732"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ac707d597bdb89e10fbb12dca1012c8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac707d597bdb89e10fbb12dca1012c8d5">&sect;&nbsp;</a></span>ADC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_CDR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register </p>

</div>
</div>
<a id="af7dc628206713228a9303a0358337ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7dc628206713228a9303a0358337ff1">&sect;&nbsp;</a></span>ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x14) Channel Disable Register </p>

</div>
</div>
<a id="a2b9c44fc5ba71274cd3cf568cf0d7c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9c44fc5ba71274cd3cf568cf0d7c85">&sect;&nbsp;</a></span>ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x10) Channel Enable Register </p>

</div>
</div>
<a id="a12cf23ac8529213d9459ee3749e2f092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cf23ac8529213d9459ee3749e2f092">&sect;&nbsp;</a></span>ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x18) Channel Status Register </p>

</div>
</div>
<a id="a4877675ec0d2b37b8d99c72d7520cb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4877675ec0d2b37b8d99c72d7520cb3d">&sect;&nbsp;</a></span>ADC_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_COR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x4C) Channel Offset Register </p>

</div>
</div>
<a id="a5d52b4879f271e068da6e7d21292a623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d52b4879f271e068da6e7d21292a623">&sect;&nbsp;</a></span>ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a432c89c5659fb344a25c0705c715eea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a432c89c5659fb344a25c0705c715eea1">&sect;&nbsp;</a></span>ADC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_CWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x44) Compare Window Register </p>

</div>
</div>
<a id="a0ab3d6f275ef53f9060f887a94bd731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab3d6f275ef53f9060f887a94bd731d">&sect;&nbsp;</a></span>ADC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x40) Extended Mode Register </p>

</div>
</div>
<a id="a172a5371c3b3ffae345440c1e4757adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172a5371c3b3ffae345440c1e4757adf">&sect;&nbsp;</a></span>ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x28) Interrupt Disable Register </p>

</div>
</div>
<a id="a3100a48dad85ac6b4195c5e947c9f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3100a48dad85ac6b4195c5e947c9f3e4">&sect;&nbsp;</a></span>ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x24) Interrupt Enable Register </p>

</div>
</div>
<a id="a3f507ec79bfd00daa2c8ebc07350da0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f507ec79bfd00daa2c8ebc07350da0b">&sect;&nbsp;</a></span>ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x2C) Interrupt Mask Register </p>

</div>
</div>
<a id="a17d4f1fccaf40a52381337f9fa70a1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d4f1fccaf40a52381337f9fa70a1c7">&sect;&nbsp;</a></span>ADC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x30) Interrupt Status Register </p>

</div>
</div>
<a id="a23e36e2676732e1384047e155c063a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e36e2676732e1384047e155c063a1c">&sect;&nbsp;</a></span>ADC_LCCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_LCCWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x38) Last Channel Compare Window Register </p>

</div>
</div>
<a id="a71fe2bb542a4108966d8080bc0fa6df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fe2bb542a4108966d8080bc0fa6df0">&sect;&nbsp;</a></span>ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_LCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x20) Last Converted Data Register </p>

</div>
</div>
<a id="af9cdd3473e7218daf015b94464301edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9cdd3473e7218daf015b94464301edc">&sect;&nbsp;</a></span>ADC_LCTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_LCTMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x34) Last Channel Trigger Mode Register </p>

</div>
</div>
<a id="a124f275acf34e081bfa0199b54320600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124f275acf34e081bfa0199b54320600">&sect;&nbsp;</a></span>ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="a7fc9be08459dce3f757d37c3c88c958a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc9be08459dce3f757d37c3c88c958a">&sect;&nbsp;</a></span>ADC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x3C) Overrun Status Register </p>

</div>
</div>
<a id="a0f9f7e391691b56bb84f05e11a3ddbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9f7e391691b56bb84f05e11a3ddbc9">&sect;&nbsp;</a></span>ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Adc::ADC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x120) Transfer Control Register </p>

</div>
</div>
<a id="a5ecf49e961e680bd72e592659b74a732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecf49e961e680bd72e592659b74a732">&sect;&nbsp;</a></span>ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x124) Transfer Status Register </p>

</div>
</div>
<a id="a2aef7c7d8d305b378bfd25c2c16604af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aef7c7d8d305b378bfd25c2c16604af">&sect;&nbsp;</a></span>ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x104) Receive Counter Register </p>

</div>
</div>
<a id="ac7f96a68ea7e2c26ebb95043a97d24ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f96a68ea7e2c26ebb95043a97d24ab">&sect;&nbsp;</a></span>ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x114) Receive Next Counter Register </p>

</div>
</div>
<a id="ad939f4abab2deba84443f28c29138390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad939f4abab2deba84443f28c29138390">&sect;&nbsp;</a></span>ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x110) Receive Next Pointer Register </p>

</div>
</div>
<a id="a4a7339b4b30cb5b761a3a1b3f4969bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7339b4b30cb5b761a3a1b3f4969bde">&sect;&nbsp;</a></span>ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x100) Receive Pointer Register </p>

</div>
</div>
<a id="a960e86a6c55d6e67df1229c1a5312e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960e86a6c55d6e67df1229c1a5312e44">&sect;&nbsp;</a></span>ADC_SEQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_SEQR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0x08) Channel Sequence Register 1 </p>

</div>
</div>
<a id="a9e84fbb6323e4e417090abe6ec934290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e84fbb6323e4e417090abe6ec934290">&sect;&nbsp;</a></span>ADC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Adc::ADC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a03e7f9eaa7b6921e35bbd25c57efd046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e7f9eaa7b6921e35bbd25c57efd046">&sect;&nbsp;</a></span>ADC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::ADC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.xhtml" title="Adc hardware registers. ">Adc</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="a8737c766a65a40d2336c5a107677fa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8737c766a65a40d2336c5a107677fa7a">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a101cee08e84b376d9183fca14b6c1ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101cee08e84b376d9183fca14b6c1ad1">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85a284c95338db8e5162c31791d150b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a284c95338db8e5162c31791d150b1">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cd341aeb60ce06d1daedc21550f39ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd341aeb60ce06d1daedc21550f39ce">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved4[29]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40e486219a8a895c98f5de3ccfa3aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e486219a8a895c98f5de3ccfa3aa3f">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fb5e7b04edbd13cc1e2bd9dec21e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fb5e7b04edbd13cc1e2bd9dec21e80">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db17ab44ef24667a7272a2b24121dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db17ab44ef24667a7272a2b24121dff">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Adc::Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2adc_8h_source.xhtml">adc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
