<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_master_transaction Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_master_transaction Class Reference</h1>
<p>Inheritance diagram for class svt_axi_master_transaction:</p>
 <input id="toggle_svt_axi_master_transaction" value="+" onclick=toggleDiv("hdiv_svt_axi_master_transaction","toggle_svt_axi_master_transaction") title="svt_axi_master_transaction class inheritence diagram" type="button"/><div id="hdiv_svt_axi_master_transaction" style="display:none;"><p><center><img src="svt_axi_master_transaction.png" USEMAP="#svt_axi_master_transaction" border="0" alt=""> </center>
</div><map id="svt_axi_master_transaction" name="svt_axi_master_transaction">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="237,5,315,35"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="232,83,320,112"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="217,160,335,189"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="205,237,347,267"/>
<area shape="rect" id="node8" href="class_svt_sequence_item_base.html" title="svt_sequence_item_base" alt="" coords="192,315,360,344"/>
<area shape="rect" id="node10" href="class_svt_sequence_item.html" title="svt_sequence_item" alt="" coords="209,392,343,421"/>
<area shape="rect" id="node12" href="class_svt_axi_transaction.html" title="svt_axi_transaction" alt="" coords="209,469,343,499"/>
<area shape="rect" id="node14" href="class_svt_axi_master_transaction.html" title="svt_axi_master_transaction" alt="" coords="181,547,371,578"/>
<area shape="rect" id="node16" href="class_cust_svt_tlm_gp_to_axi_master_transaction.html" title="cust_svt_tlm_gp_to_axi_master_transaction" alt="" coords="5,627,283,656"/>
<area shape="rect" id="node18" href="class_svt_axi_master_reg_transaction.html" title="svt_axi_master_reg_transaction" alt="" coords="307,627,512,656"/>
</map>
<p><a href="class_svt_axi_master_transaction-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
The master transaction class extends from the AXI transaction base class  svt_axi_transaction. The master transaction class contains the constraints  for master specific members in the base transaction class. At the end of  each transaction, the master VIP component provides object of type  svt_axi_master_transaction from its analysis ports, in active and passive  mode.
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_compare">do_compare</a>&nbsp;(
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs , <a class="ClassLink" href="class_uvm_comparer.html">uvm_comparer</a> comparer   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_copy">do_copy</a>&nbsp;(
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_is_valid">do_is_valid</a>&nbsp;(
bit silent  = 0, int kind  = RELEVANT  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_svt_pa_object_data.html#item_svt_pa_object_data">svt_pa_object_data</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;(
string uid  = "", string typ  = "", string parent_uid  = "", string channel  = ""  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_prop_val">get_prop_val</a>&nbsp;(
string prop_name , ref bit [1023:0]  prop_val , input int array_ix , ref <a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> data_obj   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_new">new</a>&nbsp;(
string name  = "svt_axi_master_transaction", <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> port_cfg_handle  = null  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_post_randomize">post_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_pre_randomize">pre_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;(
bit on_off   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_set_prop_val">set_prop_val</a>&nbsp;(
string prop_name , bit [1023:0]  prop_val , int array_ix   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_svt_post_do_all_do_copy">svt_post_do_all_do_copy</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to   )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_ace_master_transaction_valid_ranges">ace_master_transaction_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi3_4_master_transaction_valid_ranges">axi3_4_master_transaction_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi4_stream_master_transaction_valid_ranges">axi4_stream_master_transaction_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_exclude_master_unimplemented_features">exclude_master_unimplemented_features &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_qvn_master_transaction_valid_ranges">qvn_master_transaction_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_addr_valid_delay">reasonable_addr_valid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_bready_delay">reasonable_bready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_burst_length">reasonable_burst_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_bypass_cache_lookup">reasonable_bypass_cache_lookup &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_cache_type">reasonable_cache_type &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_cache_write_data">reasonable_cache_write_data &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_domain_based_addr_gen">reasonable_domain_based_addr_gen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_equal_block_length">reasonable_equal_block_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_idle_bready_delay">reasonable_idle_bready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_idle_rready_delay">reasonable_idle_rready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_interleave_pattern">reasonable_interleave_pattern &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_no_multi_part_dvm">reasonable_no_multi_part_dvm &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_overlapping_addr_check_constraint">reasonable_overlapping_addr_check_constraint &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_rack_delay">reasonable_rack_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_readonce_writeunique_burst_length">reasonable_readonce_writeunique_burst_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_rready_delay">reasonable_rready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_tvalid_delay">reasonable_tvalid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wack_delay">reasonable_wack_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wvalid_delay">reasonable_wvalid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_zero_delay">zero_delay &nbsp;(&nbsp;)</a></td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_allocate_xml_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_master_transaction::<b>allocate_xml_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Generates an SVT pattern object to represent the properties which are to be  written to FSDB. The pattern is customized to contain only the fields necessary for  the application and tranaction type. 
<p>
 Note:  As a performance enhancement, property values in the pattern are pre-populated when  the pattern is created. This allows the FSDB writer infrastructure to skip the  get_prop_val_via_pattern step. 
<p>
 <p><b>Return values - </b>  An svt_pattern instance containing entries to be written to FSDB
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_allocate_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_master_transaction::<b>do_allocate_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method allocates a pattern containing svt_pattern_data instances for  all of the primitive data fields in the object. The name  is set to the corresponding field name, the value is set  to 0. 
<p>
 <p><b>Return values - </b>  An svt_pattern instance containing entries for all of the data fields.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_compare"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>do_compare</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs , <a class="ClassLink" href="class_uvm_comparer.html">uvm_comparer</a> comparer       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Compares the object with rhs.. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_compare">rhs</a></b> -  Object to be compared against.  <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_compare">comparer</a></b> -  TBD
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_copy"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the copy method to take care of the transaction fields and cleanup the exception xact pointers. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_do_copy">rhs</a></b> -  Source object to be copied.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_transaction.html">uvm_transaction</a> <b>::</b> <a class="ClassLink" href="class_uvm_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_is_valid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>do_is_valid</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit silent  = 0, int kind  = RELEVANT      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Does a basic validation of this transaction object 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_mcd_class_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;svt_axi_master_transaction::<b>get_mcd_class_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Returns the class name for the object used for logging.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_pa_obj_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_svt_pa_object_data.html#item_svt_pa_object_data">svt_pa_object_data</a><br>&nbsp;svt_axi_master_transaction::<b>get_pa_obj_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string uid  = "", string typ  = "", string parent_uid  = "", string channel  = ""      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns PA object which contains the PA header information for XML or FSDB. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_pa_obj_data">uid</a></b> -  Optional string indicating the unique identification value for object. If not   provided uses the '<a class="ClassLink" href="class_svt_axi_transaction.html#item_get_uid">get_uid</a>' method to retrieve the value.   <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_pa_obj_data">typ</a></b> -  Optional string indicating the 'type' of the object. If not provided  uses the type name for the class.  <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_pa_obj_data">parent_uid</a></b> -  Optional string indicating the UID of the object's parent. If not provided  the method assumes there is no parent.  <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_get_pa_obj_data">channel</a></b> -  Optional string indicating an object channel. If not provided  the method assumes there is no channel. 
<p>
 <p><b>Return values - </b>  The requested object block description.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>get_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , ref bit [1023:0]  prop_val , input int array_ix , ref <a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> data_obj       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>read</i> access to public data members of this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_axi_master_transaction", <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> port_cfg_handle  = null      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTUCTOR: Create a new transaction instance, passing the appropriate argument  values to the parent class. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_new">name</a></b> -  Instance name of the transaction
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_master_reg_transaction.html">svt_axi_master_reg_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_master_reg_transaction.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_post_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>post_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
post_randomize does the following  1) Aligns the address to no of Bytes for Exclusive Accesses
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_post_randomize">post_randomize</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_post_randomize">post_randomize</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_pre_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>pre_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
pre_randomize does the following  1) Tests the validity of the configuration  2) calculate the log_2 of master configs data_width 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_pre_randomize">pre_randomize</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_pre_randomize">pre_randomize</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_reasonable_constraint_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_master_transaction::<b>reasonable_constraint_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit on_off       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to turn reasonable constraints on/off as a block.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>set_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , bit [1023:0]  prop_val , int array_ix       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>write</i> access to public data members of this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_svt_post_do_all_do_copy"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>svt_post_do_all_do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the svt_post_do_all_do_copy method to cleanup the exception xact pointers. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_master_transaction.html#item_svt_post_do_all_do_copy">to</a></b> -  Destination class for the copy operation
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_svt_post_do_all_do_copy">svt_post_do_all_do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_ace_master_transaction_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>ace_master_transaction_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Re-organised constraint blocks based on interface type. This will make  it easy to turn-off the constraints based on interface type. It can  result in significant run-time improvement. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint ace_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before burst_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before atomic_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before cache_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before data_user;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before resp_user;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve cache_type before domain_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve barrier_type before coherent_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before domain_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == burst_length; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id is within limits specified by id_width. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable || port_cfg.dvm_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for barrier is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type == READBARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id inside {[port_cfg.barrier_id_min : port_cfg.barrier_id_max]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_user == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(data_user[ix]) data_user[ix] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resp_user == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for dvm is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (coherent_xact_type == DVMMESSAGE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id inside {[port_cfg.dvm_id_min : port_cfg.dvm_id_max]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for normal coherent is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(id inside {[port_cfg.barrier_id_min : port_cfg.barrier_id_max]});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(id inside {[port_cfg.dvm_id_min : port_cfg.dvm_id_max]});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // if (port_cfg.barrier_enable || port_cfg.dvm_enable)   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_complete_delay inside {[port_cfg.min_auto_gen_dvm_complete_delay:port_cfg.max_auto_gen_dvm_complete_delay]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Constraint the data_trace_tag to 1 based on trace_tag value<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.ace_version == svt_axi_port_configuration::ACE_VERSION_2_0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(trace_tag ==1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_trace_tag == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.poison_enable){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;poison.size() == 1;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[0] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type != READCLEAN &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READSHARED &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != CLEANUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length &lt;&lt; burst_size == 2) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[0] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[1:0] == 2'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 8) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[2:0] == 3'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 16) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[3:0] == 4'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 32) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[4:0] == 5'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 64) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[5:0] == 6'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 128) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[6:0] == 7'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // if (atomic_type == EXCLUSIVE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) || ((xact_type == COHERENT) && ((coherent_xact_type == EVICT) || (coherent_xact_type == WRITEBARRIER)))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_before_addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((atomic_type == EXCLUSIVE) && (port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READCLEAN,READSHARED,CLEANUNIQUE,READNOSNOOP,WRITENOSNOOP};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((atomic_type == EXCLUSIVE) && (port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.shareable_exclusive_access_from_acelite_ports_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READNOSNOOP, WRITENOSNOOP, READONCE, WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READNOSNOOP, WRITENOSNOOP};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type == COHERENT &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READNOSNOOP &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITENOSNOOP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(cache_type[3] || cache_type[2]) -&gt; (domain_type != SYSTEMSHAREABLE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!cache_type[1]) -&gt; (domain_type == SYSTEMSHAREABLE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((coherent_xact_type == WRITELINEUNIQUE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT))    {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(wstrb[index])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index]==(1&lt;&lt;(1&lt;&lt;(burst_size)))-1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE           || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READSHARED         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READCLEAN          || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READNOTSHAREDDIRTY || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READUNIQUE         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANUNIQUE        || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEUNIQUE         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUE        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITELINEUNIQUE) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITENOSNOOP) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, SYSTEMSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANINVALID || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEINVALID  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITECLEAN   || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBACK ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEEVICT) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == EVICT) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(barrier_type == MEMORY_BARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type == SYNC_BARRIER) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER ) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(barrier_type == MEMORY_BARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type ==SYNC_BARRIER);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( xact_type == COHERENT &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READSHARED          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READCLEAN           ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READNOTSHAREDDIRTY  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READUNIQUE          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANSHARED         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANINVALID        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANUNIQUE         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEUNIQUE          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEINVALID         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITELINEUNIQUE     ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == EVICT ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEEVICT) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_xact_to_cache_line_size &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_xact_to_cache_line_size &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.update_cache_for_non_coherent_xacts &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (log_base_2_cache_line_size == log_base_2_data_width_in_bytes)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != WRAP;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {1,2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; log_base_2_data_width_in_bytes) == port_cfg.cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (addr == (addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; (addr == (addr &gt;&gt; burst_size) &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READONCE) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITEUNIQUE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITENOSNOOP) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITENOSNOOP) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && (coherent_xact_type == READONCE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(!port_cfg.shareable_exclusive_access_from_acelite_ports_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && (coherent_xact_type == WRITEBACK ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITECLEAN)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length &lt;= 16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + (burst_length &lt;&lt; burst_size) &lt;= <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size) + port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; ((burst_length &lt;&lt; burst_size) &lt;= port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable != 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEBARRIER;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READBARRIER;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable && (xact_type == COHERENT && (coherent_xact_type == READBARRIER ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type ==  INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {4'b0010, 4'b0011};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable != 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != DVMMESSAGE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != DVMCOMPLETE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && (coherent_xact_type == DVMMESSAGE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 4'b0010;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && (coherent_xact_type==DVMMESSAGE) && is_part_of_multipart_dvm_sequence==1'b0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((addr[14:12]==3'b001) || (addr[14:12]==3'b010) || (addr[14:12]==3'b011) || (addr[14:12]==3'b100)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[4:1] == 4'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[1] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[3:2] != 2'b11;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[7] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12] != 3'b110 && addr[5] == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[23:16] == 8'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12] != 3'b110 && addr[6] == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[31:24] == 8'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[14:12] inside {3'b000,3'b001,3'b010,3'b011,3'b100,3'b110};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b000) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b000) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[11:0] inside {12'hA00, 12'hA01, 12'hA11, 12'hA20, 12'hA21, 12'hA31,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'hB00, 12'hB44, 12'hB40, 12'hB41, 12'hB51, 12'hB60, 12'hB61, 12'hB71, 12'hB49, 12'hB59,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'hF00, 12'hF01, 12'hF11,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'h601, 12'h611, 12'h600};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b001) -&gt; {addr[15],addr[11:10],addr[9:8],addr[6],addr[5]}==7'b0000000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b010) -&gt; {addr[15],addr[11:10]}==3'b000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b010) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[9:8],addr[6:5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{5'b10000,5'b10001,5'b10111,5'b11000,5'b11001,5'b11111};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b011) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b011) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{7'b0000000,7'b0011000,7'b1010011,7'b1011100,7'b1011111,7'b1111001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[6] == 0 && (port_cfg.sys_cfg.dvm_version == svt_axi_system_configuration::DVMV8_1 || port_cfg.sys_cfg.dvm_version == svt_axi_system_configuration::DVMV8_1_ONLY)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arvmid == 4'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b100) -&gt; {addr[15],addr[11:10],addr[9:8],addr[6],addr[5],addr[0]}==8'b10000000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b110) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT && coherent_xact_type == DVMCOMPLETE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.cache_line_state_change_type == svt_axi_port_configuration::RECOMMENDED_CACHE_LINE_STATE_CHANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_invalid_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_shared_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.cache_line_state_change_type == svt_axi_port_configuration::LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_invalid_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writeevict_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEEVICT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable == 0) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;associate_barrier==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.dvm_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside { READNOSNOOP,READONCE,CLEANSHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLEANINVALID,MAKEINVALID,READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITEBARRIER };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside { READNOSNOOP,READONCE,CLEANSHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLEANINVALID,MAKEINVALID,READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITEBARRIER, DVMMESSAGE, DVMCOMPLETE };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && coherent_xact_type == CLEANUNIQUE && atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;allocate_in_cache == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;} // if ((port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE) || (port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE))<br>
&nbsp;&nbsp;} // ace_master_transaction_valid_ranges <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi3_4_master_transaction_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>axi3_4_master_transaction_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint axi3_4_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before burst_length;   <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before burst_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length  before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before wvalid_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before rready_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_size before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_size before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve addr_mask before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI3) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == READ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_WRITE_ONLY)     {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {READ,WRITE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!(  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) && (xact_type != DATA_STREAM)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.poison_enable){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;poison.size() == burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.toggle_ready_signals_during_idle_period) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Constrain the array size to 0 if xact_type is not READ<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 2) Constrain the array size to burst length if xact_type is READ<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/   <br>
&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == burst_length; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  Constraints for wstrb <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  1) Constraint the length of the wstrb from 1 to burst_length for write<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  2) Constraining wstrb to enable all the valid bytelanes depending on transfer<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == WRITE || (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (wstrb[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index] inside {[0: ((1 &lt;&lt; (1 &lt;&lt; burst_size)) - 1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type != svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != DATA_STREAM;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* The atomic type is not exclusive when exclusive_access_enable is<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* disabled<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.exclusive_access_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type != EXCLUSIVE;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.locked_access_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type != LOCKED;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Address is within limits specified by addr_width. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr &lt;= max_possible_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_user &lt;= max_possible_user_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.use_separate_rd_wr_chan_id_width == 0) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((xact_type == WRITE) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.write_chan_id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.read_chan_id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Constraint the data_trace_tag to 1 based on trace_tag value<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.ace_version == svt_axi_port_configuration::ACE_VERSION_2_0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(trace_tag ==1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_trace_tag == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  When the burst type is not Fixed, it must be ensured that burst does not<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  exceed 4k range<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(burst_type != FIXED) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_range == (burst_length &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_mask == ( {  64{1'b1}} &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length == 2)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+1));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 4)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+2));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 8)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+3));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 16)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+4));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == (addr & addr_mask);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr & burst_addr_mask) + addr_range - 1 &lt;= max_possible_addr; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[  12-1:0] & burst_addr_mask) &lt;= (  (1 &lt;&lt; 12) - addr_range);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[  12-1:0] & addr_mask) &lt;= (  (1 &lt;&lt; 12) - addr_range);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + addr_range - 1 &lt;= max_possible_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*foreach (wstrb[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (index &lt; burst_length) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index] == wstrb[index] & ((1 &lt;&lt; port_cfg.data_width/8)-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12 &gt; 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_valid_delay inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (wvalid_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_bready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*if (reference_event_for_rready_delay == MANUAL_RREADY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(index == 0) -&gt; rready_delay[index] inside {[- : ]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(index &gt; 0)  -&gt; rready_delay[index] inside {[0:]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[index] inside {[0:]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bready_delay inside {[  0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(data_before_addr) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_first_wvalid_delay == PREV_WRITE_DATA_HANDSHAKE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay == FIRST_WVALID_DATA_BEFORE_ADDR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay != FIRST_DATA_HANDSHAKE_DATA_BEFORE_ADDR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay != FIRST_WVALID_DATA_BEFORE_ADDR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!(  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (random_interleave_array[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[index] inside {[1 : burst_length]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) inside {1,2,4,8,16,32,64,128};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* AXI3 :<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Burst Size must not exceed the data width<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 2) Burst Length for WRAP is inside 2,4,8,16<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 3) Total No. of bytes to be transferred in an exclusive access burst must be a<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*   power of 2.  Max is 128  - Section 6.2.4<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 4) Burst Length For Idle transactions must be from 1 to Max Idles<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 5)<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI3) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == IDLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(cache_type[1] == 0) -&gt; (cache_type[3] == 0);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1001;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(data_user[i])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user[i] &lt;= ((1 &lt;&lt; port_cfg.data_user_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4 || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI_ACE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.axi_interface_type == svt_axi_port_configuration :: ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) &lt;=   (1 &lt;&lt; 12);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == READ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_WRITE_ONLY)     {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {READ,WRITE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == IDLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration :: AXI_ACE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration :: ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) inside {1,2,4,8,16,32,64,128};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.awlen_enable == 0) && (xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((port_cfg.arlen_enable == 0) && (xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {2,4,8,16 };  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_type == FIXED)  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  256]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) || ((xact_type == COHERENT) && ((coherent_xact_type == EVICT) || (coherent_xact_type == WRITEBARRIER)))){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_before_addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awid_enable == 0 )) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arid_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awsize_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arsize_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size ==  log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.awburst_enable == 0) && (xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.arburst_enable == 0) && (xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arcache_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awcache_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.bresp_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp == OKAY;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arprot_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awprot_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arregion_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awregion_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER) <br>
)) && (port_cfg.arqos_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awqos_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1001;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == svt_axi_master_transaction::INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.axi_interface_type != svt_axi_port_configuration ::AXI_ACE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Constraints for data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1) Constrain the length of the data from 1 to burst length<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2) Populate the data array with [burst_size : 0] random data<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*if ((xact_type == WRITE) || (xact_type == READ) || (xact_type == COHERENT)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if () <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;} // axi3_4_master_transaction_valid_ranges <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi4_stream_master_transaction_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>axi4_stream_master_transaction_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint axi4_stream_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tkeep;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tdata;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tuser;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tvalid_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve stream_burst_length before tdata;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve tkeep before tstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == DATA_STREAM;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_burst_length &gt;= 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_burst_length &lt;=   256;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (random_interleave_array[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[index] inside {[1 : stream_burst_length]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tkeep.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tdata.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tstrb.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tuser.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tkeep.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tdata.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tstrb.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tuser.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (tvalid_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;} // axi4_stream_master_transaction_valid_ranges <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_exclude_master_unimplemented_features"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>exclude_master_unimplemented_features</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This constraint insures that unimplemented features are avoided during randomization.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint exclude_master_unimplemented_features {<br>
&nbsp;&nbsp;&nbsp;&nbsp;xact_type != IDLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;interleave_pattern != EQUAL_BLOCK;<br>
&nbsp;&nbsp;&nbsp;&nbsp;start_new_interleave == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_rready_delay != MANUAL_RREADY;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_qvn_master_transaction_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>qvn_master_transaction_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint qvn_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;} // qvn_master_transaction_valid_ranges <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_addr_valid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_addr_valid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_addr_valid_delay {<br>
&nbsp;&nbsp;&nbsp;addr_valid_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_bready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_bready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_bready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bready_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  0 + 1):(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_burst_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_burst_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI3) {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2: (  16 &gt;&gt; 2)] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  16 &gt;&gt; 2)+1:  16] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI4 ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.axi_interface_type == svt_axi_port_configuration ::  ACE_LITE) {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2: (  256 &gt;&gt; 2)] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  256 &gt;&gt; 2)+1:  256] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2:4] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[5:16] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_bypass_cache_lookup"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_bypass_cache_lookup</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_bypass_cache_lookup {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bypass_cache_lookup == 1'b0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_cache_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_cache_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before cache_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI3) {   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {  0,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {  0,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_cache_write_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_cache_write_data</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_cache_write_data {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (cache_write_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data[index] &lt;= (1 &lt;&lt; port_cfg.data_width) - 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_domain_based_addr_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_domain_based_addr_gen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enforces domain based address generation
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_domain_based_addr_gen {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.enable_domain_based_addr_gen &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.nonshareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nonshareable_addr_range_index &lt; port_cfg.nonshareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.innershareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;innershareable_addr_range_index &lt; port_cfg.innershareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.outershareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outershareable_addr_range_index &lt; port_cfg.outershareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == NONSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt; addr inside {[port_cfg.nonshareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.nonshareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == OUTERSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt; addr inside {[port_cfg.outershareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.outershareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == INNERSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt; addr inside {[port_cfg.innershareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.innershareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == SYSTEMSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_WITHIN_NON_SHAREABLE_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt; addr inside {[port_cfg.nonshareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.nonshareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]]} );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // SYSTEMSHAREABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, SYSTEMSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED)  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID)  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEBACK)    ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN)   ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.innershareable_start_addr.size() &gt; 0 && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.outershareable_start_addr.size() &gt; 0 && port_cfg.nonshareable_start_addr.size() &gt; 0 ) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[k]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outershareable_addr_range_index == j && nonshareable_addr_range_index == k) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.nonshareable_start_addr[k]: port_cfg.nonshareable_end_addr[k]] }; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE, NONSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.nonshareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && nonshareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.nonshareable_start_addr[j]: port_cfg.nonshareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, NONSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.nonshareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.innershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == INNERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == OUTERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == NONSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else { // address constraints for coherent shareable transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.innershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == INNERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == OUTERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // coherent shareable transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;}  // DomanBasedAddrGen & COHERENT & !(DVM, BARRIER)<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_equal_block_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_equal_block_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_equal_block_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve interleave_pattern before equal_block_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before equal_block_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (interleave_pattern ==  EQUAL_BLOCK) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length &gt; 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;equal_block_length  inside {[1 : (burst_length &gt;&gt; 1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;equal_block_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_idle_bready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_idle_bready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_idle_bready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_bready_delay[i]) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay[i] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16&gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16&gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_idle_rready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_idle_rready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_idle_rready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_interleave_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_interleave_pattern</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_interleave_pattern {<br>
&nbsp;&nbsp;&nbsp;&nbsp;interleave_pattern == RANDOM_BLOCK;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_no_multi_part_dvm"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_no_multi_part_dvm</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
User needs to swich off this constraint for multi-part dvm operations
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_no_multi_part_dvm {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && coherent_xact_type == DVMMESSAGE) && is_part_of_multipart_dvm_sequence==1'b0) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[0]==1'b0;<br>
&nbsp;&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_overlapping_addr_check_constraint"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_overlapping_addr_check_constraint</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_overlapping_addr_check_constraint {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (!(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == READ) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == WRITE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;check_addr_overlap == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_rack_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_rack_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_rack_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;rack_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_readonce_writeunique_burst_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_readonce_writeunique_burst_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enforces non-cache line size transactions to address the same cacheline  for ACE ports.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_readonce_writeunique_burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + (burst_length &lt;&lt; burst_size) &lt;= <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size) + port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; ((burst_length &lt;&lt; burst_size) &lt;= port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_rready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_rready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_rready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*foreach (rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reference_event_for_rready_delay == MANUAL_RREADY && idx == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-( &gt;&gt; 2):-1] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:( &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-: -(( &gt;&gt; 2)+1)] :/ LONG_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(( &gt;&gt; 2)+1):] :/ LONG_DELAY_wt &gt;&gt; 1<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:( &gt;&gt; 2)] := SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(( &gt;&gt; 2)+1):] := LONG_DELAY_wt &gt;&gt; 1<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_tvalid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_tvalid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_tvalid_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (tvalid_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;} <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wack_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_wack_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wack_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;wack_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wvalid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_wvalid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wvalid_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (wvalid_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_zero_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>zero_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint zero_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.zero_delay_enable == 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_valid_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[idx]) rready_delay[idx] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_rready_delay[idx]) idle_rready_delay[idx] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (wvalid_delay[idx]) wvalid_delay[idx] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bready_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_bready_delay[i]) idle_bready_delay[i] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rack_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wack_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (tvalid_delay[idx]) tvalid_delay[idx] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
