read_verilog top.v
synth -top top
sat -verify -prove-asserts -show-ports -prove b 123456
