#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\PANGOMICRO\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: FLY-TT-G14LAPTOP
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Aug 17 23:28:27 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 7)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 18)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 20)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 23)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ddr_pll_lock} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ddr_pll_lock} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_tx_ctl_0} LOC=F22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 53)] | Port eth_rgmii_tx_ctl_0 has been placed at location F22, whose type is share pin.
Executing : def_port {eth_rgmii_tx_ctl_0} LOC=F22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txc_0} LOC=C20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_rgmii_txc_0} LOC=C20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[0]} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_rgmii_txd_0[0]} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[1]} LOC=E20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 56)] | Port eth_rgmii_txd_0[1] has been placed at location E20, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[1]} LOC=E20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[2]} LOC=E22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 57)] | Port eth_rgmii_txd_0[2] has been placed at location E22, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[2]} LOC=E22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[3]} LOC=F21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 58)] | Port eth_rgmii_txd_0[3] has been placed at location F21, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[3]} LOC=F21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rst_n_0} LOC=F19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 59)] | Port eth_rst_n_0 has been placed at location F19, whose type is share pin.
Executing : def_port {eth_rst_n_0} LOC=F19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {fram0_done} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {fram0_done} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {fram1_done} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {fram1_done} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {fram2_done} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {fram2_done} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {fram3_done} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {fram3_done} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_rst} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hdmi_rst} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 66)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 99)] | Port pix_clk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 102)] | Port r_b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {r_b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 104)] | Port r_b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {r_b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 105)] | Port r_b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {r_b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 109)] | Port r_g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {r_g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 114)] | Port r_g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {r_g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 115)] | Port r_g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {r_g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 116)] | Port r_g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {r_g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 118)] | Port r_r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 123)] | Port r_r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 124)] | Port r_r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 125)] | Port r_r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 142)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 154)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 156)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rx_ctl_0} LOC=B21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rx_ctl_0} LOC=B21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxc_0} LOC=M19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxc_0} LOC=M19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[0]} LOC=B22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[0]} LOC=B22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[1]} LOC=D21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[1]} LOC=D21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[2]} LOC=D22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[2]} LOC=D22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[3]} LOC=F18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 163)] | Port eth_rgmii_rxd_0[3] has been placed at location F18, whose type is share pin.
Executing : def_port {eth_rgmii_rxd_0[3]} LOC=F18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 165)] | Port g_in[1] has been placed at location V17, whose type is share pin.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 166)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 167)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 168)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 169)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 172)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pcie_perst_n} LOC=A19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 173)] | Port pcie_perst_n has been placed at location A19, whose type is share pin.
Executing : def_port {pcie_perst_n} LOC=A19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 174)] | Port pix_clk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ref_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ref_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_board} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/device_map/ddr_test_top.pcf(line number: 184)] | Port rst_board has been placed at location K18, whose type is share pin.
Executing : def_port {rst_board} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0 to IOCKDLY_326_60.
Mapping instance user_pll_cfg/u_pll_e3/goppll to PLL_158_55.
Mapping instance user_pll_video_out/u_pll_e3/goppll to PLL_158_75.
Mapping instance u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 30%.
Wirelength after clock region global placement is 189429.
1st GP placement takes 18.73 sec.

Phase 1.2 Clock placement started.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_118.
Mapping instance clkgate_16/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_119.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_6_314.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_120.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_120.
Mapping instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_326_322.
Mapping instance eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_113.
Mapping instance I_ipsxb_ddr_top/u_clkbufg/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_12/gopclkbufg to USCM_84_115.
Mapping instance clkbufg_14/gopclkbufg to USCM_84_116.
Mapping instance I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_121.
C: Place-2028: GLOBAL_CLOCK: the driver cmos2_pclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_13/gopclkbufg to USCM_84_122.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_15/gopclkbufg to USCM_84_140.
Clock placement takes 1.30 sec.

Pre global placement takes 22.27 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst b_in_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst b_in_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst b_in_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_data_ibuf[0]/opit_1 on IOL_39_5.
Placed fixed group with base inst cmos2_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst cmos2_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst cmos2_data_ibuf[3]/opit_1 on IOL_95_6.
Placed fixed group with base inst cmos2_data_ibuf[4]/opit_1 on IOL_47_5.
Placed fixed group with base inst cmos2_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst cmos2_data_ibuf[6]/opit_1 on IOL_131_6.
Placed fixed group with base inst cmos2_data_ibuf[7]/opit_1 on IOL_131_5.
Placed fixed group with base inst cmos2_href_ibuf/opit_1 on IOL_35_5.
Placed fixed group with base inst cmos2_pclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos2_vsync_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst ddr_pll_lock_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL on IOL_327_362.
Placed fixed group with base inst eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL on IOL_327_269.
Placed fixed group with base inst eth0_gmii_to_rgmii/gtp_outbuft6/opit_1_IOL on IOL_327_294.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL on IOL_327_361.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL on IOL_327_290.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL on IOL_327_289.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL on IOL_327_370.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_tx_data[0].gtp_outbuft1/opit_1_IOL on IOL_327_293.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL on IOL_327_266.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL on IOL_327_265.
Placed fixed group with base inst eth0_gmii_to_rgmii/rgmii_tx_data[3].gtp_outbuft1/opit_1_IOL on IOL_327_270.
Placed fixed group with base inst eth_rgmii_rxc_0_ibuf/opit_1 on IOL_327_217.
Placed fixed group with base inst eth_rst_n_0_obuf/opit_1 on IOL_327_369.
Placed fixed group with base inst fram0_done_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst fram1_done_obuf/opit_1 on IOL_67_373.
Placed fixed group with base inst fram2_done_obuf/opit_1 on IOL_47_374.
Placed fixed group with base inst fram3_done_obuf/opit_1 on IOL_47_373.
Placed fixed group with base inst g_in_ibuf[0]/opit_1 on IOL_223_6.
Placed fixed group with base inst g_in_ibuf[1]/opit_1 on IOL_319_6.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst hdmi_rst_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst pcie_perst_n_ibuf/opit_1 on IOL_315_373.
Placed fixed group with base inst pix_clk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst pix_clk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst r_b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst r_b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst r_b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst r_b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst r_b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst r_b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst r_b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst r_de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst r_g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst r_g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst r_g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst r_g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst r_g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst r_g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst r_g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst r_g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst r_hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst r_in_ibuf[0]/opit_1 on IOL_191_6.
Placed fixed group with base inst r_in_ibuf[1]/opit_1 on IOL_191_5.
Placed fixed group with base inst r_in_ibuf[2]/opit_1 on IOL_291_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst r_vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed group with base inst ref_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst rst_board_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst user_hdmi_ctrl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst user_hdmi_ctrl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance I_ipsxb_ddr_top/u_clkbufg/gopclkbufg on USCM_84_114.
Placed fixed instance I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg on USCM_84_117.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_121.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_119.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_120.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_13/gopclkbufg on USCM_84_122.
Placed fixed instance clkbufg_14/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_15/gopclkbufg on USCM_84_140.
Placed fixed instance clkgate_16/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_326_322.
Placed fixed instance cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_108.
Placed fixed instance eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0 on IOCKDLY_326_60.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance user_pll_cfg/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance user_pll_video_out/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance eth0_gmii_to_rgmii/clk_dll/gopdll(gopDLL) on DLL_327_62, and placed eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0(gopCLKDELAY) on IOCKDLY_326_60.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance I_ipsxb_ddr_top/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.08 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3927.
	9 iterations finished.
	Final slack -791.
Super clustering done.
Design Utilization : 30%.
2nd GP placement takes 18.12 sec.

Wirelength after global placement is 201825.
Global placement takes 18.23 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 219837.
Macro cell placement takes 0.09 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3927.
	9 iterations finished.
	Final slack -791.
Super clustering done.
Design Utilization : 30%.
3rd GP placement takes 10.89 sec.

Wirelength after post global placement is 204914.
Post global placement takes 11.00 sec.

Phase 4 Legalization started.
The average distance in LP is 1.298261.
Wirelength after legalization is 239097.
Legalization takes 2.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 711.
Replication placement takes 1.05 sec.

Wirelength after replication placement is 239097.
Phase 5.2 DP placement started.
Legalized cost 711.000000.
The detailed placement ends at 1th iteration.
DP placement takes 1.27 sec.

Wirelength after detailed placement is 239174.
Timing-driven detailed placement takes 2.33 sec.

Worst slack is 1569, TNS after placement is 0.
Placement done.
Total placement takes 61.70 sec.
Finished placement. (CPU time elapsed 0h:01m:01s)

Routing started.
Building routing graph takes 2.64 sec.
Worst slack is 1569, TNS before global route is 0.
Processing design graph takes 1.47 sec.
Total memory for routing:
	129.503981 M.
Total nets for routing : 24643.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 72 nets, it takes 0.05 sec.
Unrouted nets 101 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 74 at the end of iteration 2.
Unrouted nets 64 at the end of iteration 3.
Unrouted nets 49 at the end of iteration 4.
Unrouted nets 35 at the end of iteration 5.
Unrouted nets 33 at the end of iteration 6.
Unrouted nets 27 at the end of iteration 7.
Unrouted nets 25 at the end of iteration 8.
Unrouted nets 27 at the end of iteration 9.
Unrouted nets 21 at the end of iteration 10.
Unrouted nets 20 at the end of iteration 11.
Unrouted nets 18 at the end of iteration 12.
Unrouted nets 16 at the end of iteration 13.
Unrouted nets 16 at the end of iteration 14.
Unrouted nets 16 at the end of iteration 15.
Unrouted nets 17 at the end of iteration 16.
Unrouted nets 16 at the end of iteration 17.
Unrouted nets 14 at the end of iteration 18.
Unrouted nets 14 at the end of iteration 19.
Unrouted nets 13 at the end of iteration 20.
Unrouted nets 9 at the end of iteration 21.
Unrouted nets 8 at the end of iteration 22.
Unrouted nets 8 at the end of iteration 23.
Unrouted nets 8 at the end of iteration 24.
Unrouted nets 8 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 8 at the end of iteration 27.
Unrouted nets 7 at the end of iteration 28.
Unrouted nets 6 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 5 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 2 at the end of iteration 59.
Unrouted nets 2 at the end of iteration 60.
Unrouted nets 2 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 2 at the end of iteration 64.
Unrouted nets 2 at the end of iteration 65.
Unrouted nets 2 at the end of iteration 66.
Unrouted nets 2 at the end of iteration 67.
Unrouted nets 2 at the end of iteration 68.
Unrouted nets 2 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 2 at the end of iteration 71.
Unrouted nets 3 at the end of iteration 72.
Unrouted nets 2 at the end of iteration 73.
Unrouted nets 2 at the end of iteration 74.
Unrouted nets 2 at the end of iteration 75.
Unrouted nets 2 at the end of iteration 76.
Unrouted nets 2 at the end of iteration 77.
Unrouted nets 2 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 2 at the end of iteration 81.
Unrouted nets 2 at the end of iteration 82.
Unrouted nets 2 at the end of iteration 83.
Unrouted nets 2 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 2 at the end of iteration 87.
Unrouted nets 2 at the end of iteration 88.
Unrouted nets 2 at the end of iteration 89.
Unrouted nets 2 at the end of iteration 90.
Unrouted nets 2 at the end of iteration 91.
Unrouted nets 2 at the end of iteration 92.
Unrouted nets 2 at the end of iteration 93.
Unrouted nets 2 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 2 at the end of iteration 96.
Unrouted nets 2 at the end of iteration 97.
Unrouted nets 2 at the end of iteration 98.
Unrouted nets 2 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 3 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 2 at the end of iteration 106.
Unrouted nets 2 at the end of iteration 107.
Unrouted nets 2 at the end of iteration 108.
Unrouted nets 2 at the end of iteration 109.
Unrouted nets 2 at the end of iteration 110.
Unrouted nets 2 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 2 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 2 at the end of iteration 115.
Unrouted nets 2 at the end of iteration 116.
Unrouted nets 2 at the end of iteration 117.
Unrouted nets 2 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 2 at the end of iteration 120.
Unrouted nets 2 at the end of iteration 121.
Unrouted nets 2 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 0 at the end of iteration 173.
Global Routing step 2 processed 316 nets, it takes 6.36 sec.
Unrouted nets 390 at the end of iteration 0.
Unrouted nets 218 at the end of iteration 1.
Unrouted nets 132 at the end of iteration 2.
Unrouted nets 83 at the end of iteration 3.
Unrouted nets 53 at the end of iteration 4.
Unrouted nets 40 at the end of iteration 5.
Unrouted nets 34 at the end of iteration 6.
Unrouted nets 27 at the end of iteration 7.
Unrouted nets 19 at the end of iteration 8.
Unrouted nets 16 at the end of iteration 9.
Unrouted nets 20 at the end of iteration 10.
Unrouted nets 17 at the end of iteration 11.
Unrouted nets 13 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 10 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 0 at the end of iteration 20.
Global Routing step 3 processed 763 nets, it takes 6.56 sec.
Global routing takes 13.02 sec.
Total 27660 subnets.
    forward max bucket size 37351 , backward 3336.
        Unrouted nets 18670 at the end of iteration 0.
    route iteration 0, CPU time elapsed 9.359375 sec.
    forward max bucket size 32416 , backward 2910.
        Unrouted nets 15171 at the end of iteration 1.
    route iteration 1, CPU time elapsed 7.671875 sec.
    forward max bucket size 32364 , backward 3193.
        Unrouted nets 12205 at the end of iteration 2.
    route iteration 2, CPU time elapsed 6.109375 sec.
    forward max bucket size 6297 , backward 3884.
        Unrouted nets 10279 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.296875 sec.
    forward max bucket size 3259 , backward 3213.
        Unrouted nets 8476 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.312500 sec.
    forward max bucket size 3400 , backward 3081.
        Unrouted nets 7126 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.718750 sec.
    forward max bucket size 2280 , backward 2364.
        Unrouted nets 6167 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.265625 sec.
    forward max bucket size 3395 , backward 2703.
        Unrouted nets 5002 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.078125 sec.
    forward max bucket size 1122 , backward 1137.
        Unrouted nets 4098 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.390625 sec.
    forward max bucket size 1911 , backward 3141.
        Unrouted nets 3172 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.046875 sec.
    forward max bucket size 1099 , backward 1271.
        Unrouted nets 2557 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.890625 sec.
    forward max bucket size 1368 , backward 1259.
        Unrouted nets 2001 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.750000 sec.
    forward max bucket size 832 , backward 909.
        Unrouted nets 1612 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.578125 sec.
    forward max bucket size 528 , backward 460.
        Unrouted nets 1345 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.515625 sec.
    forward max bucket size 2991 , backward 1861.
        Unrouted nets 1092 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.703125 sec.
    forward max bucket size 2657 , backward 2862.
        Unrouted nets 871 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.390625 sec.
    forward max bucket size 1601 , backward 393.
        Unrouted nets 740 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.328125 sec.
    forward max bucket size 1436 , backward 260.
        Unrouted nets 596 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.265625 sec.
    forward max bucket size 2988 , backward 1774.
        Unrouted nets 457 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.437500 sec.
    forward max bucket size 2987 , backward 755.
        Unrouted nets 355 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.421875 sec.
    forward max bucket size 462 , backward 936.
        Unrouted nets 300 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.203125 sec.
    forward max bucket size 265 , backward 1315.
        Unrouted nets 254 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.156250 sec.
    forward max bucket size 219 , backward 380.
        Unrouted nets 184 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.171875 sec.
    forward max bucket size 386 , backward 346.
        Unrouted nets 136 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.140625 sec.
    forward max bucket size 317 , backward 344.
        Unrouted nets 106 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.125000 sec.
    forward max bucket size 242 , backward 446.
        Unrouted nets 96 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.125000 sec.
    forward max bucket size 269 , backward 475.
        Unrouted nets 86 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.125000 sec.
    forward max bucket size 352 , backward 457.
        Unrouted nets 68 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.125000 sec.
    forward max bucket size 64 , backward 229.
        Unrouted nets 38 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.109375 sec.
    forward max bucket size 196 , backward 496.
        Unrouted nets 24 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.109375 sec.
    forward max bucket size 88 , backward 154.
        Unrouted nets 20 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.109375 sec.
    forward max bucket size 175 , backward 149.
        Unrouted nets 19 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.093750 sec.
    forward max bucket size 61 , backward 31.
        Unrouted nets 22 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.109375 sec.
    forward max bucket size 48 , backward 102.
        Unrouted nets 23 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.093750 sec.
    forward max bucket size 61 , backward 67.
        Unrouted nets 25 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.093750 sec.
    forward max bucket size 190 , backward 38.
        Unrouted nets 22 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.109375 sec.
    forward max bucket size 236 , backward 79.
        Unrouted nets 17 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.109375 sec.
    forward max bucket size 293 , backward 60.
        Unrouted nets 24 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.093750 sec.
    forward max bucket size 305 , backward 118.
        Unrouted nets 20 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.093750 sec.
    forward max bucket size 345 , backward 476.
        Unrouted nets 21 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.109375 sec.
    forward max bucket size 306 , backward 192.
        Unrouted nets 11 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.093750 sec.
    forward max bucket size 73 , backward 53.
        Unrouted nets 14 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.109375 sec.
    forward max bucket size 22 , backward 29.
        Unrouted nets 10 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.109375 sec.
    forward max bucket size 50 , backward 227.
        Unrouted nets 10 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.109375 sec.
    forward max bucket size 55 , backward 324.
        Unrouted nets 14 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.109375 sec.
    forward max bucket size 47 , backward 320.
        Unrouted nets 14 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.093750 sec.
    forward max bucket size 81 , backward 32.
        Unrouted nets 6 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.109375 sec.
    forward max bucket size 126 , backward 77.
        Unrouted nets 6 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.109375 sec.
    forward max bucket size 48 , backward 74.
        Unrouted nets 5 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.109375 sec.
    forward max bucket size 26 , backward 18.
        Unrouted nets 6 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.109375 sec.
    forward max bucket size 27 , backward 16.
        Unrouted nets 0 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.093750 sec.
Detailed routing takes 50 iterations
C: Route-2036: The clock path from eth_rgmii_rxc_0_ibuf/opit_1:OUT to eth0_gmii_to_rgmii/clk_dll/gopdll:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_15/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from cmos2_pclk_ibuf/opit_1:OUT to clkbufg_13/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to coms1_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from ref_clk_ibuf/opit_1:OUT to u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst:CFG_CLK is routed by SRB.
Detailed routing takes 53.39 sec.
Start fix hold violation.
Build tmp routing results takes 0.31 sec.
Timing analysis takes 2.36 sec.
C: Route-2015: Hold violation is 5681 ps over the critical value of 5000 ps, beyond the critical value will not be repaired.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 4.39 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 2.17 sec.
Used SRB routing arc is 220458.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 78.56 sec.
W: Timing-4105: The worst slack of endpoint cmos2_8_16bit/pdata_out2[1]/opit_0/D of clock cmos2_pclk_16bit is -5443ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 115 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 2438     | 6450          | 38                 
|   FF                     | 6632     | 38700         | 18                 
|   LUT                    | 7644     | 25800         | 30                 
|   LUT-FF pairs           | 3173     | 25800         | 13                 
| Use of CLMS              | 1556     | 4250          | 37                 
|   FF                     | 3945     | 25500         | 16                 
|   LUT                    | 4863     | 17000         | 29                 
|   LUT-FF pairs           | 1887     | 17000         | 12                 
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 2        | 10            | 20                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 130      | 134           | 98                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1405     | 6672          | 22                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 182      | 296           | 62                 
|   IOBD                   | 30       | 64            | 47                 
|   IOBR_LR                | 4        | 7             | 58                 
|   IOBR_TB                | 4        | 8             | 50                 
|   IOBS_LR                | 115      | 161           | 72                 
|   IOBS_TB                | 29       | 56            | 52                 
| Use of IOCKDIV           | 3        | 20            | 15                 
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 6        | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 182      | 400           | 46                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 1        | 1             | 100                
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 4        | 5             | 80                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 17       | 30            | 57                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:18s)
Design 'test_ddr' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:02m:46s)
Action pnr: Real time elapsed is 0h:2m:51s
Action pnr: CPU time elapsed is 0h:2m:48s
Action pnr: Process CPU time elapsed is 0h:2m:48s
Current time: Thu Aug 17 23:31:16 2023
Action pnr: Peak memory pool usage is 1,586 MB
