                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP2 for linux64 - Aug 31, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set top_module fullchip
fullchip
set uname $tcl_platform(user)
sparanjpay
set rtlPath "/home/linux/ieng6/ee260bwi25/$uname/ECE260B_Project/dual_core/rtl/verilog"
/home/linux/ieng6/ee260bwi25/sparanjpay/ECE260B_Project/dual_core/rtl/verilog
# Target library
set target_library {/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db} 
/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db
set link_library $target_library
/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db
set symbol_library {}
set wire_load_mode enclosed
enclosed
set timing_use_enhanced_capacitance_modeling true
true
set search_path [concat $rtlPath $search_path]
/home/linux/ieng6/ee260bwi25/sparanjpay/ECE260B_Project/dual_core/rtl/verilog . /software/nonrdist64/dc-2015.06-64/libraries/syn /software/nonrdist64/dc-2015.06-64/minpower/syn /software/nonrdist64/dc-2015.06-64/dw/syn_ver /software/nonrdist64/dc-2015.06-64/dw/sim_ver
set link_library [concat * $link_library ]
* /home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db
set synthetic_library {}
set link_path [concat  $link_library $synthetic_library]
* /home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db
set dont_use_cells 1
1
set dont_use_cell_list ""
remove_design -all
1
if {[file exists template]} {
	exec rm -rf template
}
exec mkdir template
if {![file exists log]} {
    exec mkdir log
}
if {![file exists gate]} {
	exec mkdir gate
}
sh date
Thu Mar 20 14:50:22 PDT 2025
sh echo hostname
hostname
sh echo uptime
uptime
#Compiler directives
set compile_effort   "high"
high
set compile_no_new_cells_at_top_level false
false
set hdlin_enable_vpp true
Information: Variable 'hdlin_enable_vpp' is obsolete and is being ignored. (INFO-100)
true
set hdlin_auto_save_templates false
false
set hdlin_ff_always_sync_set_reset true
true
define_design_lib WORK -path .template
1
set verilogout_single_bit false
false
set verilogout_show_unconnected_pins true
true
# read RTL
analyze -format verilog -lib WORK fullchip.v
Running PRESTO HDLC
Compiling source file /home/linux/ieng6/ee260bwi25/sparanjpay/ECE260B_Project/dual_core/rtl/verilog/fullchip.v
Presto compilation completed successfully.
Loading db file '/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db'
1
elaborate $top_module -lib WORK -update
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/gtech.db'
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/standard.sldb'
  Loading link library 'tcbn65gplustc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fullchip'.
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
current_design $top_module
Current design is 'fullchip'.
{fullchip}
# Link Design
link

  Linking design 'fullchip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fullchip                    /home/linux/ieng6/ee260bwi25/sparanjpay/ECE260B_Project/dual_core/synth/synth_fullchip_without_core/fullchip.db
  tcbn65gplustc (library)     /home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db

Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'core' in 'fullchip'. (LINK-5)
Warning: Unable to resolve reference 'async_fifo' in 'fullchip'. (LINK-5)
0
# Default SDC Constraints
read_sdc ${top_module}.sdc

Reading SDC version 2.0...
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Invalid delay direction for port 'out[319]'. (UID-254)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Invalid delay direction for port 'mem_in[127]'. (UID-254)
1
propagate_constraints
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
current_design $top_module
Current design is 'fullchip'.
{fullchip}
set_cost_priority {max_transition max_fanout max_delay max_capacitance}
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_hold [all_clocks]
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_driving_cell -lib_cell BUFFD8 -pin Z [all_inputs]
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
#set_load [get_attribute "$target_library/BUFFD8/A" fanout_load] [all_outputs]
foreach_in_collection p [all_outputs] {
	set_load 0.050 $p
}
#More compiler directives
set compile_effort   "high"
high
set_app_var ungroup_keep_original_design true
true
set_register_merging [get_designs $top_module] false
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set compile_seqmap_propagate_constants false
false
set compile_seqmap_propagate_high_effort false
false
# More constraints and setup before compile
foreach_in_collection design [ get_designs "*" ] {
	current_design $design
	#feedthrough / outputs / constants
	set_fix_multiple_port_nets -all
}
Current design is 'fullchip'.
current_design $top_module
Current design is 'fullchip'.
{fullchip}
# Compile
# Source user compile options
# below command maintains RTL hierarchy
compile_ultra -no_autoungroup -timing_high_effort_script -exact_map
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.2 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.2 |     *     |
============================================================================


Information: There are 174 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fullchip'

Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'core' in 'fullchip'. (LINK-5)
Warning: Unable to resolve reference 'async_fifo' in 'fullchip'. (LINK-5)
Loaded alib file './alib-52/tcbn65gplustc.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fullchip'
Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'core' in 'fullchip'. (LINK-5)
Warning: Unable to resolve reference 'async_fifo' in 'fullchip'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIEL' in the library 'tcbn65gplustc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEH' in the library 'tcbn65gplustc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05       0.0      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'core' in 'fullchip'. (LINK-5)
Warning: Unable to resolve reference 'async_fifo' in 'fullchip'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# Write Out Design - Hierarchical
current_design $top_module
Current design is 'fullchip'.
{fullchip}
change_names -rules verilog -hierarchy
Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=8". (HDL-193)
Warning: Cannot find the design 'core' in the library 'WORK'. (LBR-1)
Information: Building the design 'async_fifo'. (HDL-193)
Warning: Cannot find the design 'async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'core' in 'fullchip'. (LINK-5)
Warning: Unable to resolve reference 'async_fifo' in 'fullchip'. (LINK-5)
1
write -format verilog -hier -output [format "%s%s" $top_module .out.v]
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/linux/ieng6/ee260bwi25/sparanjpay/ECE260B_Project/dual_core/synth/synth_fullchip_without_core/fullchip.out.v'.
1
# Write Reports
redirect [format "%s%s" log/ $top_module _area.rep] { report_area }
# FIXME create a separate reference report to avoid appending issues
redirect [format "%s%s" log/ $top_module _reference.rep] { report_reference }
#redirect -append [format "%s%s%s" log/ $top_module _area.rep] { report_reference }
redirect [format "%s%s" log/ $top_module _area.rep] { report_area }
redirect [format "%s%s%s" log/ $top_module _power.rep] { report_power }
redirect [format "%s%s%s" log/ $top_module _timing.rep]   { report_timing -path full -max_paths 100 -nets -transition_time -capacitance -significant_digits 3 -nosplit}
set inFile  [open log/$top_module\_area.rep]
Error: couldn't open "log/fullchip_area.rep": no such file or directory
	Use error_info for more info. (CMD-013)
while { [gets $inFile line]>=0 } {
    if { [regexp {Total cell area:} $line] } {
        set AREA [lindex $line 3]
    }
}
Error: can't read "inFile": no such variable
	Use error_info for more info. (CMD-013)
close $inFile
Error: can't read "inFile": no such variable
	Use error_info for more info. (CMD-013)
set inFile  [open log/$top_module\_power.rep]
file12
while { [gets $inFile line]>=0 } {
    if { [regexp {Total Dynamic Power} $line] } {
        set PWR [lindex $line 4]
    } elseif { [regexp {Cell Leakage Power} $line] } {  
        set LEAK [lindex $line 4] 
    }
}
close $inFile
set unmapped_designs [get_designs -filter "is_unmapped == true" $top_module]
Warning: Design 'fullchip' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
if {  [sizeof_collection $unmapped_designs] != 0 } {
	echo "****************************************************"
	echo "* ERROR!!!! Compile finished with unmapped logic.  *"
	echo "****************************************************"
}
# Done
sh date
Thu Mar 20 14:50:32 PDT 2025
sh uptime
 14:50:32 up 92 days,  2:10, 12 users,  load average: 4.31, 3.19, 2.76
# Done
echo "run.scr completed successfully"
run.scr completed successfully
dc_shell> 
Information: Interrupting current command. (INT-2)
Information: One more interrupt will exit process. (INT-3)
Information: Process terminated by interrupt. (INT-4)
