{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665975332373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665975332378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 15:55:32 2022 " "Processing started: Mon Oct 17 15:55:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665975332378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975332378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975332379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665975340294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665975340294 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "assign2_system.qsys " "Elaborating Platform Designer system entity \"assign2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975349157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Loading Qsys/assign2_system.qsys " "2022.10.17.15:55:52 Progress: Loading Qsys/assign2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Reading input file " "2022.10.17.15:55:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Adding alt_vip_cl_2dfir_0 \[alt_vip_cl_2dfir 18.1\] " "2022.10.17.15:55:52 Progress: Adding alt_vip_cl_2dfir_0 \[alt_vip_cl_2dfir 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Parameterizing module alt_vip_cl_2dfir_0 " "2022.10.17.15:55:52 Progress: Parameterizing module alt_vip_cl_2dfir_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\] " "2022.10.17.15:55:52 Progress: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Parameterizing module alt_vip_cl_tpg_0 " "2022.10.17.15:55:52 Progress: Parameterizing module alt_vip_cl_tpg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:52 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.10.17.15:55:52 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975352653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module clk_0 " "2022.10.17.15:55:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.10.17.15:55:53 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module cpu " "2022.10.17.15:55:53 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.10.17.15:55:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module jtag_uart " "2022.10.17.15:55:53 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.10.17.15:55:53 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module keys " "2022.10.17.15:55:53 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.10.17.15:55:53 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module lcd " "2022.10.17.15:55:53 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding leds_green \[altera_avalon_pio 18.1\] " "2022.10.17.15:55:53 Progress: Adding leds_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module leds_green " "2022.10.17.15:55:53 Progress: Parameterizing module leds_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding leds_red \[altera_avalon_pio 18.1\] " "2022.10.17.15:55:53 Progress: Adding leds_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module leds_red " "2022.10.17.15:55:53 Progress: Parameterizing module leds_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.10.17.15:55:53 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module onchip_mem " "2022.10.17.15:55:53 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.10.17.15:55:53 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module sdram " "2022.10.17.15:55:53 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.10.17.15:55:53 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module switches " "2022.10.17.15:55:53 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.10.17.15:55:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module sys_sdram_pll_0 " "2022.10.17.15:55:53 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.10.17.15:55:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module timer_0 " "2022.10.17.15:55:53 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.10.17.15:55:53 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module timer_1 " "2022.10.17.15:55:53 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.10.17.15:55:53 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module uart " "2022.10.17.15:55:53 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2022.10.17.15:55:53 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module video_dual_clock_buffer_0 " "2022.10.17.15:55:53 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2022.10.17.15:55:53 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Parameterizing module video_pll_0 " "2022.10.17.15:55:53 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:53 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\] " "2022.10.17.15:55:53 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975353965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Parameterizing module video_rgb_resampler_0 " "2022.10.17.15:55:54 Progress: Parameterizing module video_rgb_resampler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2022.10.17.15:55:54 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Parameterizing module video_vga_controller_0 " "2022.10.17.15:55:54 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Building connections " "2022.10.17.15:55:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Parameterizing connections " "2022.10.17.15:55:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:54 Progress: Validating " "2022.10.17.15:55:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975354324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.17.15:55:55 Progress: Done reading input file " "2022.10.17.15:55:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975355765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel " "Assign2_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Assign2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Assign2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Assign2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Assign2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Assign2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.sys_sdram_pll_0: Refclk Freq: 50.0 " "Assign2_system.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes) " "Assign2_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Assign2_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system.alt_vip_cl_2dfir_0.dout/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Assign2_system.alt_vip_cl_2dfir_0.dout/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975356617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system: Generating assign2_system \"assign2_system\" for QUARTUS_SYNTH " "Assign2_system: Generating assign2_system \"assign2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975357769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975360795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_2dfir_0: \"assign2_system\" instantiated alt_vip_cl_2dfir \"alt_vip_cl_2dfir_0\" " "Alt_vip_cl_2dfir_0: \"assign2_system\" instantiated alt_vip_cl_2dfir \"alt_vip_cl_2dfir_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_tpg_0: \"assign2_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\" " "Alt_vip_cl_tpg_0: \"assign2_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"assign2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"assign2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'assign2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'assign2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=assign2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0002_jtag_uart_gen//assign2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=assign2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0002_jtag_uart_gen//assign2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'assign2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'assign2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"assign2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"assign2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'assign2_system_keys' " "Keys: Starting RTL generation for module 'assign2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0003_keys_gen//assign2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0003_keys_gen//assign2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975363877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'assign2_system_keys' " "Keys: Done RTL generation for module 'assign2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"assign2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"assign2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'assign2_system_lcd' " "Lcd: Starting RTL generation for module 'assign2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=assign2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0004_lcd_gen//assign2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=assign2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0004_lcd_gen//assign2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'assign2_system_lcd' " "Lcd: Done RTL generation for module 'assign2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"assign2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"assign2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Starting RTL generation for module 'assign2_system_leds_green' " "Leds_green: Starting RTL generation for module 'assign2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0005_leds_green_gen//assign2_system_leds_green_component_configuration.pl  --do_build_sim=0  \] " "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0005_leds_green_gen//assign2_system_leds_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Done RTL generation for module 'assign2_system_leds_green' " "Leds_green: Done RTL generation for module 'assign2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: \"assign2_system\" instantiated altera_avalon_pio \"leds_green\" " "Leds_green: \"assign2_system\" instantiated altera_avalon_pio \"leds_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Starting RTL generation for module 'assign2_system_leds_red' " "Leds_red: Starting RTL generation for module 'assign2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0006_leds_red_gen//assign2_system_leds_red_component_configuration.pl  --do_build_sim=0  \] " "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0006_leds_red_gen//assign2_system_leds_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Done RTL generation for module 'assign2_system_leds_red' " "Leds_red: Done RTL generation for module 'assign2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: \"assign2_system\" instantiated altera_avalon_pio \"leds_red\" " "Leds_red: \"assign2_system\" instantiated altera_avalon_pio \"leds_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'assign2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'assign2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=assign2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0007_onchip_mem_gen//assign2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=assign2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0007_onchip_mem_gen//assign2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'assign2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'assign2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"assign2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"assign2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'assign2_system_sdram' " "Sdram: Starting RTL generation for module 'assign2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=assign2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0008_sdram_gen//assign2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=assign2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0008_sdram_gen//assign2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975364907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'assign2_system_sdram' " "Sdram: Done RTL generation for module 'assign2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"assign2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"assign2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'assign2_system_switches' " "Switches: Starting RTL generation for module 'assign2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0009_switches_gen//assign2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0009_switches_gen//assign2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'assign2_system_switches' " "Switches: Done RTL generation for module 'assign2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"assign2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"assign2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"assign2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"assign2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'assign2_system_timer_0' " "Timer_0: Starting RTL generation for module 'assign2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=assign2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0010_timer_0_gen//assign2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=assign2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0010_timer_0_gen//assign2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'assign2_system_timer_0' " "Timer_0: Done RTL generation for module 'assign2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"assign2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"assign2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'assign2_system_uart' " "Uart: Starting RTL generation for module 'assign2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=assign2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0011_uart_gen//assign2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=assign2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0011_uart_gen//assign2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975365805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'assign2_system_uart' " "Uart: Done RTL generation for module 'assign2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"assign2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"assign2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"assign2_system\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"assign2_system\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"assign2_system\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"assign2_system\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler " "Video_rgb_resampler_0: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_rgb_resampler_0: \"assign2_system\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\" " "Video_rgb_resampler_0: \"assign2_system\" instantiated altera_up_avalon_video_rgb_resampler \"video_rgb_resampler_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"assign2_system\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"assign2_system\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975366423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975368850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975368950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975369971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975370073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975370174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"assign2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"assign2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975371828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"assign2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"assign2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975371845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"assign2_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"assign2_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"assign2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"assign2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_in_resp: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_input_bridge_resp \"video_in_resp\" " "Video_in_resp: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_input_bridge_resp \"video_in_resp\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_out: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_output_bridge \"video_out\" " "Video_out: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Line_buffer: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_line_buffer \"line_buffer\" " "Line_buffer: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_line_buffer \"line_buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alg_core: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_fir_alg_core \"alg_core\" " "Alg_core: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_fir_alg_core \"alg_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Scheduler: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_fir_scheduler \"scheduler\" " "Scheduler: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_fir_scheduler \"scheduler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_gb: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_guard_bands_alg_core \"out_gb\" " "Out_gb: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_guard_bands_alg_core \"out_gb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_in_cmd: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_input_bridge_cmd \"video_in_cmd\" " "Video_in_cmd: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_video_input_bridge_cmd \"video_in_cmd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Input_demux: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_packet_demux \"input_demux\" " "Input_demux: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_packet_demux \"input_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_bps_conv: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_bps_converter \"user_bps_conv\" " "User_bps_conv: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_bps_converter \"user_bps_conv\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Output_mux: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_packet_mux \"output_mux\" " "Output_mux: \"alt_vip_cl_2dfir_0\" instantiated alt_vip_packet_mux \"output_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\" " "Scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\" " "Core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'assign2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'assign2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=assign2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0029_cpu_gen//assign2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=assign2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9282_5346709749205755953.dir/0029_cpu_gen//assign2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975372892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*) Starting Nios II generation " "Cpu: # 2022.10.17 15:56:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*)   Checking for plaintext license. " "Cpu: # 2022.10.17 15:56:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.10.17 15:56:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.10.17 15:56:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*)   Plaintext license not found. " "Cpu: # 2022.10.17 15:56:13 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:13 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.10.17 15:56:13 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.10.17 15:56:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.10.17 15:56:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.10.17 15:56:14 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.10.17 15:56:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)   Creating all objects for CPU " "Cpu: # 2022.10.17 15:56:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)     Testbench " "Cpu: # 2022.10.17 15:56:14 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)     Instruction decoding " "Cpu: # 2022.10.17 15:56:14 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)       Instruction fields " "Cpu: # 2022.10.17 15:56:14 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)       Instruction decodes " "Cpu: # 2022.10.17 15:56:14 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.10.17 15:56:14 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:14 (*)       Instruction controls " "Cpu: # 2022.10.17 15:56:14 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:15 (*)     Pipeline frontend " "Cpu: # 2022.10.17 15:56:15 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:15 (*)     Pipeline backend " "Cpu: # 2022.10.17 15:56:15 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:16 (*)   Generating RTL from CPU objects " "Cpu: # 2022.10.17 15:56:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:18 (*)   Creating encrypted RTL " "Cpu: # 2022.10.17 15:56:18 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.10.17 15:56:18 (*) Done Nios II generation " "Cpu: # 2022.10.17 15:56:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'assign2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'assign2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975378989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_012\" " "Avalon_st_adapter_012: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_012\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_012\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Assign2_system: Done \"assign2_system\" with 64 modules, 137 files " "Assign2_system: Done \"assign2_system\" with 64 modules, 137 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975379909 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "assign2_system.qsys " "Finished elaborating Platform Designer system entity \"assign2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975381464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 assignment2 " "Found entity 1: assignment2" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/assign2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/assign2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system " "Found entity 1: assign2_system" {  } { { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383771 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383806 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383806 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383806 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383806 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975383820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383885 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/assign2_system/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975383996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975383996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975384046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_2dfir_0 " "Found entity 1: assign2_system_alt_vip_cl_2dfir_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_2dfir_0_alg_core " "Found entity 1: assign2_system_alt_vip_cl_2dfir_0_alg_core" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_tpg_0 " "Found entity 1: assign2_system_alt_vip_cl_tpg_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_alt_vip_cl_tpg_0_scheduler " "Found entity 1: assign2_system_alt_vip_cl_tpg_0_scheduler" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter " "Found entity 1: assign2_system_avalon_st_adapter" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu " "Found entity 1: assign2_system_cpu" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_ic_data_module " "Found entity 1: assign2_system_cpu_cpu_ic_data_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_cpu_cpu_ic_tag_module " "Found entity 2: assign2_system_cpu_cpu_ic_tag_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_cpu_cpu_bht_module " "Found entity 3: assign2_system_cpu_cpu_bht_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_cpu_cpu_register_bank_a_module " "Found entity 4: assign2_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_cpu_cpu_register_bank_b_module " "Found entity 5: assign2_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "6 assign2_system_cpu_cpu_dc_tag_module " "Found entity 6: assign2_system_cpu_cpu_dc_tag_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "7 assign2_system_cpu_cpu_dc_data_module " "Found entity 7: assign2_system_cpu_cpu_dc_data_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "8 assign2_system_cpu_cpu_dc_victim_module " "Found entity 8: assign2_system_cpu_cpu_dc_victim_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "9 assign2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: assign2_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "10 assign2_system_cpu_cpu_nios2_oci_break " "Found entity 10: assign2_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "11 assign2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: assign2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "12 assign2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: assign2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "13 assign2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: assign2_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "14 assign2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: assign2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "15 assign2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: assign2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "16 assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "17 assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "18 assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "19 assign2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: assign2_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "20 assign2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: assign2_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "21 assign2_system_cpu_cpu_nios2_oci_im " "Found entity 21: assign2_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "22 assign2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: assign2_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "23 assign2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: assign2_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "24 assign2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: assign2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "25 assign2_system_cpu_cpu_nios2_ocimem " "Found entity 25: assign2_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "26 assign2_system_cpu_cpu_nios2_oci " "Found entity 26: assign2_system_cpu_cpu_nios2_oci" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""} { "Info" "ISGN_ENTITY_NAME" "27 assign2_system_cpu_cpu " "Found entity 27: assign2_system_cpu_cpu" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: assign2_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_tck " "Found entity 1: assign2_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: assign2_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_mult_cell " "Found entity 1: assign2_system_cpu_cpu_mult_cell" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_cpu_cpu_test_bench " "Found entity 1: assign2_system_cpu_cpu_test_bench" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975384996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975384996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_irq_mapper " "Found entity 1: assign2_system_irq_mapper" {  } { { "db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_jtag_uart_sim_scfifo_w " "Found entity 1: assign2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385040 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_jtag_uart_scfifo_w " "Found entity 2: assign2_system_jtag_uart_scfifo_w" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385040 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_jtag_uart_sim_scfifo_r " "Found entity 3: assign2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385040 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_jtag_uart_scfifo_r " "Found entity 4: assign2_system_jtag_uart_scfifo_r" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385040 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_jtag_uart " "Found entity 5: assign2_system_jtag_uart" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_keys " "Found entity 1: assign2_system_keys" {  } { { "db/ip/assign2_system/submodules/assign2_system_keys.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_lcd " "Found entity 1: assign2_system_lcd" {  } { { "db/ip/assign2_system/submodules/assign2_system_lcd.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_leds_green.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_leds_green " "Found entity 1: assign2_system_leds_green" {  } { { "db/ip/assign2_system/submodules/assign2_system_leds_green.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_leds_red.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_leds_red " "Found entity 1: assign2_system_leds_red" {  } { { "db/ip/assign2_system/submodules/assign2_system_leds_red.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0 " "Found entity 1: assign2_system_mm_interconnect_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_012 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_012" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_demux " "Found entity 1: assign2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: assign2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_mux " "Found entity 1: assign2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: assign2_system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385284 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router " "Found entity 2: assign2_system_mm_interconnect_0_router" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385305 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_001 " "Found entity 2: assign2_system_mm_interconnect_0_router_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385326 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_002 " "Found entity 2: assign2_system_mm_interconnect_0_router_002" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385346 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_006 " "Found entity 2: assign2_system_mm_interconnect_0_router_006" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel assign2_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel assign2_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at assign2_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665975385356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: assign2_system_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385366 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_mm_interconnect_0_router_014 " "Found entity 2: assign2_system_mm_interconnect_0_router_014" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_demux " "Found entity 1: assign2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: assign2_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_mux " "Found entity 1: assign2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: assign2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_onchip_mem " "Found entity 1: assign2_system_onchip_mem" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_sdram_input_efifo_module " "Found entity 1: assign2_system_sdram_input_efifo_module" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385476 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_sdram " "Found entity 2: assign2_system_sdram" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_switches " "Found entity 1: assign2_system_switches" {  } { { "db/ip/assign2_system/submodules/assign2_system_switches.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_sys_sdram_pll_0 " "Found entity 1: assign2_system_sys_sdram_pll_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_timer_0 " "Found entity 1: assign2_system_timer_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_uart_tx " "Found entity 1: assign2_system_uart_tx" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385562 ""} { "Info" "ISGN_ENTITY_NAME" "2 assign2_system_uart_rx_stimulus_source " "Found entity 2: assign2_system_uart_rx_stimulus_source" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385562 ""} { "Info" "ISGN_ENTITY_NAME" "3 assign2_system_uart_rx " "Found entity 3: assign2_system_uart_rx" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385562 ""} { "Info" "ISGN_ENTITY_NAME" "4 assign2_system_uart_regs " "Found entity 4: assign2_system_uart_regs" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385562 ""} { "Info" "ISGN_ENTITY_NAME" "5 assign2_system_uart " "Found entity 5: assign2_system_uart" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_dual_clock_buffer_0 " "Found entity 1: assign2_system_video_dual_clock_buffer_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_pll_0 " "Found entity 1: assign2_system_video_pll_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_rgb_resampler_0 " "Found entity 1: assign2_system_video_rgb_resampler_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign2_system_video_vga_controller_0 " "Found entity 1: assign2_system_video_vga_controller_0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (assign2_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (assign2_system)" {  } { { "db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_data_by_line_rearrange/src_hdl/alt_vip_common_data_by_line_rearrange.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_data_by_line_rearrange/src_hdl/alt_vip_common_data_by_line_rearrange.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_data_by_line_rearrange " "Found entity 1: alt_vip_common_data_by_line_rearrange" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_data_by_line_rearrange/src_hdl/alt_vip_common_data_by_line_rearrange.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_data_by_line_rearrange/src_hdl/alt_vip_common_data_by_line_rearrange.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975385952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975385952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_edge_detect_chain " "Found entity 1: alt_vip_common_edge_detect_chain" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_h_kernel " "Found entity 1: alt_vip_common_h_kernel" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_h_kernel_par " "Found entity 1: alt_vip_common_h_kernel_par" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_h_kernel_seq " "Found entity 1: alt_vip_common_h_kernel_seq" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mirror " "Found entity 1: alt_vip_common_mirror" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mult_add " "Found entity 1: alt_vip_common_mult_add" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_round_sat " "Found entity 1: alt_vip_common_round_sat" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975386923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975386923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_seq_par_convert " "Found entity 1: alt_vip_common_seq_par_convert" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface " "Found entity 1: alt_vip_common_slave_interface" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface_mux " "Found entity 1: alt_vip_common_slave_interface_mux" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_bps_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_bps_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_bps_converter " "Found entity 1: alt_vip_bps_converter" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_bps_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_bps_converter.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core " "Found entity 1: alt_vip_fir_alg_core" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975387973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975387973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_controller " "Found entity 1: alt_vip_fir_alg_core_controller" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_controller.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_eas " "Found entity 1: alt_vip_fir_alg_core_eas" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_eas_base " "Found entity 1: alt_vip_fir_alg_core_eas_base" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas_base.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_eas_base.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_edge_detect " "Found entity 1: alt_vip_fir_alg_core_edge_detect" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_edge_detect.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_edge_detect.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_fir " "Found entity 1: alt_vip_fir_alg_core_fir" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_fir_base " "Found entity 1: alt_vip_fir_alg_core_fir_base" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_symm_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_symm_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_alg_core_symm_add " "Found entity 1: alt_vip_fir_alg_core_symm_add" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_symm_add.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_symm_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_fir_scheduler " "Found entity 1: alt_vip_fir_scheduler" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_guard_bands_alg_core " "Found entity 1: alt_vip_guard_bands_alg_core" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer " "Found entity 1: alt_vip_line_buffer" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975388950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975388950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_controller " "Found entity 1: alt_vip_line_buffer_controller" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_mem_block " "Found entity 1: alt_vip_line_buffer_mem_block" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_multicaster " "Found entity 1: alt_vip_line_buffer_multicaster" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_demux " "Found entity 1: alt_vip_packet_demux" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_demux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_mux " "Found entity 1: alt_vip_packet_mux" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_packet_mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core " "Found entity 1: alt_vip_tpg_bars_alg_core" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_par_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_par_lut" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_seq_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_multi_scheduler " "Found entity 1: alt_vip_tpg_multi_scheduler" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975389909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975389909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975390013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975390013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975390109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975390109 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(318) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665975390233 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(328) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665975390233 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(338) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665975390233 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "assign2_system_sdram.v(682) " "Verilog HDL or VHDL warning at assign2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665975390235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment2 " "Elaborating entity \"assignment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665975397150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system assign2_system:inst " "Elaborating entity \"assign2_system\" for hierarchy \"assign2_system:inst\"" {  } { { "assignment2.bdf" "inst" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_2dfir_0 assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0 " "Elaborating entity \"assign2_system_alt_vip_cl_2dfir_0\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "alt_vip_cl_2dfir_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "video_in_resp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975397955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_resp:video_in_resp\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975398117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "video_out" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975398260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975398429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975398657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975398837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975399328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_empty assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter " "Elaborating entity \"alt_vip_common_video_packet_empty\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "empty_converter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975399494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975399630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer " "Elaborating entity \"alt_vip_line_buffer\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "line_buffer" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975399775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_decode:cmd_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_decode:cmd_decoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "cmd_decoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975399931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sop_align assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_sop_align:sop_align_inst " "Elaborating entity \"alt_vip_common_sop_align\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_sop_align:sop_align_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "sop_align_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975400083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_controller assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller " "Elaborating entity \"alt_vip_line_buffer_controller\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "local_controller" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975400213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_mem_block assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers " "Elaborating entity \"alt_vip_line_buffer_mem_block\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "actual_line_buffers" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975400356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "main_mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975400659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Instantiated megafunction \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 72 " "Parameter \"width_b\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975401031 ""}  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975401031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvl1 " "Found entity 1: altsyncram_vvl1" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975401181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975401181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvl1 assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated " "Elaborating entity \"altsyncram_vvl1\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401202 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1665975401205 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_multicaster assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster " "Elaborating entity \"alt_vip_line_buffer_multicaster\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "multicaster" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "encoder_gen_loop\[0\].data_encoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_2dfir_0_alg_core assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core " "Elaborating entity \"assign2_system_alt_vip_cl_2dfir_0_alg_core\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "alg_core" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_alg_core assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst " "Elaborating entity \"alt_vip_fir_alg_core\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv" "fir_core_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0_alg_core.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975401753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_encode:resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_encode:resp_encoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "resp_encoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "din_decoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_alg_core_controller assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_controller:controller_inst " "Elaborating entity \"alt_vip_fir_alg_core_controller\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_controller:controller_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "controller_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_data_by_line_rearrange assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_data_by_line_rearrange:pip_line_rearrange " "Elaborating entity \"alt_vip_common_data_by_line_rearrange\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_data_by_line_rearrange:pip_line_rearrange\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "pip_line_rearrange" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "coeff_decoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_alg_core_fir assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst " "Elaborating entity \"alt_vip_fir_alg_core_fir\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" "normal_fir_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core.sv" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mirror assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_common_mirror:mirror_inst " "Elaborating entity \"alt_vip_common_mirror\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_common_mirror:mirror_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" "mirror_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975402922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertical_mux_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertical_mux_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975402962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_alg_core_fir_base assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst " "Elaborating entity \"alt_vip_fir_alg_core_fir_base\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" "symbols_in_par_gen\[0\].fir_base_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975403105 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_kernel_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_kernel_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_h_kernel assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_h_kernel:h_kernel_gen\[0\].h_kernel_inst " "Elaborating entity \"alt_vip_common_h_kernel\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_h_kernel:h_kernel_gen\[0\].h_kernel_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" "h_kernel_gen\[0\].h_kernel_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975403272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_h_kernel_seq assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_h_kernel:h_kernel_gen\[0\].h_kernel_inst\|alt_vip_common_h_kernel_seq:h_kernel_seq_inst " "Elaborating entity \"alt_vip_common_h_kernel_seq\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_h_kernel:h_kernel_gen\[0\].h_kernel_inst\|alt_vip_common_h_kernel_seq:h_kernel_seq_inst\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv" "h_kernel_seq_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975403399 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_taps_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_taps_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_taps_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_taps_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lifo_store " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lifo_store\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1665975403408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_alg_core_symm_add assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_fir_alg_core_symm_add:pip_gen\[0\].symm_add_inst " "Elaborating entity \"alt_vip_fir_alg_core_symm_add\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_fir_alg_core_symm_add:pip_gen\[0\].symm_add_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" "pip_gen\[0\].symm_add_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975403739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mult_add assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst " "Elaborating entity \"alt_vip_common_mult_add\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" "pip_gen\[0\].mult_add_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975403912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_round_sat assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_round_sat:pip_gen\[0\].precision_inst " "Elaborating entity \"alt_vip_common_round_sat\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_round_sat:pip_gen\[0\].precision_inst\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" "pip_gen\[0\].precision_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_alg_core_fir_base.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975404171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_fir_scheduler assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler " "Elaborating entity \"alt_vip_fir_scheduler\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "scheduler" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975405252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_decode:vib_resp_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_decode:vib_resp_decoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "vib_resp_decoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975405642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_encode:lb_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_encode:lb_cmd_encoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "lb_cmd_encoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975405811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_slave_interface assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface " "Elaborating entity \"alt_vip_common_slave_interface\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "slave_interface" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975406163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|altsyncram:data_reg_mem " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|altsyncram:data_reg_mem\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "data_reg_mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975406367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oho1 " "Found entity 1: altsyncram_oho1" {  } { { "db/altsyncram_oho1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_oho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975406566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975406566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oho1 assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|altsyncram:data_reg_mem\|altsyncram_oho1:auto_generated " "Elaborating entity \"altsyncram_oho1\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|altsyncram:data_reg_mem\|altsyncram_oho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975406586 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_oho1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_oho1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 441 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 1202 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 365 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1665975406587 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_fir_scheduler:scheduler|alt_vip_common_slave_interface:slave_interface|altsyncram:data_reg_mem|altsyncram_oho1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_encode:coeff_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_fir_scheduler:scheduler\|alt_vip_common_event_packet_encode:coeff_encoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "coeff_encoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975406762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_guard_bands_alg_core assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_guard_bands_alg_core:out_gb " "Elaborating entity \"alt_vip_guard_bands_alg_core\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_guard_bands_alg_core:out_gb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "out_gb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975406902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "video_in_cmd" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975407206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975407384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_video_input_bridge_cmd:video_in_cmd\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975407518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_demux assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_packet_demux:input_demux " "Elaborating entity \"alt_vip_packet_demux\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_packet_demux:input_demux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "input_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975407647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_bps_converter assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_bps_converter:user_bps_conv " "Elaborating entity \"alt_vip_bps_converter\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_bps_converter:user_bps_conv\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "user_bps_conv" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975407978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_mux assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_packet_mux:output_mux " "Elaborating entity \"alt_vip_packet_mux\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_packet_mux:output_mux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "output_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975408133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_tpg_0 assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"assign2_system_alt_vip_cl_tpg_0\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "alt_vip_cl_tpg_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975408440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_alt_vip_cl_tpg_0_scheduler assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler " "Elaborating entity \"assign2_system_alt_vip_cl_tpg_0_scheduler\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975408883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" "tpg_multi_scheduler_inst" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975408999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_bars_alg_core\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" "core_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975409348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[0\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975409649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[1\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975409777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"assign2_system:inst\|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut\"" {  } { { "db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[2\].in_par_lut" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975409878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu assign2_system:inst\|assign2_system_cpu:cpu " "Elaborating entity \"assign2_system_cpu\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\"" {  } { { "db/ip/assign2_system/assign2_system.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975409959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu " "Elaborating entity \"assign2_system_cpu_cpu\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975410059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_test_bench assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_test_bench:the_assign2_system_cpu_cpu_test_bench " "Elaborating entity \"assign2_system_cpu_cpu_test_bench\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_test_bench:the_assign2_system_cpu_cpu_test_bench\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_test_bench" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975410465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ic_data_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data " "Elaborating entity \"assign2_system_cpu_cpu_ic_data_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ic_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975410573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975410670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975410841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975410841 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975410841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975411004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975411004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ic_tag_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag " "Elaborating entity \"assign2_system_cpu_cpu_ic_tag_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ic_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411423 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975411423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_5ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975411561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975411561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_bht_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht " "Elaborating entity \"assign2_system_cpu_cpu_bht_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_bht" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975411838 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975411838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975411983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975411983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975411999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_register_bank_a_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a " "Elaborating entity \"assign2_system_cpu_cpu_register_bank_a_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_register_bank_a" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412252 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975412252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975412393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975412393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_register_bank_b_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b " "Elaborating entity \"assign2_system_cpu_cpu_register_bank_b_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_register_bank_b" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_mult_cell assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell " "Elaborating entity \"assign2_system_cpu_cpu_mult_cell\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_mult_cell" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975412948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975412948 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975412948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975413085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975413085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975413509 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975413509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975413921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975414915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415448 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975415956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975417998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975418856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_tag_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag " "Elaborating entity \"assign2_system_cpu_cpu_dc_tag_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975426672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975426758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975426820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975426820 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975426820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975426965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975426965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vic1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated " "Elaborating entity \"altsyncram_vic1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975426981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_data_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data " "Elaborating entity \"assign2_system_cpu_cpu_dc_data_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427283 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975427283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975427428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975427428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_dc_victim_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim " "Elaborating entity \"assign2_system_cpu_cpu_dc_victim_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_dc_victim" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975427739 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975427739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975427881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975427881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975427898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_debug assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_debug" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975428381 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975428381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_break assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_break\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_break" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_xbrk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_xbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_dbrk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_dbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_itrace assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_dtrace assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_dtrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975428911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_td_mode assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace\|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo\|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_pib assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_pib" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_oci_im assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"assign2_system_cpu_cpu_nios2_oci_im\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_im" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_avalon_reg assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"assign2_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_avalon_reg" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_nios2_ocimem assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"assign2_system_cpu_cpu_nios2_ocimem\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_ocimem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_ociram_sp_ram_module assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"assign2_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "assign2_system_cpu_cpu_ociram_sp_ram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975429978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430031 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975430031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975430172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975430172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem\|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_wrapper assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_debug_slave_wrapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_tck assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_tck\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "the_assign2_system_cpu_cpu_debug_slave_tck" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_cpu_cpu_debug_slave_sysclk assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"assign2_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "the_assign2_system_cpu_cpu_debug_slave_sysclk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "assign2_system_cpu_cpu_debug_slave_phy" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975430905 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975430905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975430986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975431978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975432256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart assign2_system:inst\|assign2_system_jtag_uart:jtag_uart " "Elaborating entity \"assign2_system_jtag_uart\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/assign2_system/assign2_system.v" "jtag_uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975432423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart_scfifo_w assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w " "Elaborating entity \"assign2_system_jtag_uart_scfifo_w\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "the_assign2_system_jtag_uart_scfifo_w" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975432512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "wfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975432882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975432968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975432968 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975432968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975433112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975433112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975433130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975433329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975433329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975433350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975433516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975433516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975433546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975433730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975433730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975433769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975433991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975433991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975434021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975434210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975434210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975434239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_jtag_uart_scfifo_r assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r " "Elaborating entity \"assign2_system_jtag_uart_scfifo_r\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "the_assign2_system_jtag_uart_scfifo_r" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975434400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "assign2_system_jtag_uart_alt_jtag_atlantic" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975435476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975435476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975435476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975435476 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975435476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"assign2_system:inst\|assign2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_keys assign2_system:inst\|assign2_system_keys:keys " "Elaborating entity \"assign2_system_keys\" for hierarchy \"assign2_system:inst\|assign2_system_keys:keys\"" {  } { { "db/ip/assign2_system/assign2_system.v" "keys" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_lcd assign2_system:inst\|assign2_system_lcd:lcd " "Elaborating entity \"assign2_system_lcd\" for hierarchy \"assign2_system:inst\|assign2_system_lcd:lcd\"" {  } { { "db/ip/assign2_system/assign2_system.v" "lcd" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_leds_green assign2_system:inst\|assign2_system_leds_green:leds_green " "Elaborating entity \"assign2_system_leds_green\" for hierarchy \"assign2_system:inst\|assign2_system_leds_green:leds_green\"" {  } { { "db/ip/assign2_system/assign2_system.v" "leds_green" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_leds_red assign2_system:inst\|assign2_system_leds_red:leds_red " "Elaborating entity \"assign2_system_leds_red\" for hierarchy \"assign2_system:inst\|assign2_system_leds_red:leds_red\"" {  } { { "db/ip/assign2_system/assign2_system.v" "leds_red" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975435945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_onchip_mem assign2_system:inst\|assign2_system_onchip_mem:onchip_mem " "Elaborating entity \"assign2_system_onchip_mem\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\"" {  } { { "db/ip/assign2_system/assign2_system.v" "onchip_mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975436021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975436160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975436212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assign2_system_onchip_mem.hex " "Parameter \"init_file\" = \"assign2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15360 " "Parameter \"maximum_depth\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15360 " "Parameter \"numwords_a\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975436212 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975436212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdh1 " "Found entity 1: altsyncram_qdh1" {  } { { "db/altsyncram_qdh1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975436352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975436352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdh1 assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated " "Elaborating entity \"altsyncram_qdh1\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975436372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975436948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975436948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_qdh1.tdf" "decode3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975436969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975437167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975437167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"assign2_system:inst\|assign2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_qdh1.tdf" "mux2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sdram assign2_system:inst\|assign2_system_sdram:sdram " "Elaborating entity \"assign2_system_sdram\" for hierarchy \"assign2_system:inst\|assign2_system_sdram:sdram\"" {  } { { "db/ip/assign2_system/assign2_system.v" "sdram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sdram_input_efifo_module assign2_system:inst\|assign2_system_sdram:sdram\|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module " "Elaborating entity \"assign2_system_sdram_input_efifo_module\" for hierarchy \"assign2_system:inst\|assign2_system_sdram:sdram\|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "the_assign2_system_sdram_input_efifo_module" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_switches assign2_system:inst\|assign2_system_switches:switches " "Elaborating entity \"assign2_system_switches\" for hierarchy \"assign2_system:inst\|assign2_system_switches:switches\"" {  } { { "db/ip/assign2_system/assign2_system.v" "switches" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_sys_sdram_pll_0 assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"assign2_system_sys_sdram_pll_0\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "sys_sdram_pll_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "sys_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975437855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975438139 ""}  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975438139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975438274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975438274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "reset_from_locked" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_timer_0 assign2_system:inst\|assign2_system_timer_0:timer_0 " "Elaborating entity \"assign2_system_timer_0\" for hierarchy \"assign2_system:inst\|assign2_system_timer_0:timer_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "timer_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart assign2_system:inst\|assign2_system_uart:uart " "Elaborating entity \"assign2_system_uart\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\"" {  } { { "db/ip/assign2_system/assign2_system.v" "uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_tx assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_tx:the_assign2_system_uart_tx " "Elaborating entity \"assign2_system_uart_tx\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_tx:the_assign2_system_uart_tx\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_tx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_rx assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx " "Elaborating entity \"assign2_system_uart_rx\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_rx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_rx_stimulus_source assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\|assign2_system_uart_rx_stimulus_source:the_assign2_system_uart_rx_stimulus_source " "Elaborating entity \"assign2_system_uart_rx_stimulus_source\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_rx:the_assign2_system_uart_rx\|assign2_system_uart_rx_stimulus_source:the_assign2_system_uart_rx_stimulus_source\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_rx_stimulus_source" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_uart_regs assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_regs:the_assign2_system_uart_regs " "Elaborating entity \"assign2_system_uart_regs\" for hierarchy \"assign2_system:inst\|assign2_system_uart:uart\|assign2_system_uart_regs:the_assign2_system_uart_regs\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_uart.v" "the_assign2_system_uart_regs" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_dual_clock_buffer_0 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"assign2_system_video_dual_clock_buffer_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_dual_clock_buffer_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975438986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975439512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975439565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975439565 ""}  } { { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975439565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975439721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975439721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975439742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975439907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975439907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975439932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975440183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975440183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975440208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975440426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975440426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975440451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975440646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975440646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975440670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975440884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975440884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975441086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975441086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975441120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975441324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975441324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975441349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975441568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975441568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975441592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975441764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975441764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975441799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975441997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975441997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975442453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975442453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_pll_0 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0 " "Elaborating entity \"assign2_system_video_pll_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_pll_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "video_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975442939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975442939 ""}  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975442939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975443083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975443083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_rgb_resampler_0 assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"assign2_system_video_rgb_resampler_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_rgb_resampler_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a assign2_system_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at assign2_system_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665975443203 "|assignment2|assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_video_vga_controller_0 assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"assign2_system_video_vga_controller_0\" for hierarchy \"assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "video_vga_controller_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"assign2_system:inst\|assign2_system_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" "VGA_Timing" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665975443418 "|assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665975443419 "|assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"assign2_system_mm_interconnect_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/assign2_system/assign2_system.v" "mm_interconnect_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975443951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_cl_2dfir_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_cl_2dfir_0_control_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "alt_vip_cl_2dfir_0_control_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "lcd_control_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_green_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_green_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "leds_green_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "timer_1_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "uart_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975444951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_2dfir_0_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:alt_vip_cl_2dfir_0_control_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "alt_vip_cl_2dfir_0_control_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 2614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975445913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 3905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router " "Elaborating entity \"assign2_system_mm_interconnect_0_router\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router:router\|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_001_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_001:router_001\|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_002 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_002\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_002" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_002_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_002:router_002\|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_006 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_006\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_006" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_006_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_006:router_006\|assign2_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_006:router_006\|assign2_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975446972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_014 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"assign2_system_mm_interconnect_0_router_014\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_014:router_014\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "router_014" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_router_014_default_decode assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_014:router_014\|assign2_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"assign2_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_router_014:router_014\|assign2_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_demux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_demux_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_mux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975447972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_cmd_mux_004 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"assign2_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "cmd_mux_004" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975448095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975448169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975448395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_demux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975448694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_demux_004 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_demux_004" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 4957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975448847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_mux assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_rsp_mux_001 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"assign2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665975449887 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665975449888 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665975449888 "|assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975449988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_012 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_012\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" "avalon_st_adapter_012" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v" 5887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0 " "Elaborating entity \"assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|assign2_system_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|assign2_system_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_012.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_irq_mapper assign2_system:inst\|assign2_system_irq_mapper:irq_mapper " "Elaborating entity \"assign2_system_irq_mapper\" for hierarchy \"assign2_system:inst\|assign2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/assign2_system/assign2_system.v" "irq_mapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"assign2_system_avalon_st_adapter\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/assign2_system/assign2_system.v" "avalon_st_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter_timing_adapter_0 assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"assign2_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" "timing_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign2_system_avalon_st_adapter_timing_adapter_0_fifo assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"assign2_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" "assign2_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller assign2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/assign2_system/assign2_system.v" "rst_controller" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975450998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975451058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller assign2_system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"assign2_system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/assign2_system/assign2_system.v" "rst_controller_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975451122 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1665975454731 "|assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/assign2_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1665975454736 "|assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_assign2_system_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_assign2_system_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "the_assign2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665975454749 "|assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665975456608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.17.15:57:41 Progress: Loading sld20a8fde8/alt_sld_fab_wrapper_hw.tcl " "2022.10.17.15:57:41 Progress: Loading sld20a8fde8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975461736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975463590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975463771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975464924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975465021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975465121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975465235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975465246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975465250 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665975465953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld20a8fde8/alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975466980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975466980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975467112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975467160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975467259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467368 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975467368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975467476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975467476 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"assign2_system:inst\|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 406 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[0\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[1\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[2\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[3\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[4\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[5\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[6\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[7\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[8\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[9\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[10\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[11\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[12\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[13\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[14\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[15\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[16\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[17\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[18\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[19\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[20\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[21\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[22\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[23\] " "Synthesized away node \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_vvl1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_vvl1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vvl1.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv" 162 0 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer.sv" 562 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_2dfir_0.v" 266 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 194 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975470799 "|assignment2|assign2_system:inst|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_vvl1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1665975470799 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1665975470799 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\|mem " "RAM logic \"assign2_system:inst\|assign2_system_avalon_st_adapter:avalon_st_adapter\|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665975474355 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"assign2_system:inst\|assign2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665975474355 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665975474355 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|add_tree_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|add_tree_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665975478577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665975478577 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665975478577 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478577 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665975478577 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult8" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult8" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult8\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult8" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult4" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult5" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult6" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult7" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult4" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult5" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult6" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult7" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[1\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult4\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult4" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult5\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult5" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult6\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult6" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult7\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult7" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult0\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult1\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult2\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[2\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|Mult3\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "Mult3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665975478580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665975478580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|altshift_taps:add_tree_reg_rtl_0 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|altshift_taps:add_tree_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975478921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|altshift_taps:add_tree_reg_rtl_0 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|altshift_taps:add_tree_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975478923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975478923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975478923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975478923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vnm " "Found entity 1: shift_taps_vnm" {  } { { "db/shift_taps_vnm.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/shift_taps_vnm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975479062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975479062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dl31 " "Found entity 1: altsyncram_dl31" {  } { { "db/altsyncram_dl31.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_dl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975479272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975479272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975479496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975479496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975479716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975479716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975479927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975479927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|lpm_mult:Mult8\"" {  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975480314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|lpm_mult:Mult8 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|alt_vip_fir_alg_core_fir:normal_fir_inst\|alt_vip_fir_alg_core_fir_base:symbols_in_par_gen\[0\].fir_base_inst\|alt_vip_common_mult_add:pip_gen\[0\].mult_add_inst\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480314 ""}  } { { "db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975480314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_13t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_13t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_13t " "Found entity 1: mult_13t" {  } { { "db/mult_13t.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_13t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975480463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975480463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975480842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975480842 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975480842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975480993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975480993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975481202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665975481203 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665975481203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665975481389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975481389 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1665975487294 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1665975487294 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-GUARD_BANDS " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-GUARD_BANDS" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Guard Bands MegaCore function will be disabled after time-out is reached " "The Guard Bands MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FIR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FIR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Gamma Corrector II MegaCore function will be disabled after time-out is reached " "The Gamma Corrector II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The FIR II MegaCore function will be disabled after time-out is reached " "The FIR II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1665975487459 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1665975487459 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1665975487460 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1665975487461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665975487482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1188 " "Ignored 1188 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "54 " "Ignored 54 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1665975487772 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1134 " "Ignored 1134 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1665975487772 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1665975487772 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 5843 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 44 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 442 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 352 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 61 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 356 -1 0 } } { "db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7672 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 306 -1 0 } } { "db/ip/assign2_system/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 2618 -1 0 } } { "db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v" 398 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 4045 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 43 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 5924 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v" 7681 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v" 167 -1 0 } } { "db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 826 -1 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_line_buffer_controller.sv" 574 -1 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_fir_scheduler.sv" 909 -1 0 } } { "db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 577 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665975487871 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665975487874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1016 24 200 1032 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665975492742 "|assignment2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1296 24 200 1312 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665975492742 "|assignment2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665975492742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975493412 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "536 " "536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665975498993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975499533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg " "Generated suppressed messages file /Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975504150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665975514673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665975514673 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 352 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1665975515894 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 413 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1665975515895 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 413 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1665975515895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11837 " "Implemented 11837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11271 " "Implemented 11271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_RAMS" "423 " "Implemented 423 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1665975516674 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1665975516674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665975516674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5111 " "Peak virtual memory: 5111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665975518079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 15:58:38 2022 " "Processing ended: Mon Oct 17 15:58:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665975518079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665975518079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665975518079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665975518079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665975538477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665975538481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 15:58:53 2022 " "Processing started: Mon Oct 17 15:58:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665975538481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665975538481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off assignment2 -c assignment2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665975538481 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665975538613 ""}
{ "Info" "0" "" "Project  = assignment2" {  } {  } 0 0 "Project  = assignment2" 0 0 "Fitter" 0 0 1665975538614 ""}
{ "Info" "0" "" "Revision = assignment2" {  } {  } 0 0 "Revision = assignment2" 0 0 "Fitter" 0 0 1665975538614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665975541552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665975541556 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "assignment2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"assignment2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665975541686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665975541733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665975541733 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665975541784 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665975541784 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1665975541784 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1665975541788 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665975541789 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1665975541789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665975542150 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665975542945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665975542945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 29619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665975542966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 29621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665975542966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 29623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665975542966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 29625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665975542966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 29627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665975542966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665975542966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665975542972 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665975544379 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 130 " "No exact pin location assignment(s) for 28 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665975545230 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The parameters of the PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and the PLL assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "The value of the parameter \"Compensate Clock\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is clock1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and PLL assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1665975545273 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 32 2 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1665975545273 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } } { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1665975545371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975546319 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1665975546319 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665975546549 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665975546588 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665975546673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_fifo2.sdc 52 alt_vip_common_fifo2:*\|* keeper " "Ignored filter at alt_vip_common_fifo2.sdc(52): alt_vip_common_fifo2:*\|* could not be matched with a keeper" {  } { { "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" "" { Text "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1665975546686 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] CLOCK_50 " "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665975546722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665975546722 "|assignment2|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975546851 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975546851 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975546851 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1665975546851 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975546851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975546851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975546851 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1665975546851 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665975546853 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665975546853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665975546853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665975546853 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665975546853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547649 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node assign2_system:inst\|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547649 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547649 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547651 ""}  } { { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 28707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 28953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665975547651 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 28792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547652 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 28814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "assign2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node assign2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\|slave_readdata\[0\] " "Destination node assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\|slave_readdata\[0\]" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 2225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0 " "Destination node assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0" {  } { { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 11292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node assign2_system:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 14232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_sdram:sdram\|active_rnw~3 " "Destination node assign2_system:inst\|assign2_system_sdram:sdram\|active_rnw~3" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 14457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_sdram:sdram\|active_cs_n~0 " "Destination node assign2_system:inst\|assign2_system_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 14475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci\|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[0\] " "Destination node assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 3007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[2\] " "Destination node assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 3005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[1\] " "Destination node assign2_system:inst\|assign2_system_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/assign2_system/submodules/assign2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 3006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\|stream_out_valid~0 " "Destination node assign2_system:inst\|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0\|stream_out_valid~0" {  } { { "db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 16023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665975547653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1665975547653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665975547653 ""}  } { { "db/ip/assign2_system/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0  " "Automatically promoted node assign2_system:inst\|assign2_system_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|assign2_system_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665975547657 ""}  } { { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 11292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665975547657 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665975549195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665975549209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665975549210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665975549229 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665975549266 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665975549266 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1665975549266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665975549271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665975549298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665975550684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665975550699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665975550699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665975550699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665975550699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665975550699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1665975550699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665975550699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665975550787 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665975550787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665975550787 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 37 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 31 40 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665975550788 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665975550788 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665975550788 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"assign2_system:inst\|assign2_system_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "db/ip/assign2_system/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v" 34 0 0 } } { "db/ip/assign2_system/assign2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v" 413 0 0 } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 616 200 808 1384 "inst" "" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1232 24 200 1248 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1665975550902 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665975552331 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1665975552331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665975552391 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665975552494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665975555262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665975556803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665975556915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665975559924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665975559924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665975561799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665975566081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665975566081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665975567039 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1665975567039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665975567039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665975567042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665975567493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665975567566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665975568355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665975568360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665975569141 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665975571025 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665975572847 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 792 16 200 808 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1048 8 200 1064 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 680 32 200 696 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "assignment2.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf" { { 1176 32 200 1192 "UART_RXD" "" } } } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665975572922 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1665975572922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.fit.smsg " "Generated suppressed messages file /Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665975573646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 445 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 445 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6177 " "Peak virtual memory: 6177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665975579863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 15:59:39 2022 " "Processing ended: Mon Oct 17 15:59:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665975579863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665975579863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665975579863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665975579863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665975587584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665975587588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 15:59:47 2022 " "Processing started: Mon Oct 17 15:59:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665975587588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665975587588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off assignment2 -c assignment2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665975587588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665975592205 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665975596581 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665975596727 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1665975596911 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1665975598163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665975598604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 15:59:58 2022 " "Processing ended: Mon Oct 17 15:59:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665975598604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665975598604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665975598604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665975598604 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665975599483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665975604239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665975604279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 15:59:59 2022 " "Processing started: Mon Oct 17 15:59:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665975604279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665975604279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta assignment2 -c assignment2 " "Command: quartus_sta assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665975604279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665975604415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665975608656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665975608656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975608704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975608704 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665975610262 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1665975610262 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665975610517 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665975610593 ""}
{ "Info" "ISTA_SDC_FOUND" "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: '//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665975610678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_fifo2.sdc 52 alt_vip_common_fifo2:*\|* keeper " "Ignored filter at alt_vip_common_fifo2.sdc(52): alt_vip_common_fifo2:*\|* could not be matched with a keeper" {  } { { "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" "" { Text "//files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1665975610689 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] CLOCK_50 " "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665975610785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665975610785 "|assignment2|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975610878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975610878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975610878 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975610878 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975610879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975610879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975610879 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665975610879 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665975610880 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665975610961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.465 " "Worst-case setup slack is 44.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.465               0.000 altera_reserved_tck  " "   44.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975611044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975611083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.731 " "Worst-case recovery slack is 47.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.731               0.000 altera_reserved_tck  " "   47.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975611111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.492 " "Worst-case removal slack is 1.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.492               0.000 altera_reserved_tck  " "    1.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975611134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.558 " "Worst-case minimum pulse width slack is 49.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.558               0.000 altera_reserved_tck  " "   49.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975611157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975611157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.587 ns " "Worst Case Available Settling Time: 197.587 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975611354 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975611354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665975611399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665975611433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665975612341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] CLOCK_50 " "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665975613010 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665975613010 "|assignment2|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975613022 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975613022 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975613022 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975613022 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975613022 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975613022 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975613022 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665975613022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.031 " "Worst-case setup slack is 45.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.031               0.000 altera_reserved_tck  " "   45.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975613120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975613190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.031 " "Worst-case recovery slack is 48.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.031               0.000 altera_reserved_tck  " "   48.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975613311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.365 " "Worst-case removal slack is 1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.365               0.000 altera_reserved_tck  " "    1.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975613365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975613452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975613452 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.827 ns " "Worst Case Available Settling Time: 197.827 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975613669 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975613669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665975613698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] CLOCK_50 " "Register assign2_system:inst\|assign2_system_cpu:cpu\|assign2_system_cpu_cpu:cpu\|d_address_line_field\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665975614049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665975614049 "|assignment2|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975614062 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975614062 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665975614062 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975614062 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975614063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975614063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665975614063 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665975614063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.568 " "Worst-case setup slack is 47.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.568               0.000 altera_reserved_tck  " "   47.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975614133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975614198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.190 " "Worst-case recovery slack is 49.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.190               0.000 altera_reserved_tck  " "   49.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975614246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.712 " "Worst-case removal slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 altera_reserved_tck  " "    0.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975614321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665975614357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665975614357 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.851 ns " "Worst Case Available Settling Time: 198.851 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665975614536 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665975614536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665975615390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665975615393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665975616145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:00:16 2022 " "Processing ended: Mon Oct 17 16:00:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665975616145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665975616145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665975616145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665975616145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 544 s " "Quartus Prime Full Compilation was successful. 0 errors, 544 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665975620339 ""}
