#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 09:45:48 2021
# Process ID: 22532
# Current directory: D:/ISE/2020/OExp05/OExp5-Testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11672 D:\ISE\2020\OExp05\OExp5-Testbench\OExp04-ExtSCPU.xpr
# Log file: D:/ISE/2020/OExp05/OExp5-Testbench/vivado.log
# Journal file: D:/ISE/2020/OExp05/OExp5-Testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
update_compile_order -fileset sources_1
import_files -norecurse D:/ISE/2020/OExp05/OExp5-Testbench/h_mem.wcfg
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
restart
run 3600 ns
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/NOP_IDEX}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_in_IDEX}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_in_EXMem}} 
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex/PC_in_Ex}} 
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_in_EXMem}} 
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/inst_out_IFID}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/valid_IFID}} 
restart
run 3600 ns
close_sim
close_project
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
current_project OExp5_3-Pipeline_CPU
current_project tmp_edit_project
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
close_project
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
run 3600 ns
restart
run 3600 ns
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Rs1_out_ID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Rs2_out_ID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_out_IDEX}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/inst_out_IDEX}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/valid_IFID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/inst_out_IFID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_out_EXMem}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_out_EXMem}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_in_MemWB}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_in_MemWB}} 
restart
run 3600 ns
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_out_MemWB}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_out_MemWB}} 
restart
run 3600 ns
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IFID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IDEX}} 
restart
run 3600 ns
close_sim
