Analysis & Synthesis report for DE0_Default
Wed Jan 07 19:36:32 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_Default|LCD_TEST:u5|mLCD_ST
 11. State Machine - |DE0_Default|LCD_TEST:u5|LCD_Controller:u0|ST
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated
 17. Parameter Settings for User Entity Instance: VGA_CLK:u2|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: VGA_Ctrl:u3
 19. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u4
 20. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: LCD_TEST:u5
 22. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "VGA_OSD_RAM:u4|IMG_RAM:u0"
 26. Port Connectivity Checks: "VGA_OSD_RAM:u4"
 27. Port Connectivity Checks: "VGA_Ctrl:u3"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 07 19:36:32 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DE0_Default                                ;
; Top-level Entity Name              ; DE0_Default                                ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 565                                        ;
;     Total combinational functions  ; 558                                        ;
;     Dedicated logic registers      ; 154                                        ;
; Total registers                    ; 154                                        ;
; Total pins                         ; 252                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 208,000                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_Default        ; DE0_Default        ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; V/VGA_Ctrl.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/VGA_Ctrl.v               ;         ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/Reset_Delay.v            ;         ;
; V/IMG_RAM.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/benheck/Google Drive/DE0_Default/V/IMG_RAM.v                ;         ;
; V/LCD_Controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/LCD_Controller.v         ;         ;
; V/LCD_TEST.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/LCD_TEST.v               ;         ;
; V/LEDG_Driver.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/LEDG_Driver.v            ;         ;
; V/SEG7_LUT.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/SEG7_LUT.v               ;         ;
; V/SEG7_LUT_4.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/SEG7_LUT_4.v             ;         ;
; V/VGA_CLK.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/benheck/Google Drive/DE0_Default/V/VGA_CLK.v                ;         ;
; V/VGA_OSD_RAM.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/benheck/Google Drive/DE0_Default/V/VGA_OSD_RAM.v            ;         ;
; de0_default.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/benheck/Google Drive/DE0_Default/de0_default.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/vga_clk_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/benheck/Google Drive/DE0_Default/db/vga_clk_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u4o1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/benheck/Google Drive/DE0_Default/db/altsyncram_u4o1.tdf     ;         ;
; v/de0.hex                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/benheck/Google Drive/DE0_Default/v/de0.hex                  ;         ;
; db/decode_4ta.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/benheck/Google Drive/DE0_Default/db/decode_4ta.tdf          ;         ;
; db/decode_t8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/benheck/Google Drive/DE0_Default/db/decode_t8a.tdf          ;         ;
; db/mux_knb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/benheck/Google Drive/DE0_Default/db/mux_knb.tdf             ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 565            ;
;                                             ;                ;
; Total combinational functions               ; 558            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 271            ;
;     -- 3 input functions                    ; 101            ;
;     -- <=2 input functions                  ; 186            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 371            ;
;     -- arithmetic mode                      ; 187            ;
;                                             ;                ;
; Total registers                             ; 154            ;
;     -- Dedicated logic registers            ; 154            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 252            ;
; Total memory bits                           ; 208000         ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 102            ;
; Total fan-out                               ; 3009           ;
; Average fan-out                             ; 2.22           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_Default                                 ; 558 (29)          ; 154 (28)     ; 208000      ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_Default                                                                                                                   ; work         ;
;    |LCD_TEST:u5|                             ; 102 (81)          ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|LCD_TEST:u5                                                                                                       ; work         ;
;       |LCD_Controller:u0|                    ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|LCD_TEST:u5|LCD_Controller:u0                                                                                     ; work         ;
;    |LEDG_Driver:u1|                          ; 34 (34)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|LEDG_Driver:u1                                                                                                    ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|Reset_Delay:r0                                                                                                    ; work         ;
;    |SEG7_LUT_4:u0|                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|SEG7_LUT_4:u0                                                                                                     ; work         ;
;       |SEG7_LUT:u0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|SEG7_LUT_4:u0|SEG7_LUT:u0                                                                                         ; work         ;
;    |VGA_CLK:u2|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_CLK:u2                                                                                                        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_CLK:u2|altpll:altpll_component                                                                                ; work         ;
;          |VGA_CLK_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_CLK:u2|altpll:altpll_component|VGA_CLK_altpll:auto_generated                                                  ; work         ;
;    |VGA_Ctrl:u3|                             ; 96 (96)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_Ctrl:u3                                                                                                       ; work         ;
;    |VGA_OSD_RAM:u4|                          ; 262 (78)          ; 18 (8)       ; 208000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4                                                                                                    ; work         ;
;       |IMG_RAM:u0|                           ; 184 (0)           ; 10 (0)       ; 208000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 184 (0)           ; 10 (0)       ; 208000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_u4o1:auto_generated| ; 184 (0)           ; 10 (10)      ; 208000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated                          ; work         ;
;                |decode_t8a:rden_decode_b|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_t8a:rden_decode_b ; work         ;
;                |mux_knb:mux3|                ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|mux_knb:mux3             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 208000       ; 1            ; 26000        ; 8            ; 208000 ; ./V/de0.hex ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE0_Default|VGA_CLK:u2                ; C:/Users/benheck/Google Drive/DE0_Default/V/VGA_CLK.v ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0 ; C:/Users/benheck/Google Drive/DE0_Default/V/IMG_RAM.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE0_Default|LCD_TEST:u5|mLCD_ST                                   ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |DE0_Default|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                         ;
+-------+-------+-------+-------+-------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                             ;
; ST.01 ; 0     ; 0     ; 1     ; 1                             ;
; ST.10 ; 0     ; 1     ; 0     ; 1                             ;
; ST.11 ; 1     ; 0     ; 0     ; 1                             ;
+-------+-------+-------+-------+-------------------------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+----------------------------------------+-------------------------------------+
; Register name                          ; Reason for Removal                  ;
+----------------------------------------+-------------------------------------+
; VGA_OSD_RAM:u4|oBlue[7,8]              ; Merged with VGA_OSD_RAM:u4|oBlue[6] ;
; VGA_OSD_RAM:u4|oGreen[6..9]            ; Merged with VGA_OSD_RAM:u4|oBlue[6] ;
; VGA_OSD_RAM:u4|oRed[6..9]              ; Merged with VGA_OSD_RAM:u4|oBlue[6] ;
; LEDG_Driver:u1|Cont[0]                 ; Merged with Cont[0]                 ;
; LEDG_Driver:u1|Cont[1]                 ; Merged with Cont[1]                 ;
; LEDG_Driver:u1|Cont[2]                 ; Merged with Cont[2]                 ;
; LEDG_Driver:u1|Cont[3]                 ; Merged with Cont[3]                 ;
; LEDG_Driver:u1|Cont[4]                 ; Merged with Cont[4]                 ;
; LEDG_Driver:u1|Cont[5]                 ; Merged with Cont[5]                 ;
; LEDG_Driver:u1|Cont[6]                 ; Merged with Cont[6]                 ;
; LEDG_Driver:u1|Cont[7]                 ; Merged with Cont[7]                 ;
; LEDG_Driver:u1|Cont[8]                 ; Merged with Cont[8]                 ;
; LEDG_Driver:u1|Cont[9]                 ; Merged with Cont[9]                 ;
; LEDG_Driver:u1|Cont[10]                ; Merged with Cont[10]                ;
; LEDG_Driver:u1|Cont[11]                ; Merged with Cont[11]                ;
; LEDG_Driver:u1|Cont[12]                ; Merged with Cont[12]                ;
; LEDG_Driver:u1|Cont[13]                ; Merged with Cont[13]                ;
; LEDG_Driver:u1|Cont[14]                ; Merged with Cont[14]                ;
; LEDG_Driver:u1|Cont[15]                ; Merged with Cont[15]                ;
; LEDG_Driver:u1|Cont[16]                ; Merged with Cont[16]                ;
; LEDG_Driver:u1|Cont[17]                ; Merged with Cont[17]                ;
; LEDG_Driver:u1|Cont[18]                ; Merged with Cont[18]                ;
; LEDG_Driver:u1|Cont[19]                ; Merged with Cont[19]                ;
; LCD_TEST:u5|mLCD_ST~8                  ; Lost fanout                         ;
; LCD_TEST:u5|mLCD_ST~9                  ; Lost fanout                         ;
; LCD_TEST:u5|mLCD_ST~10                 ; Lost fanout                         ;
; LCD_TEST:u5|mLCD_ST~11                 ; Lost fanout                         ;
; LCD_TEST:u5|mLCD_ST~12                 ; Lost fanout                         ;
; LCD_TEST:u5|mLCD_ST~13                 ; Lost fanout                         ;
; LCD_TEST:u5|LCD_Controller:u0|ST~8     ; Lost fanout                         ;
; LCD_TEST:u5|LCD_Controller:u0|ST~9     ; Lost fanout                         ;
; Total Number of Removed Registers = 38 ;                                     ;
+----------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 94    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LEDG_Driver:u1|mLED[0]                 ; 4       ;
; LEDG_Driver:u1|mLED[1]                 ; 4       ;
; LEDG_Driver:u1|mLED[2]                 ; 4       ;
; VGA_Ctrl:u3|oVGA_HS                    ; 14      ;
; VGA_Ctrl:u3|oVGA_VS                    ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Default|LCD_TEST:u5|LCD_Controller:u0|mStart ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_Default|LCD_TEST:u5|mLCD_ST                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CLK:u2|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_CLK ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; VGA_CLK_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 10    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 33    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 45    ; Signed Integer                  ;
; V_TOTAL        ; 525   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; START_X        ; 60    ; Signed Integer                     ;
; START_Y        ; 50    ; Signed Integer                     ;
; END_X          ; 580   ; Signed Integer                     ;
; END_Y          ; 450   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 208000               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 26000                ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./V/de0.hex          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_u4o1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; VGA_CLK:u2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 208000                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 8                                                         ;
;     -- NUMWORDS_B                         ; 26000                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u4|IMG_RAM:u0"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u4"                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iVGA_ADDR    ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iON_R        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_R[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_G        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_G[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_B        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_B[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iOFF_R       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_R[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_G       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_G[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_B[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iWR_DATA     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_ADDR     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_EN       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; iWR_CLK      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u3"                                                                                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oCurrent_X   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_X[10..10]" have no fanouts ;
; oCurrent_Y   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_Y[10..10]" have no fanouts ;
; oAddress     ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (20 bits) it drives; bit(s) "oAddress[21..20]" have no fanouts   ;
; oAddress[21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oRequest     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; oVGA_R[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_G[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_B[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_SYNC    ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; oVGA_BLANK   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; oVGA_CLOCK   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jan 07 19:36:29 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/img_ram.v
    Info (12023): Found entity 1: IMG_RAM
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_test.v
    Info (12023): Found entity 1: LCD_TEST
Info (12021): Found 1 design units, including 1 entities, in source file v/ledg_driver.v
    Info (12023): Found entity 1: LEDG_Driver
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_4.v
    Info (12023): Found entity 1: SEG7_LUT_4
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_clk.v
    Info (12023): Found entity 1: VGA_CLK
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_osd_ram.v
    Info (12023): Found entity 1: VGA_OSD_RAM
Warning (12125): Using design file de0_default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_Default
Info (12127): Elaborating entity "DE0_Default" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de0_default.v(208): truncated value with size 16 to match size of target (15)
Warning (10034): Output port "DRAM_ADDR" at de0_default.v(150) has no driver
Warning (10034): Output port "FL_ADDR" at de0_default.v(164) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at de0_default.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at de0_default.v(200) has no driver
Warning (10034): Output port "UART_TXD" at de0_default.v(144) has no driver
Warning (10034): Output port "UART_CTS" at de0_default.v(146) has no driver
Warning (10034): Output port "DRAM_LDQM" at de0_default.v(151) has no driver
Warning (10034): Output port "DRAM_UDQM" at de0_default.v(152) has no driver
Warning (10034): Output port "DRAM_WE_N" at de0_default.v(153) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de0_default.v(154) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de0_default.v(155) has no driver
Warning (10034): Output port "DRAM_CS_N" at de0_default.v(156) has no driver
Warning (10034): Output port "DRAM_BA_0" at de0_default.v(157) has no driver
Warning (10034): Output port "DRAM_BA_1" at de0_default.v(158) has no driver
Warning (10034): Output port "DRAM_CLK" at de0_default.v(159) has no driver
Warning (10034): Output port "DRAM_CKE" at de0_default.v(160) has no driver
Warning (10034): Output port "FL_WE_N" at de0_default.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at de0_default.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at de0_default.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at de0_default.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at de0_default.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at de0_default.v(170) has no driver
Warning (10034): Output port "SD_CLK" at de0_default.v(182) has no driver
Info (12128): Elaborating entity "SEG7_LUT_4" for hierarchy "SEG7_LUT_4:u0"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_4:u0|SEG7_LUT:u0"
Info (12128): Elaborating entity "LEDG_Driver" for hierarchy "LEDG_Driver:u1"
Info (12128): Elaborating entity "VGA_CLK" for hierarchy "VGA_CLK:u2"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_CLK:u2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_CLK:u2|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_CLK:u2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_CLK"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: VGA_CLK_altpll
Info (12128): Elaborating entity "VGA_CLK_altpll" for hierarchy "VGA_CLK:u2|altpll:altpll_component|VGA_CLK_altpll:auto_generated"
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u3"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(66): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(68): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(72): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "VGA_OSD_RAM" for hierarchy "VGA_OSD_RAM:u4"
Warning (10230): Verilog HDL assignment warning at VGA_OSD_RAM.v(56): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "IMG_RAM" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./V/de0.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "208000"
    Info (12134): Parameter "numwords_b" = "26000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4o1.tdf
    Info (12023): Found entity 1: altsyncram_u4o1
Info (12128): Elaborating entity "altsyncram_u4o1" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4ta.tdf
    Info (12023): Found entity 1: decode_4ta
Info (12128): Elaborating entity "decode_4ta" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_4ta:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_t8a.tdf
    Info (12023): Found entity 1: decode_t8a
Info (12128): Elaborating entity "decode_t8a" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_t8a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_knb.tdf
    Info (12023): Found entity 1: mux_knb
Info (12128): Elaborating entity "mux_knb" for hierarchy "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|mux_knb:mux3"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:u5"
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:u5|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[0]" to the node "LCD_DATA[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[1]" to the node "LCD_DATA[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[2]" to the node "LCD_DATA[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[3]" to the node "LCD_DATA[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[4]" to the node "LCD_DATA[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[5]" to the node "LCD_DATA[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[6]" to the node "LCD_DATA[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "LCD_DATA[7]" to the node "LCD_DATA[7]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 118 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 572 logic cells
    Info (21064): Implemented 26 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Wed Jan 07 19:36:32 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


