# SD-2018.2
![Year][year] ![Id][id] ![T-P-I][tpi] ![Last class][last-class]
![Language][language] ![IDE][ide]

Circuits written in the classes of Digital Systems (Sistemas
Digitais) at Federal University of ABC (UFABC).

[year]: https://img.shields.io/badge/year-2018.2-blue.svg?style=flat-square
[id]: https://img.shields.io/badge/id-MCTA024--13-yellowgreen.svg?style=flat-square
[tpi]: https://img.shields.io/badge/T--P--I-2--2--4-lightgrey.svg?style=flat-square
[last-class]: https://img.shields.io/badge/last_class-2018.08.20-green.svg?style=flat-square
[language]: https://img.shields.io/badge/language-VHDL-yellow.svg?style=flat-square
[ide]: https://img.shields.io/badge/IDE-Quartus%20II-orange.svg?style=flat-square

## Classes

- **04/06/2018** *(Laboratory)*: [Introduction
to the Quartus II software and the Altera Cyclone II FPGA development
kit through a schematic design example].
- **07/06/2018** *(Theory)*: Review of combinational and sequential
digital circuits.
- **11/06/2018** *(Laboratory)*: [Introduction to VHDL language,
FPGA simulation and recording].
- **14/06/2018** *(Theory)*: Introduction to programmable logic devices
(CPLD and FPGA).
- **21/06/2018** *(Theory)*: Introduction to VHDL language.
- **25/06/2018** *(Laboratory)*: [Combinational circuits in VHDL: 4bit 
adder with result in 7 segment display].
- **28/06/2018** *(Theory)*: Concorrent commands: `when-else` and `with select`.
- **02/07/2018** *(Laboratory)*: [Concorrent commands: parallel adder
circuit implementation, binary to BCD converter and priority encoder].
- **05/07/2018** *(Theory)*: Sequential circuits: proccess,
`if-else` and `case-when` command.
- **12/07/2018** *(Theory)*: Attributes, `wait` command
and synchronous circuits description: registers and counters.
- **16/07/2018** *(Laboratory)*: [Sequential circuits:
clock divider, counter and adder/subtractor with accumulator].
- **19/07/2018** *(Theory)*: Sequential circuits analysis,
state table and state machine: Moore and Mealy model.
- **23/07/2018** *(Laboratory)*: [Templates for implementation
of state machines in VHDL: Moore and Mealy model].
- **26/07/2018** *(Theory)*: **Test**.
- **30/07/2018** *(Laboratory)*: [PWM module and 13bit binary
to 16bit BCD converter].
- **02/08/2018** *(Theory)*: Iteration schemas.
- **06/08/2018** *(Laboratory)*: [Libraries for communication
with PS2 keyboard and VGA display].
- **09/08/2018** *(Theory)*: Subprograms: functions and procedures.
- **13/08/2018** *(Laboratory)*: [Project] final tests.
- **16/08/2018** *(Theory)*: Packages, libraries and
binary number multiplication algorithms.
- **20/08/2018** *(Theory)*: **[Project] apresentation**.

[Introduction
to the Quartus II software and the Altera Cyclone II FPGA development
kit through a schematic design example]: classes/laboratory/2018.06.04/
[Introduction to VHDL language, FPGA simulation and recording]: classes/laboratory/2018.06.11/
[Combinational circuits in VHDL: 4bit 
adder with result in 7 segment display]: classes/laboratory/2018.06.25/
[Concorrent commands: parallel adder circuit implementation, 
binary to BCD converter and priority encoder]: classes/laboratory/2018.07.02/
[Sequential circuits: clock divider, counter 
and adder/subtractor with accumulator]: classes/laboratory/2018.07.16/
[Templates for implementation of state
machines in VHDL: Moore and Mealy model]: classes/laboratory/2018.07.23/
[PWM module and 13bit binary
to 16bit BCD converter]: classes/laboratory/2018.07.30/
[Libraries for communication
with PS2 keyboard and VGA display]: classes/laboratory/2018.08.06/
[Project]: project/

## License

    The MIT License (MIT)

    Copyright (c) 2018 Alessandro Jean

    Permission is hereby granted, free of charge, to any person obtaining a copy of
    this software and associated documentation files (the "Software"), to deal in
    the Software without restriction, including without limitation the rights to
    use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
    the Software, and to permit persons to whom the Software is furnished to do so,
    subject to the following conditions:
    
    The above copyright notice and this permission notice shall be included in all
    copies or substantial portions of the Software.

    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
    FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
    COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
    IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
    CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.