$date
	Fri Apr 22 00:31:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MIPS_16 $end
$scope module regf $end
$var wire 1 ! RegWrite $end
$var wire 16 " WD [15:0] $end
$var wire 4 # rs1 [3:0] $end
$var wire 4 $ rs2 [3:0] $end
$var wire 4 % rw [3:0] $end
$var reg 16 & rd1 [15:0] $end
$var reg 16 ' rd2 [15:0] $end
$var reg 16 ( rd3 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bz "
x!
$end
#1
