verilog designing
![verilgydfhgfyhfgvguyjgvjog](https://github.com/mohammadsinanemati/rtl_verilog_for4032/blob/main/Screenshot%202025-03-03%20182241.png?raw=true)
