// Seed: 3239648435
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  always begin
    if (1 < 1) disable id_4;
    id_4 = 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7
    , id_35,
    output tri id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    input wire id_19,
    input wire id_20,
    input wor id_21,
    input wand id_22,
    output supply0 id_23,
    input wand id_24,
    input tri id_25,
    input tri1 id_26,
    output supply1 id_27,
    input tri1 id_28,
    input wire id_29,
    input wire id_30,
    output supply1 id_31,
    output tri id_32,
    output tri id_33
);
  wire id_36;
  module_0(
      id_35, id_36
  );
endmodule
