Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  8 21:28:10 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 244 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.997        0.000                      0                  341        0.008        0.000                      0                  341        0.538        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
i_CLK_100MHZ                                 {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                                  {0.000 4.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK_100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          6.997        0.000                      0                  341        0.180        0.000                      0                  341        5.754        0.000                       0                   238  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                      0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        7.001        0.000                      0                  341        0.180        0.000                      0                  341        5.754        0.000                       0                   238  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          6.997        0.000                      0                  341        0.008        0.000                      0                  341  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        6.997        0.000                      0                  341        0.008        0.000                      0                  341  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK_100MHZ
  To Clock:  i_CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.230ns (35.131%)  route 4.118ns (64.869%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 12.178 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.165     4.954    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     5.280 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.307     5.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I3_O)        0.124     5.712 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.712    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    12.178    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.804    
                         clock uncertainty           -0.172    12.632    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.077    12.709    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.230ns (35.154%)  route 4.114ns (64.846%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.875     4.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     4.990 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.593     5.584    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.708 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     5.708    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.248ns (23.709%)  route 4.016ns (76.291%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.138 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.086     0.948    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.072 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.607     1.679    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.639     2.442    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.150     2.592 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.161     3.753    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.332     4.085 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.523     4.608    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.588    12.754    
                         clock uncertainty           -0.172    12.582    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)       -0.016    12.566    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.876ns (37.956%)  route 3.067ns (62.044%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.691     4.183    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.307 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.307    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.077    12.697    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.876ns (38.033%)  route 3.057ns (61.967%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.681     4.173    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.297 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.297    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.081    12.701    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.193ns (46.369%)  route 2.536ns (53.631%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.810     3.968    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.092 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     4.092    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.193ns (46.379%)  route 2.535ns (53.621%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.809     3.967    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.091    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.377ns (30.153%)  route 3.190ns (69.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.178 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.072     0.894    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.295     1.189 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.881     2.070    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.153     2.223 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1/O
                         net (fo=2, routed)           0.365     2.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.327     2.915 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.872     3.787    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.911    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.625    12.788    
                         clock uncertainty           -0.172    12.616    
    SLICE_X36Y24         FDCE (Setup_fdce_C_D)        0.031    12.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.952ns (21.364%)  route 3.504ns (78.636%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/Q
                         net (fo=2, routed)           1.146     0.964    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[11]
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.088 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5/O
                         net (fo=2, routed)           0.565     1.653    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.777 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3/O
                         net (fo=5, routed)           0.706     2.483    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124     2.607 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2/O
                         net (fo=1, routed)           1.087     3.694    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.818 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1/O
                         net (fo=1, routed)           0.000     3.818    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1_n_0
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    12.710    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 2.265ns (51.385%)  route 2.143ns (48.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.322     2.351 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3/O
                         net (fo=3, routed)           1.093     3.444    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I1_O)        0.326     3.770 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.770    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                         clock pessimism              0.628    12.808    
                         clock uncertainty           -0.172    12.636    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)        0.031    12.667    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  8.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.130    -0.229    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.365    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.110    -0.227    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.427    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112    -0.225    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.052    -0.434    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.339 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/Q
                         net (fo=3, routed)           0.105    -0.233    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[10]
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.091    -0.399    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.092    -0.373    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.739%)  route 0.167ns (54.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.167    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.419    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.361%)  route 0.198ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/Q
                         net (fo=9, routed)           0.198    -0.141    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[34]
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    -0.489    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.372    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X36Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d[3]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091    -0.401    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.916%)  route 0.177ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/Q
                         net (fo=4, routed)           0.177    -0.197    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[28]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.432    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.092    -0.409    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.230ns (35.131%)  route 4.118ns (64.869%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 12.178 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.165     4.954    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     5.280 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.307     5.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I3_O)        0.124     5.712 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.712    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    12.178    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.804    
                         clock uncertainty           -0.168    12.636    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.077    12.713    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.230ns (35.154%)  route 4.114ns (64.846%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.875     4.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     4.990 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.593     5.584    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.708 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     5.708    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.081    12.718    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.248ns (23.709%)  route 4.016ns (76.291%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.138 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.086     0.948    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.072 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.607     1.679    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.639     2.442    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.150     2.592 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.161     3.753    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.332     4.085 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.523     4.608    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.588    12.754    
                         clock uncertainty           -0.168    12.586    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)       -0.016    12.570    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.876ns (37.956%)  route 3.067ns (62.044%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.691     4.183    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.307 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.307    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.168    12.624    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.077    12.701    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.876ns (38.033%)  route 3.057ns (61.967%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.681     4.173    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.297 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.297    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.168    12.624    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.081    12.705    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.193ns (46.369%)  route 2.536ns (53.631%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.810     3.968    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.092 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     4.092    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.029    12.666    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.193ns (46.379%)  route 2.535ns (53.621%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.809     3.967    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.091    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.031    12.668    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.377ns (30.153%)  route 3.190ns (69.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.178 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.072     0.894    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.295     1.189 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.881     2.070    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.153     2.223 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1/O
                         net (fo=2, routed)           0.365     2.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.327     2.915 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.872     3.787    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.911    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.625    12.788    
                         clock uncertainty           -0.168    12.620    
    SLICE_X36Y24         FDCE (Setup_fdce_C_D)        0.031    12.651    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.952ns (21.364%)  route 3.504ns (78.636%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/Q
                         net (fo=2, routed)           1.146     0.964    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[11]
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.088 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5/O
                         net (fo=2, routed)           0.565     1.653    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.777 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3/O
                         net (fo=5, routed)           0.706     2.483    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124     2.607 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2/O
                         net (fo=1, routed)           1.087     3.694    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.818 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1/O
                         net (fo=1, routed)           0.000     3.818    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1_n_0
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    12.714    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 2.265ns (51.385%)  route 2.143ns (48.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.322     2.351 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3/O
                         net (fo=3, routed)           1.093     3.444    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I1_O)        0.326     3.770 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.770    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                         clock pessimism              0.628    12.808    
                         clock uncertainty           -0.168    12.640    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)        0.031    12.671    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  8.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.130    -0.229    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.365    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.110    -0.227    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.427    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112    -0.225    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.052    -0.434    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.339 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/Q
                         net (fo=3, routed)           0.105    -0.233    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[10]
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.091    -0.399    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.092    -0.373    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.739%)  route 0.167ns (54.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.167    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.419    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.361%)  route 0.198ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/Q
                         net (fo=9, routed)           0.198    -0.141    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[34]
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    -0.489    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.372    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X36Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d[3]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091    -0.401    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.916%)  route 0.177ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/Q
                         net (fo=4, routed)           0.177    -0.197    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[28]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.432    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.092    -0.409    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y10     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.230ns (35.131%)  route 4.118ns (64.869%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 12.178 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.165     4.954    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     5.280 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.307     5.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I3_O)        0.124     5.712 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.712    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    12.178    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.804    
                         clock uncertainty           -0.172    12.632    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.077    12.709    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.230ns (35.154%)  route 4.114ns (64.846%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.875     4.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     4.990 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.593     5.584    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.708 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     5.708    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.248ns (23.709%)  route 4.016ns (76.291%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.138 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.086     0.948    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.072 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.607     1.679    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.639     2.442    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.150     2.592 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.161     3.753    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.332     4.085 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.523     4.608    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.588    12.754    
                         clock uncertainty           -0.172    12.582    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)       -0.016    12.566    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.876ns (37.956%)  route 3.067ns (62.044%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.691     4.183    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.307 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.307    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.077    12.697    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.876ns (38.033%)  route 3.057ns (61.967%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.681     4.173    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.297 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.297    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.081    12.701    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.193ns (46.369%)  route 2.536ns (53.631%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.810     3.968    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.092 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     4.092    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.193ns (46.379%)  route 2.535ns (53.621%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.809     3.967    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.091    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.377ns (30.153%)  route 3.190ns (69.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.178 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.072     0.894    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.295     1.189 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.881     2.070    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.153     2.223 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1/O
                         net (fo=2, routed)           0.365     2.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.327     2.915 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.872     3.787    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.911    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.625    12.788    
                         clock uncertainty           -0.172    12.616    
    SLICE_X36Y24         FDCE (Setup_fdce_C_D)        0.031    12.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.952ns (21.364%)  route 3.504ns (78.636%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/Q
                         net (fo=2, routed)           1.146     0.964    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[11]
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.088 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5/O
                         net (fo=2, routed)           0.565     1.653    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.777 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3/O
                         net (fo=5, routed)           0.706     2.483    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124     2.607 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2/O
                         net (fo=1, routed)           1.087     3.694    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.818 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1/O
                         net (fo=1, routed)           0.000     3.818    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1_n_0
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    12.710    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 2.265ns (51.385%)  route 2.143ns (48.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.322     2.351 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3/O
                         net (fo=3, routed)           1.093     3.444    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I1_O)        0.326     3.770 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.770    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                         clock pessimism              0.628    12.808    
                         clock uncertainty           -0.172    12.636    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)        0.031    12.667    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  8.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.130    -0.229    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.192    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.110    -0.227    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.172    -0.313    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.254    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112    -0.225    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.172    -0.313    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.052    -0.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.339 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/Q
                         net (fo=3, routed)           0.105    -0.233    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[10]
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.091    -0.226    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.172    -0.292    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.092    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.739%)  route 0.167ns (54.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.167    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.246    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.361%)  route 0.198ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/Q
                         net (fo=9, routed)           0.198    -0.141    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[34]
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.199    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X36Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d[3]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091    -0.228    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.916%)  route 0.177ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/Q
                         net (fo=4, routed)           0.177    -0.197    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[28]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.259    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.172    -0.328    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.092    -0.236    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.230ns (35.131%)  route 4.118ns (64.869%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 12.178 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.165     4.954    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     5.280 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.307     5.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I3_O)        0.124     5.712 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.712    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    12.178    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y11         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.804    
                         clock uncertainty           -0.172    12.632    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.077    12.709    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.230ns (35.154%)  route 4.114ns (64.846%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.645     3.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.152     3.790 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.875     4.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.326     4.990 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.593     5.584    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.708 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     5.708    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.248ns (23.709%)  route 4.016ns (76.291%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.138 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.086     0.948    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.072 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.607     1.679    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.803 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.639     2.442    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.150     2.592 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.161     3.753    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.332     4.085 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.523     4.608    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.588    12.754    
                         clock uncertainty           -0.172    12.582    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)       -0.016    12.566    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.876ns (37.956%)  route 3.067ns (62.044%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.691     4.183    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.307 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.307    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.077    12.697    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.876ns (38.033%)  route 3.057ns (61.967%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          2.376     3.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[7]_i_3__1/O
                         net (fo=2, routed)           0.681     4.173    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.297 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.297    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.081    12.701    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.193ns (46.369%)  route 2.536ns (53.631%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.810     3.968    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.092 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     4.092    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.193ns (46.379%)  route 2.535ns (53.621%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.328     2.357 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.677     3.034    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[0]_i_2_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.158 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.809     3.967    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     4.091    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[2]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.377ns (30.153%)  route 3.190ns (69.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.737    -0.656    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.178 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.072     0.894    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.295     1.189 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.881     2.070    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.153     2.223 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1/O
                         net (fo=2, routed)           0.365     2.588    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_7__1_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.327     2.915 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.872     3.787    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_2__1_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.911 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.911    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X36Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.625    12.788    
                         clock uncertainty           -0.172    12.616    
    SLICE_X36Y24         FDCE (Setup_fdce_C_D)        0.031    12.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.952ns (21.364%)  route 3.504ns (78.636%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[11]/Q
                         net (fo=2, routed)           1.146     0.964    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[11]
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.088 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5/O
                         net (fo=2, routed)           0.565     1.653    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_5_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.777 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3/O
                         net (fo=5, routed)           0.706     2.483    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[7]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124     2.607 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2/O
                         net (fo=1, routed)           1.087     3.694    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_2_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.818 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1/O
                         net (fo=1, routed)           0.000     3.818    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE[7]_i_1_n_0
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                         clock pessimism              0.625    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    12.710    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 2.265ns (51.385%)  route 2.143ns (48.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 12.180 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.755    -0.638    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.979 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/Q
                         net (fo=6, routed)           1.050     2.029    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/data_o[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.322     2.351 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3/O
                         net (fo=3, routed)           1.093     3.444    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_3_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I1_O)        0.326     3.770 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.770    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[3]_i_1_n_0
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.578    12.180    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                         clock pessimism              0.628    12.808    
                         clock uncertainty           -0.172    12.636    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)        0.031    12.667    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  8.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.130    -0.229    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.192    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.110    -0.227    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.172    -0.313    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.254    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112    -0.225    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.172    -0.313    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.052    -0.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.339 f  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[10]/Q
                         net (fo=3, routed)           0.105    -0.233    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_X_COORD[10]
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.091    -0.226    HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.472%)  route 0.162ns (46.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.172    -0.292    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.092    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.739%)  route 0.167ns (54.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.167    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.246    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.361%)  route 0.198ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[7]/Q
                         net (fo=9, routed)           0.198    -0.141    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[34]
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y10         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.199    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.505    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X36Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/n1d[3]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_1
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.859    -0.738    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091    -0.228    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.916%)  route 0.177ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X39Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_GREEN_reg[7]/Q
                         net (fo=4, routed)           0.177    -0.197    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[28]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.259    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.172    -0.328    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.092    -0.236    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.067    





