
STM32_TMCM_1260_alternative.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ebc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001f78  08001f78  00002f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fa8  08001fa8  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001fa8  08001fa8  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fa8  08001fa8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fa8  08001fa8  00002fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001fac  08001fac  00002fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001fb0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001fbc  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001fbc  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004987  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000118c  00000000  00000000  000079bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000578  00000000  00000000  00008b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000413  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001959b  00000000  00000000  000094d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d71  00000000  00000000  00022a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099cbb  00000000  00000000  000297df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c349a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001240  00000000  00000000  000c34e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000c4720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001f60 	.word	0x08001f60

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001f60 	.word	0x08001f60

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <TMC5160_Enable>:
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */


// Enable driver (active low)
static inline void TMC5160_Enable(void) {
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DRV_ENN_GPIO_Port, DRV_ENN_Pin, GPIO_PIN_RESET);
 8000220:	2390      	movs	r3, #144	@ 0x90
 8000222:	05db      	lsls	r3, r3, #23
 8000224:	2200      	movs	r2, #0
 8000226:	2104      	movs	r1, #4
 8000228:	0018      	movs	r0, r3
 800022a:	f000 fd6d 	bl	8000d08 <HAL_GPIO_WritePin>
    // Keep as output low
}
 800022e:	46c0      	nop			@ (mov r8, r8)
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <TMC5160_Disable>:

// Disable driver (let external pull-up do the work), so there is no 5V -> 3V3 feeding
static inline void TMC5160_Disable(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0
	// Make PA2 input, high-Z
	    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	0018      	movs	r0, r3
 800023e:	2314      	movs	r3, #20
 8000240:	001a      	movs	r2, r3
 8000242:	2100      	movs	r1, #0
 8000244:	f001 fe60 	bl	8001f08 <memset>
	    GPIO_InitStruct.Pin = DRV_ENN_Pin;
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2204      	movs	r2, #4
 800024c:	601a      	str	r2, [r3, #0]
	    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2200      	movs	r2, #0
 8000252:	605a      	str	r2, [r3, #4]
	    GPIO_InitStruct.Pull = GPIO_NOPULL; // let external pull-up pull it high
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
	    HAL_GPIO_Init(DRV_ENN_GPIO_Port, &GPIO_InitStruct);
 800025a:	1d3a      	adds	r2, r7, #4
 800025c:	2390      	movs	r3, #144	@ 0x90
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	0011      	movs	r1, r2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 fbd8 	bl	8000a18 <HAL_GPIO_Init>
}
 8000268:	46c0      	nop			@ (mov r8, r8)
 800026a:	46bd      	mov	sp, r7
 800026c:	b006      	add	sp, #24
 800026e:	bd80      	pop	{r7, pc}

08000270 <TMC5160_CS_LOW>:
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */


static inline void TMC5160_CS_LOW(void) {
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_RESET);
 8000274:	2390      	movs	r3, #144	@ 0x90
 8000276:	05db      	lsls	r3, r3, #23
 8000278:	2200      	movs	r2, #0
 800027a:	2110      	movs	r1, #16
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fd43 	bl	8000d08 <HAL_GPIO_WritePin>
}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <TMC5160_CS_HIGH>:
static inline void TMC5160_CS_HIGH(void) {
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_SET);
 800028c:	2390      	movs	r3, #144	@ 0x90
 800028e:	05db      	lsls	r3, r3, #23
 8000290:	2201      	movs	r2, #1
 8000292:	2110      	movs	r1, #16
 8000294:	0018      	movs	r0, r3
 8000296:	f000 fd37 	bl	8000d08 <HAL_GPIO_WritePin>
}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <TMC5160_WriteReg>:


uint32_t TMC5160_WriteReg(uint8_t address, uint32_t value) {
 80002a0:	b5b0      	push	{r4, r5, r7, lr}
 80002a2:	b08a      	sub	sp, #40	@ 0x28
 80002a4:	af02      	add	r7, sp, #8
 80002a6:	0002      	movs	r2, r0
 80002a8:	6039      	str	r1, [r7, #0]
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	701a      	strb	r2, [r3, #0]
    uint32_t ret;

    // This is NOT re-positioning register fields. This is simply breaking a 32-bit integer into 4 bytes so SPI can send them. SPI sends 8 bits at a time.
    // Your MCU cannot send a 32-bit word directly.
    // So this converts: uint32_t value = 0xAABBCCDD; into: tx[1] = 0xAA; tx[2] = 0xBB; tx[3] = 0xCC; tx[4] = 0xDD
    tx[0] = address | 0x80; // MSB = 1 → WRITE // MSB=0 for write // 8 bits // address + R/W
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2280      	movs	r2, #128	@ 0x80
 80002b4:	4252      	negs	r2, r2
 80002b6:	4313      	orrs	r3, r2
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	2114      	movs	r1, #20
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	701a      	strb	r2, [r3, #0]
    tx[1] = (value >> 24) & 0xFF; // 8 bits // data[31:24] // How do we extract bits 31..24? // We move them into the lowest 8-bit position, then mask.
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	0e1b      	lsrs	r3, r3, #24
 80002c4:	b2da      	uxtb	r2, r3
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	705a      	strb	r2, [r3, #1]
    // This is called byte extraction, not bit manipulation.
    // and shifting is how you extract the correct byte (MSB first) from a 32-bit register value
    // by shifting to the right you get your needed 8 bits in tx byte value;

    tx[2] = (value >> 16) & 0xFF; // 8 bits // data[23:16]
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	0c1b      	lsrs	r3, r3, #16
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	709a      	strb	r2, [r3, #2]
    tx[3] = (value >> 8) & 0xFF; // 8 bits // data[15:8]
 80002d4:	683b      	ldr	r3, [r7, #0]
 80002d6:	0a1b      	lsrs	r3, r3, #8
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	70da      	strb	r2, [r3, #3]
    tx[4] = value & 0xFF; // 8 bits // data[7:0] // LSB last out
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	000c      	movs	r4, r1
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	711a      	strb	r2, [r3, #4]

    TMC5160_CS_LOW();
 80002e8:	f7ff ffc2 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY); // sends out from tx[0] to tx [4] (LSB transmitted last as per datasheet)
 80002ec:	250c      	movs	r5, #12
 80002ee:	197a      	adds	r2, r7, r5
 80002f0:	1939      	adds	r1, r7, r4
 80002f2:	480f      	ldr	r0, [pc, #60]	@ (8000330 <TMC5160_WriteReg+0x90>)
 80002f4:	2301      	movs	r3, #1
 80002f6:	425b      	negs	r3, r3
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	2305      	movs	r3, #5
 80002fc:	f001 faac 	bl	8001858 <HAL_SPI_TransmitReceive>
    // and also receives back same tx data as response or ACK that data was received correctly and stored in rx[5]
    TMC5160_CS_HIGH();
 8000300:	f7ff ffc2 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 8000304:	0029      	movs	r1, r5
 8000306:	187b      	adds	r3, r7, r1
 8000308:	785b      	ldrb	r3, [r3, #1]
 800030a:	061a      	lsls	r2, r3, #24
 800030c:	187b      	adds	r3, r7, r1
 800030e:	789b      	ldrb	r3, [r3, #2]
 8000310:	041b      	lsls	r3, r3, #16
 8000312:	431a      	orrs	r2, r3
 8000314:	187b      	adds	r3, r7, r1
 8000316:	78db      	ldrb	r3, [r3, #3]
 8000318:	021b      	lsls	r3, r3, #8
 800031a:	4313      	orrs	r3, r2
 800031c:	187a      	adds	r2, r7, r1
 800031e:	7912      	ldrb	r2, [r2, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	61fb      	str	r3, [r7, #28]
    return ret;
 8000324:	69fb      	ldr	r3, [r7, #28]
}
 8000326:	0018      	movs	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	b008      	add	sp, #32
 800032c:	bdb0      	pop	{r4, r5, r7, pc}
 800032e:	46c0      	nop			@ (mov r8, r8)
 8000330:	20000028 	.word	0x20000028

08000334 <TMC5160_ReadReg>:

uint32_t TMC5160_ReadReg(uint8_t address) {
 8000334:	b5b0      	push	{r4, r5, r7, lr}
 8000336:	b08a      	sub	sp, #40	@ 0x28
 8000338:	af02      	add	r7, sp, #8
 800033a:	0002      	movs	r2, r0
 800033c:	1dfb      	adds	r3, r7, #7
 800033e:	701a      	strb	r2, [r3, #0]
    // That’s why TMC datasheets always show “read requires two transfers”.
    // You need two consecutive SPI transfers: 1. Send read request (address byte, rest 0); 2. Read the data on the next SPI transfer;


    // --- First transfer: send read command --- so the chip prepares the data
    tx[0] = address & 0x7F;  // MSB = 0 → READ;
 8000340:	1dfb      	adds	r3, r7, #7
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	227f      	movs	r2, #127	@ 0x7f
 8000346:	4013      	ands	r3, r2
 8000348:	b2da      	uxtb	r2, r3
 800034a:	2414      	movs	r4, #20
 800034c:	193b      	adds	r3, r7, r4
 800034e:	701a      	strb	r2, [r3, #0]
    tx[1] = tx[2] = tx[3] = tx[4] = 0;
 8000350:	193b      	adds	r3, r7, r4
 8000352:	2200      	movs	r2, #0
 8000354:	711a      	strb	r2, [r3, #4]
 8000356:	193b      	adds	r3, r7, r4
 8000358:	791a      	ldrb	r2, [r3, #4]
 800035a:	193b      	adds	r3, r7, r4
 800035c:	70da      	strb	r2, [r3, #3]
 800035e:	193b      	adds	r3, r7, r4
 8000360:	78da      	ldrb	r2, [r3, #3]
 8000362:	193b      	adds	r3, r7, r4
 8000364:	709a      	strb	r2, [r3, #2]
 8000366:	193b      	adds	r3, r7, r4
 8000368:	789a      	ldrb	r2, [r3, #2]
 800036a:	193b      	adds	r3, r7, r4
 800036c:	705a      	strb	r2, [r3, #1]
    // read access does not transfer data to the addressed register, but it transfers the address only and its 32 data bits are dummies, and, further the
    // following read or write access delivers back the data read from the address transmitted in the preceding read cycle.
    // For read access, the data bits might have any value (-). So, one can set them to 0.

    TMC5160_CS_LOW();
 800036e:	f7ff ff7f 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 8000372:	250c      	movs	r5, #12
 8000374:	197a      	adds	r2, r7, r5
 8000376:	1939      	adds	r1, r7, r4
 8000378:	481e      	ldr	r0, [pc, #120]	@ (80003f4 <TMC5160_ReadReg+0xc0>)
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	9300      	str	r3, [sp, #0]
 8000380:	2305      	movs	r3, #5
 8000382:	f001 fa69 	bl	8001858 <HAL_SPI_TransmitReceive>
    TMC5160_CS_HIGH();
 8000386:	f7ff ff7f 	bl	8000288 <TMC5160_CS_HIGH>

    // --- Second transfer: clock out the data --- send the same read command again to get data out from chip
        tx[0] = 0;  // dummy bytes // no need to input address bc the data now will be given from first transfer
 800038a:	193b      	adds	r3, r7, r4
 800038c:	2200      	movs	r2, #0
 800038e:	701a      	strb	r2, [r3, #0]
        tx[1] = tx[2] = tx[3] = tx[4] = 0; // dummy data bits
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2200      	movs	r2, #0
 8000394:	711a      	strb	r2, [r3, #4]
 8000396:	193b      	adds	r3, r7, r4
 8000398:	791a      	ldrb	r2, [r3, #4]
 800039a:	193b      	adds	r3, r7, r4
 800039c:	70da      	strb	r2, [r3, #3]
 800039e:	193b      	adds	r3, r7, r4
 80003a0:	78da      	ldrb	r2, [r3, #3]
 80003a2:	193b      	adds	r3, r7, r4
 80003a4:	709a      	strb	r2, [r3, #2]
 80003a6:	193b      	adds	r3, r7, r4
 80003a8:	789a      	ldrb	r2, [r3, #2]
 80003aa:	193b      	adds	r3, r7, r4
 80003ac:	705a      	strb	r2, [r3, #1]

        TMC5160_CS_LOW();
 80003ae:	f7ff ff5f 	bl	8000270 <TMC5160_CS_LOW>
        HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 80003b2:	197a      	adds	r2, r7, r5
 80003b4:	1939      	adds	r1, r7, r4
 80003b6:	480f      	ldr	r0, [pc, #60]	@ (80003f4 <TMC5160_ReadReg+0xc0>)
 80003b8:	2301      	movs	r3, #1
 80003ba:	425b      	negs	r3, r3
 80003bc:	9300      	str	r3, [sp, #0]
 80003be:	2305      	movs	r3, #5
 80003c0:	f001 fa4a 	bl	8001858 <HAL_SPI_TransmitReceive>
        TMC5160_CS_HIGH();
 80003c4:	f7ff ff60 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 80003c8:	0029      	movs	r1, r5
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	785b      	ldrb	r3, [r3, #1]
 80003ce:	061a      	lsls	r2, r3, #24
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	789b      	ldrb	r3, [r3, #2]
 80003d4:	041b      	lsls	r3, r3, #16
 80003d6:	431a      	orrs	r2, r3
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	78db      	ldrb	r3, [r3, #3]
 80003dc:	021b      	lsls	r3, r3, #8
 80003de:	4313      	orrs	r3, r2
 80003e0:	187a      	adds	r2, r7, r1
 80003e2:	7912      	ldrb	r2, [r2, #4]
 80003e4:	4313      	orrs	r3, r2
 80003e6:	61fb      	str	r3, [r7, #28]
    return ret;
 80003e8:	69fb      	ldr	r3, [r7, #28]
}
 80003ea:	0018      	movs	r0, r3
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b008      	add	sp, #32
 80003f0:	bdb0      	pop	{r4, r5, r7, pc}
 80003f2:	46c0      	nop			@ (mov r8, r8)
 80003f4:	20000028 	.word	0x20000028

080003f8 <TMC5160_Init>:

void TMC5160_Init(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
    TMC5160_WriteReg(GCONF, 0x00000000);
 80003fc:	2100      	movs	r1, #0
 80003fe:	2000      	movs	r0, #0
 8000400:	f7ff ff4e 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(IHOLD_IRUN, IHOLD_IRUN_VALUE);
 8000404:	4b10      	ldr	r3, [pc, #64]	@ (8000448 <TMC5160_Init+0x50>)
 8000406:	0019      	movs	r1, r3
 8000408:	2010      	movs	r0, #16
 800040a:	f7ff ff49 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(CHOPCONF, CHOPCONF_VALUE);
 800040e:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <TMC5160_Init+0x54>)
 8000410:	0019      	movs	r1, r3
 8000412:	206c      	movs	r0, #108	@ 0x6c
 8000414:	f7ff ff44 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VSTART, 0x00000000);
 8000418:	2100      	movs	r1, #0
 800041a:	2023      	movs	r0, #35	@ 0x23
 800041c:	f7ff ff40 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Amax, 500);
 8000420:	23fa      	movs	r3, #250	@ 0xfa
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	0019      	movs	r1, r3
 8000426:	2026      	movs	r0, #38	@ 0x26
 8000428:	f7ff ff3a 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Dmax, 500);
 800042c:	23fa      	movs	r3, #250	@ 0xfa
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	0019      	movs	r1, r3
 8000432:	2028      	movs	r0, #40	@ 0x28
 8000434:	f7ff ff34 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VMAX, 50000);
 8000438:	4b05      	ldr	r3, [pc, #20]	@ (8000450 <TMC5160_Init+0x58>)
 800043a:	0019      	movs	r1, r3
 800043c:	2027      	movs	r0, #39	@ 0x27
 800043e:	f7ff ff2f 	bl	80002a0 <TMC5160_WriteReg>
    // TMC5160_WriteReg(Amax, 500); -> uint32_t value = 500; -> 500 = 0x000001F4 -> tx[1] = 0x00, tx[2] = 0x00, tx[3] = 0x01, tx[4] = 0xF4
    // 500 = 0x000001F4 -> int32 (32 bits or 4 bytes), in hex two numbers represent 8 bits (1 byte)
    // 500 = 0x000001F4 = 0000'0000 0000'0000 0000'0001 1111'0100
    // so 0x000001F4 -> 00 00 01 F4
    // Each register is accessed via 32 data bits even if it uses less than 32 data bits. (from datasheet)
}
 8000442:	46c0      	nop			@ (mov r8, r8)
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	00061905 	.word	0x00061905
 800044c:	080100c3 	.word	0x080100c3
 8000450:	0000c350 	.word	0x0000c350

08000454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800045a:	f000 f9a1 	bl	80007a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800045e:	f000 f82b 	bl	80004b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000462:	f000 f8a7 	bl	80005b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000466:	f000 f867 	bl	8000538 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  TMC5160_CS_HIGH();
 800046a:	f7ff ff0d 	bl	8000288 <TMC5160_CS_HIGH>
  HAL_Delay(10);
 800046e:	200a      	movs	r0, #10
 8000470:	f000 f9fa 	bl	8000868 <HAL_Delay>

  // Driver disabled by default (external pull-up)
  TMC5160_Disable();
 8000474:	f7ff fede 	bl	8000234 <TMC5160_Disable>
  HAL_Delay(10); // let things stabilize
 8000478:	200a      	movs	r0, #10
 800047a:	f000 f9f5 	bl	8000868 <HAL_Delay>


  TMC5160_Init();
 800047e:	f7ff ffbb 	bl	80003f8 <TMC5160_Init>

  // Enable driver after configuration
  TMC5160_Enable();
 8000482:	f7ff fecb 	bl	800021c <TMC5160_Enable>
  HAL_Delay(10); // small delay to let driver enable
 8000486:	200a      	movs	r0, #10
 8000488:	f000 f9ee 	bl	8000868 <HAL_Delay>
  // Never enable DRV_ENN before configuring registers — can cause motor to jerk with undefined current/microstep.
  // Driver can be disabled any time if you need to stop the motor immediately — the motor will coast.


  // Move 10 revolutions
  TMC5160_WriteReg(XTARGET, 2000);
 800048c:	23fa      	movs	r3, #250	@ 0xfa
 800048e:	00db      	lsls	r3, r3, #3
 8000490:	0019      	movs	r1, r3
 8000492:	202d      	movs	r0, #45	@ 0x2d
 8000494:	f7ff ff04 	bl	80002a0 <TMC5160_WriteReg>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Wait while motor reaches target
	  uint32_t xactual = TMC5160_ReadReg(0x21); // XACTUAL
 8000498:	2021      	movs	r0, #33	@ 0x21
 800049a:	f7ff ff4b 	bl	8000334 <TMC5160_ReadReg>
 800049e:	0003      	movs	r3, r0
 80004a0:	607b      	str	r3, [r7, #4]
	  if (xactual >= 2000) { // in full steps, so 10 revolutions × 200 steps/rev = 2000 steps
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	23fa      	movs	r3, #250	@ 0xfa
 80004a6:	00db      	lsls	r3, r3, #3
 80004a8:	429a      	cmp	r2, r3
 80004aa:	d300      	bcc.n	80004ae <main+0x5a>
		  break;
 80004ac:	e003      	b.n	80004b6 <main+0x62>
	  }
	  HAL_Delay(10);
 80004ae:	200a      	movs	r0, #10
 80004b0:	f000 f9da 	bl	8000868 <HAL_Delay>
  {
 80004b4:	e7f0      	b.n	8000498 <main+0x44>

    /* USER CODE BEGIN 3 */
  }

  // Motor reached position
  while (1);
 80004b6:	e7fe      	b.n	80004b6 <main+0x62>

080004b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b8:	b590      	push	{r4, r7, lr}
 80004ba:	b093      	sub	sp, #76	@ 0x4c
 80004bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004be:	2414      	movs	r4, #20
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	0018      	movs	r0, r3
 80004c4:	2334      	movs	r3, #52	@ 0x34
 80004c6:	001a      	movs	r2, r3
 80004c8:	2100      	movs	r1, #0
 80004ca:	f001 fd1d 	bl	8001f08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	0018      	movs	r0, r3
 80004d2:	2310      	movs	r3, #16
 80004d4:	001a      	movs	r2, r3
 80004d6:	2100      	movs	r1, #0
 80004d8:	f001 fd16 	bl	8001f08 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004dc:	0021      	movs	r1, r4
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	2202      	movs	r2, #2
 80004e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2210      	movs	r2, #16
 80004ee:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	2200      	movs	r2, #0
 80004f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	0018      	movs	r0, r3
 80004fa:	f000 fc23 	bl	8000d44 <HAL_RCC_OscConfig>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000502:	f000 f88f 	bl	8000624 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	2207      	movs	r2, #7
 800050a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800050c:	1d3b      	adds	r3, r7, #4
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2200      	movs	r2, #0
 800051c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	2100      	movs	r1, #0
 8000522:	0018      	movs	r0, r3
 8000524:	f000 ff94 	bl	8001450 <HAL_RCC_ClockConfig>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d001      	beq.n	8000530 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800052c:	f000 f87a 	bl	8000624 <Error_Handler>
  }
}
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b013      	add	sp, #76	@ 0x4c
 8000536:	bd90      	pop	{r4, r7, pc}

08000538 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800053c:	4b1b      	ldr	r3, [pc, #108]	@ (80005ac <MX_SPI1_Init+0x74>)
 800053e:	4a1c      	ldr	r2, [pc, #112]	@ (80005b0 <MX_SPI1_Init+0x78>)
 8000540:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000542:	4b1a      	ldr	r3, [pc, #104]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000544:	2282      	movs	r2, #130	@ 0x82
 8000546:	0052      	lsls	r2, r2, #1
 8000548:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800054a:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <MX_SPI1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000550:	4b16      	ldr	r3, [pc, #88]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000552:	22e0      	movs	r2, #224	@ 0xe0
 8000554:	00d2      	lsls	r2, r2, #3
 8000556:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <MX_SPI1_Init+0x74>)
 800055a:	2202      	movs	r2, #2
 800055c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800055e:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000560:	2201      	movs	r2, #1
 8000562:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000566:	2280      	movs	r2, #128	@ 0x80
 8000568:	0092      	lsls	r2, r2, #2
 800056a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800056c:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <MX_SPI1_Init+0x74>)
 800056e:	2200      	movs	r2, #0
 8000570:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000572:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000574:	2200      	movs	r2, #0
 8000576:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000578:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <MX_SPI1_Init+0x74>)
 800057a:	2200      	movs	r2, #0
 800057c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800057e:	4b0b      	ldr	r3, [pc, #44]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000580:	2200      	movs	r2, #0
 8000582:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000584:	4b09      	ldr	r3, [pc, #36]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000586:	2207      	movs	r2, #7
 8000588:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800058a:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <MX_SPI1_Init+0x74>)
 800058c:	2200      	movs	r2, #0
 800058e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000590:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000592:	2200      	movs	r2, #0
 8000594:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000596:	4b05      	ldr	r3, [pc, #20]	@ (80005ac <MX_SPI1_Init+0x74>)
 8000598:	0018      	movs	r0, r3
 800059a:	f001 f8a5 	bl	80016e8 <HAL_SPI_Init>
 800059e:	1e03      	subs	r3, r0, #0
 80005a0:	d001      	beq.n	80005a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80005a2:	f000 f83f 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000028 	.word	0x20000028
 80005b0:	40013000 	.word	0x40013000

080005b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	0018      	movs	r0, r3
 80005be:	2314      	movs	r3, #20
 80005c0:	001a      	movs	r2, r3
 80005c2:	2100      	movs	r1, #0
 80005c4:	f001 fca0 	bl	8001f08 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c8:	4b15      	ldr	r3, [pc, #84]	@ (8000620 <MX_GPIO_Init+0x6c>)
 80005ca:	695a      	ldr	r2, [r3, #20]
 80005cc:	4b14      	ldr	r3, [pc, #80]	@ (8000620 <MX_GPIO_Init+0x6c>)
 80005ce:	2180      	movs	r1, #128	@ 0x80
 80005d0:	0289      	lsls	r1, r1, #10
 80005d2:	430a      	orrs	r2, r1
 80005d4:	615a      	str	r2, [r3, #20]
 80005d6:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <MX_GPIO_Init+0x6c>)
 80005d8:	695a      	ldr	r2, [r3, #20]
 80005da:	2380      	movs	r3, #128	@ 0x80
 80005dc:	029b      	lsls	r3, r3, #10
 80005de:	4013      	ands	r3, r2
 80005e0:	603b      	str	r3, [r7, #0]
 80005e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80005e4:	2390      	movs	r3, #144	@ 0x90
 80005e6:	05db      	lsls	r3, r3, #23
 80005e8:	2200      	movs	r2, #0
 80005ea:	2114      	movs	r1, #20
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fb8b 	bl	8000d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2214      	movs	r2, #20
 80005f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2201      	movs	r2, #1
 80005fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060a:	1d3a      	adds	r2, r7, #4
 800060c:	2390      	movs	r3, #144	@ 0x90
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f000 fa00 	bl	8000a18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	b006      	add	sp, #24
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40021000 	.word	0x40021000

08000624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062c:	46c0      	nop			@ (mov r8, r8)
 800062e:	e7fd      	b.n	800062c <Error_Handler+0x8>

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <HAL_MspInit+0x44>)
 8000638:	699a      	ldr	r2, [r3, #24]
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <HAL_MspInit+0x44>)
 800063c:	2101      	movs	r1, #1
 800063e:	430a      	orrs	r2, r1
 8000640:	619a      	str	r2, [r3, #24]
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <HAL_MspInit+0x44>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	2201      	movs	r2, #1
 8000648:	4013      	ands	r3, r2
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <HAL_MspInit+0x44>)
 8000650:	69da      	ldr	r2, [r3, #28]
 8000652:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <HAL_MspInit+0x44>)
 8000654:	2180      	movs	r1, #128	@ 0x80
 8000656:	0549      	lsls	r1, r1, #21
 8000658:	430a      	orrs	r2, r1
 800065a:	61da      	str	r2, [r3, #28]
 800065c:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <HAL_MspInit+0x44>)
 800065e:	69da      	ldr	r2, [r3, #28]
 8000660:	2380      	movs	r3, #128	@ 0x80
 8000662:	055b      	lsls	r3, r3, #21
 8000664:	4013      	ands	r3, r2
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b002      	add	sp, #8
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	40021000 	.word	0x40021000

08000678 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b08b      	sub	sp, #44	@ 0x2c
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000680:	2414      	movs	r4, #20
 8000682:	193b      	adds	r3, r7, r4
 8000684:	0018      	movs	r0, r3
 8000686:	2314      	movs	r3, #20
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f001 fc3c 	bl	8001f08 <memset>
  if(hspi->Instance==SPI1)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a1c      	ldr	r2, [pc, #112]	@ (8000708 <HAL_SPI_MspInit+0x90>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d132      	bne.n	8000700 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800069a:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <HAL_SPI_MspInit+0x94>)
 800069c:	699a      	ldr	r2, [r3, #24]
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <HAL_SPI_MspInit+0x94>)
 80006a0:	2180      	movs	r1, #128	@ 0x80
 80006a2:	0149      	lsls	r1, r1, #5
 80006a4:	430a      	orrs	r2, r1
 80006a6:	619a      	str	r2, [r3, #24]
 80006a8:	4b18      	ldr	r3, [pc, #96]	@ (800070c <HAL_SPI_MspInit+0x94>)
 80006aa:	699a      	ldr	r2, [r3, #24]
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	015b      	lsls	r3, r3, #5
 80006b0:	4013      	ands	r3, r2
 80006b2:	613b      	str	r3, [r7, #16]
 80006b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b6:	4b15      	ldr	r3, [pc, #84]	@ (800070c <HAL_SPI_MspInit+0x94>)
 80006b8:	695a      	ldr	r2, [r3, #20]
 80006ba:	4b14      	ldr	r3, [pc, #80]	@ (800070c <HAL_SPI_MspInit+0x94>)
 80006bc:	2180      	movs	r1, #128	@ 0x80
 80006be:	0289      	lsls	r1, r1, #10
 80006c0:	430a      	orrs	r2, r1
 80006c2:	615a      	str	r2, [r3, #20]
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <HAL_SPI_MspInit+0x94>)
 80006c6:	695a      	ldr	r2, [r3, #20]
 80006c8:	2380      	movs	r3, #128	@ 0x80
 80006ca:	029b      	lsls	r3, r3, #10
 80006cc:	4013      	ands	r3, r2
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80006d2:	0021      	movs	r1, r4
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	22e0      	movs	r2, #224	@ 0xe0
 80006d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2202      	movs	r2, #2
 80006de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2203      	movs	r2, #3
 80006ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	2200      	movs	r2, #0
 80006f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f2:	187a      	adds	r2, r7, r1
 80006f4:	2390      	movs	r3, #144	@ 0x90
 80006f6:	05db      	lsls	r3, r3, #23
 80006f8:	0011      	movs	r1, r2
 80006fa:	0018      	movs	r0, r3
 80006fc:	f000 f98c 	bl	8000a18 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	b00b      	add	sp, #44	@ 0x2c
 8000706:	bd90      	pop	{r4, r7, pc}
 8000708:	40013000 	.word	0x40013000
 800070c:	40021000 	.word	0x40021000

08000710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	e7fd      	b.n	8000714 <NMI_Handler+0x4>

08000718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	e7fd      	b.n	800071c <HardFault_Handler+0x4>

08000720 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000724:	46c0      	nop			@ (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800072e:	46c0      	nop			@ (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000738:	f000 f87a 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800073c:	46c0      	nop			@ (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000746:	46c0      	nop			@ (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800074c:	480d      	ldr	r0, [pc, #52]	@ (8000784 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800074e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000750:	f7ff fff7 	bl	8000742 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000754:	480c      	ldr	r0, [pc, #48]	@ (8000788 <LoopForever+0x6>)
  ldr r1, =_edata
 8000756:	490d      	ldr	r1, [pc, #52]	@ (800078c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000758:	4a0d      	ldr	r2, [pc, #52]	@ (8000790 <LoopForever+0xe>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800075c:	e002      	b.n	8000764 <LoopCopyDataInit>

0800075e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000762:	3304      	adds	r3, #4

08000764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000768:	d3f9      	bcc.n	800075e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076a:	4a0a      	ldr	r2, [pc, #40]	@ (8000794 <LoopForever+0x12>)
  ldr r4, =_ebss
 800076c:	4c0a      	ldr	r4, [pc, #40]	@ (8000798 <LoopForever+0x16>)
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000770:	e001      	b.n	8000776 <LoopFillZerobss>

08000772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000774:	3204      	adds	r2, #4

08000776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000778:	d3fb      	bcc.n	8000772 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800077a:	f001 fbcd 	bl	8001f18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077e:	f7ff fe69 	bl	8000454 <main>

08000782 <LoopForever>:

LoopForever:
    b LoopForever
 8000782:	e7fe      	b.n	8000782 <LoopForever>
  ldr   r0, =_estack
 8000784:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800078c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000790:	08001fb0 	.word	0x08001fb0
  ldr r2, =_sbss
 8000794:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000798:	20000090 	.word	0x20000090

0800079c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_COMP_IRQHandler>
	...

080007a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a4:	4b07      	ldr	r3, [pc, #28]	@ (80007c4 <HAL_Init+0x24>)
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_Init+0x24>)
 80007aa:	2110      	movs	r1, #16
 80007ac:	430a      	orrs	r2, r1
 80007ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007b0:	2003      	movs	r0, #3
 80007b2:	f000 f809 	bl	80007c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007b6:	f7ff ff3b 	bl	8000630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ba:	2300      	movs	r3, #0
}
 80007bc:	0018      	movs	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	40022000 	.word	0x40022000

080007c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d0:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <HAL_InitTick+0x5c>)
 80007d2:	681c      	ldr	r4, [r3, #0]
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <HAL_InitTick+0x60>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	0019      	movs	r1, r3
 80007da:	23fa      	movs	r3, #250	@ 0xfa
 80007dc:	0098      	lsls	r0, r3, #2
 80007de:	f7ff fc91 	bl	8000104 <__udivsi3>
 80007e2:	0003      	movs	r3, r0
 80007e4:	0019      	movs	r1, r3
 80007e6:	0020      	movs	r0, r4
 80007e8:	f7ff fc8c 	bl	8000104 <__udivsi3>
 80007ec:	0003      	movs	r3, r0
 80007ee:	0018      	movs	r0, r3
 80007f0:	f000 f905 	bl	80009fe <HAL_SYSTICK_Config>
 80007f4:	1e03      	subs	r3, r0, #0
 80007f6:	d001      	beq.n	80007fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007f8:	2301      	movs	r3, #1
 80007fa:	e00f      	b.n	800081c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2b03      	cmp	r3, #3
 8000800:	d80b      	bhi.n	800081a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000802:	6879      	ldr	r1, [r7, #4]
 8000804:	2301      	movs	r3, #1
 8000806:	425b      	negs	r3, r3
 8000808:	2200      	movs	r2, #0
 800080a:	0018      	movs	r0, r3
 800080c:	f000 f8e2 	bl	80009d4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <HAL_InitTick+0x64>)
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	e000      	b.n	800081c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800081a:	2301      	movs	r3, #1
}
 800081c:	0018      	movs	r0, r3
 800081e:	46bd      	mov	sp, r7
 8000820:	b003      	add	sp, #12
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	20000000 	.word	0x20000000
 8000828:	20000008 	.word	0x20000008
 800082c:	20000004 	.word	0x20000004

08000830 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000834:	4b05      	ldr	r3, [pc, #20]	@ (800084c <HAL_IncTick+0x1c>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	001a      	movs	r2, r3
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_IncTick+0x20>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	18d2      	adds	r2, r2, r3
 8000840:	4b03      	ldr	r3, [pc, #12]	@ (8000850 <HAL_IncTick+0x20>)
 8000842:	601a      	str	r2, [r3, #0]
}
 8000844:	46c0      	nop			@ (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	20000008 	.word	0x20000008
 8000850:	2000008c 	.word	0x2000008c

08000854 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  return uwTick;
 8000858:	4b02      	ldr	r3, [pc, #8]	@ (8000864 <HAL_GetTick+0x10>)
 800085a:	681b      	ldr	r3, [r3, #0]
}
 800085c:	0018      	movs	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	2000008c 	.word	0x2000008c

08000868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000870:	f7ff fff0 	bl	8000854 <HAL_GetTick>
 8000874:	0003      	movs	r3, r0
 8000876:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	3301      	adds	r3, #1
 8000880:	d005      	beq.n	800088e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000882:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <HAL_Delay+0x44>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	001a      	movs	r2, r3
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	189b      	adds	r3, r3, r2
 800088c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	f7ff ffe0 	bl	8000854 <HAL_GetTick>
 8000894:	0002      	movs	r2, r0
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	429a      	cmp	r2, r3
 800089e:	d8f7      	bhi.n	8000890 <HAL_Delay+0x28>
  {
  }
}
 80008a0:	46c0      	nop			@ (mov r8, r8)
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b004      	add	sp, #16
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	20000008 	.word	0x20000008

080008b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	0002      	movs	r2, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80008c4:	d828      	bhi.n	8000918 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c6:	4a2f      	ldr	r2, [pc, #188]	@ (8000984 <__NVIC_SetPriority+0xd4>)
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b25b      	sxtb	r3, r3
 80008ce:	089b      	lsrs	r3, r3, #2
 80008d0:	33c0      	adds	r3, #192	@ 0xc0
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	589b      	ldr	r3, [r3, r2]
 80008d6:	1dfa      	adds	r2, r7, #7
 80008d8:	7812      	ldrb	r2, [r2, #0]
 80008da:	0011      	movs	r1, r2
 80008dc:	2203      	movs	r2, #3
 80008de:	400a      	ands	r2, r1
 80008e0:	00d2      	lsls	r2, r2, #3
 80008e2:	21ff      	movs	r1, #255	@ 0xff
 80008e4:	4091      	lsls	r1, r2
 80008e6:	000a      	movs	r2, r1
 80008e8:	43d2      	mvns	r2, r2
 80008ea:	401a      	ands	r2, r3
 80008ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	019b      	lsls	r3, r3, #6
 80008f2:	22ff      	movs	r2, #255	@ 0xff
 80008f4:	401a      	ands	r2, r3
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	0018      	movs	r0, r3
 80008fc:	2303      	movs	r3, #3
 80008fe:	4003      	ands	r3, r0
 8000900:	00db      	lsls	r3, r3, #3
 8000902:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000904:	481f      	ldr	r0, [pc, #124]	@ (8000984 <__NVIC_SetPriority+0xd4>)
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	b25b      	sxtb	r3, r3
 800090c:	089b      	lsrs	r3, r3, #2
 800090e:	430a      	orrs	r2, r1
 8000910:	33c0      	adds	r3, #192	@ 0xc0
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000916:	e031      	b.n	800097c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000918:	4a1b      	ldr	r2, [pc, #108]	@ (8000988 <__NVIC_SetPriority+0xd8>)
 800091a:	1dfb      	adds	r3, r7, #7
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	0019      	movs	r1, r3
 8000920:	230f      	movs	r3, #15
 8000922:	400b      	ands	r3, r1
 8000924:	3b08      	subs	r3, #8
 8000926:	089b      	lsrs	r3, r3, #2
 8000928:	3306      	adds	r3, #6
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	18d3      	adds	r3, r2, r3
 800092e:	3304      	adds	r3, #4
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	1dfa      	adds	r2, r7, #7
 8000934:	7812      	ldrb	r2, [r2, #0]
 8000936:	0011      	movs	r1, r2
 8000938:	2203      	movs	r2, #3
 800093a:	400a      	ands	r2, r1
 800093c:	00d2      	lsls	r2, r2, #3
 800093e:	21ff      	movs	r1, #255	@ 0xff
 8000940:	4091      	lsls	r1, r2
 8000942:	000a      	movs	r2, r1
 8000944:	43d2      	mvns	r2, r2
 8000946:	401a      	ands	r2, r3
 8000948:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	019b      	lsls	r3, r3, #6
 800094e:	22ff      	movs	r2, #255	@ 0xff
 8000950:	401a      	ands	r2, r3
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	0018      	movs	r0, r3
 8000958:	2303      	movs	r3, #3
 800095a:	4003      	ands	r3, r0
 800095c:	00db      	lsls	r3, r3, #3
 800095e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000960:	4809      	ldr	r0, [pc, #36]	@ (8000988 <__NVIC_SetPriority+0xd8>)
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	001c      	movs	r4, r3
 8000968:	230f      	movs	r3, #15
 800096a:	4023      	ands	r3, r4
 800096c:	3b08      	subs	r3, #8
 800096e:	089b      	lsrs	r3, r3, #2
 8000970:	430a      	orrs	r2, r1
 8000972:	3306      	adds	r3, #6
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	18c3      	adds	r3, r0, r3
 8000978:	3304      	adds	r3, #4
 800097a:	601a      	str	r2, [r3, #0]
}
 800097c:	46c0      	nop			@ (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b003      	add	sp, #12
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	e000e100 	.word	0xe000e100
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1e5a      	subs	r2, r3, #1
 8000998:	2380      	movs	r3, #128	@ 0x80
 800099a:	045b      	lsls	r3, r3, #17
 800099c:	429a      	cmp	r2, r3
 800099e:	d301      	bcc.n	80009a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a0:	2301      	movs	r3, #1
 80009a2:	e010      	b.n	80009c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a4:	4b0a      	ldr	r3, [pc, #40]	@ (80009d0 <SysTick_Config+0x44>)
 80009a6:	687a      	ldr	r2, [r7, #4]
 80009a8:	3a01      	subs	r2, #1
 80009aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ac:	2301      	movs	r3, #1
 80009ae:	425b      	negs	r3, r3
 80009b0:	2103      	movs	r1, #3
 80009b2:	0018      	movs	r0, r3
 80009b4:	f7ff ff7c 	bl	80008b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009b8:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <SysTick_Config+0x44>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009be:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <SysTick_Config+0x44>)
 80009c0:	2207      	movs	r2, #7
 80009c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	0018      	movs	r0, r3
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b002      	add	sp, #8
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	e000e010 	.word	0xe000e010

080009d4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60b9      	str	r1, [r7, #8]
 80009dc:	607a      	str	r2, [r7, #4]
 80009de:	210f      	movs	r1, #15
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	1c02      	adds	r2, r0, #0
 80009e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	b25b      	sxtb	r3, r3
 80009ee:	0011      	movs	r1, r2
 80009f0:	0018      	movs	r0, r3
 80009f2:	f7ff ff5d 	bl	80008b0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b004      	add	sp, #16
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f7ff ffbf 	bl	800098c <SysTick_Config>
 8000a0e:	0003      	movs	r3, r0
}
 8000a10:	0018      	movs	r0, r3
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b002      	add	sp, #8
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a26:	e155      	b.n	8000cd4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	4091      	lsls	r1, r2
 8000a32:	000a      	movs	r2, r1
 8000a34:	4013      	ands	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d100      	bne.n	8000a40 <HAL_GPIO_Init+0x28>
 8000a3e:	e146      	b.n	8000cce <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	2203      	movs	r2, #3
 8000a46:	4013      	ands	r3, r2
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d005      	beq.n	8000a58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	2203      	movs	r2, #3
 8000a52:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d130      	bne.n	8000aba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	2203      	movs	r2, #3
 8000a64:	409a      	lsls	r2, r3
 8000a66:	0013      	movs	r3, r2
 8000a68:	43da      	mvns	r2, r3
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	68da      	ldr	r2, [r3, #12]
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	409a      	lsls	r2, r3
 8000a7a:	0013      	movs	r3, r2
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a8e:	2201      	movs	r2, #1
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	091b      	lsrs	r3, r3, #4
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	409a      	lsls	r2, r3
 8000aac:	0013      	movs	r3, r2
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2203      	movs	r2, #3
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	2b03      	cmp	r3, #3
 8000ac4:	d017      	beq.n	8000af6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	68db      	ldr	r3, [r3, #12]
 8000aca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	43da      	mvns	r2, r3
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	4013      	ands	r3, r2
 8000adc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	409a      	lsls	r2, r3
 8000ae8:	0013      	movs	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	2203      	movs	r2, #3
 8000afc:	4013      	ands	r3, r2
 8000afe:	2b02      	cmp	r3, #2
 8000b00:	d123      	bne.n	8000b4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	08da      	lsrs	r2, r3, #3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	3208      	adds	r2, #8
 8000b0a:	0092      	lsls	r2, r2, #2
 8000b0c:	58d3      	ldr	r3, [r2, r3]
 8000b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	2207      	movs	r2, #7
 8000b14:	4013      	ands	r3, r2
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	220f      	movs	r2, #15
 8000b1a:	409a      	lsls	r2, r3
 8000b1c:	0013      	movs	r3, r2
 8000b1e:	43da      	mvns	r2, r3
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	691a      	ldr	r2, [r3, #16]
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	2107      	movs	r1, #7
 8000b2e:	400b      	ands	r3, r1
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	409a      	lsls	r2, r3
 8000b34:	0013      	movs	r3, r2
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	08da      	lsrs	r2, r3, #3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3208      	adds	r2, #8
 8000b44:	0092      	lsls	r2, r2, #2
 8000b46:	6939      	ldr	r1, [r7, #16]
 8000b48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	2203      	movs	r2, #3
 8000b56:	409a      	lsls	r2, r3
 8000b58:	0013      	movs	r3, r2
 8000b5a:	43da      	mvns	r2, r3
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2203      	movs	r2, #3
 8000b68:	401a      	ands	r2, r3
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	409a      	lsls	r2, r3
 8000b70:	0013      	movs	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685a      	ldr	r2, [r3, #4]
 8000b82:	23c0      	movs	r3, #192	@ 0xc0
 8000b84:	029b      	lsls	r3, r3, #10
 8000b86:	4013      	ands	r3, r2
 8000b88:	d100      	bne.n	8000b8c <HAL_GPIO_Init+0x174>
 8000b8a:	e0a0      	b.n	8000cce <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8c:	4b57      	ldr	r3, [pc, #348]	@ (8000cec <HAL_GPIO_Init+0x2d4>)
 8000b8e:	699a      	ldr	r2, [r3, #24]
 8000b90:	4b56      	ldr	r3, [pc, #344]	@ (8000cec <HAL_GPIO_Init+0x2d4>)
 8000b92:	2101      	movs	r1, #1
 8000b94:	430a      	orrs	r2, r1
 8000b96:	619a      	str	r2, [r3, #24]
 8000b98:	4b54      	ldr	r3, [pc, #336]	@ (8000cec <HAL_GPIO_Init+0x2d4>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ba4:	4a52      	ldr	r2, [pc, #328]	@ (8000cf0 <HAL_GPIO_Init+0x2d8>)
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	089b      	lsrs	r3, r3, #2
 8000baa:	3302      	adds	r3, #2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	589b      	ldr	r3, [r3, r2]
 8000bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	220f      	movs	r2, #15
 8000bbc:	409a      	lsls	r2, r3
 8000bbe:	0013      	movs	r3, r2
 8000bc0:	43da      	mvns	r2, r3
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	2390      	movs	r3, #144	@ 0x90
 8000bcc:	05db      	lsls	r3, r3, #23
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d019      	beq.n	8000c06 <HAL_GPIO_Init+0x1ee>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a47      	ldr	r2, [pc, #284]	@ (8000cf4 <HAL_GPIO_Init+0x2dc>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d013      	beq.n	8000c02 <HAL_GPIO_Init+0x1ea>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a46      	ldr	r2, [pc, #280]	@ (8000cf8 <HAL_GPIO_Init+0x2e0>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d00d      	beq.n	8000bfe <HAL_GPIO_Init+0x1e6>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <HAL_GPIO_Init+0x2e4>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d007      	beq.n	8000bfa <HAL_GPIO_Init+0x1e2>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a44      	ldr	r2, [pc, #272]	@ (8000d00 <HAL_GPIO_Init+0x2e8>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d101      	bne.n	8000bf6 <HAL_GPIO_Init+0x1de>
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	e008      	b.n	8000c08 <HAL_GPIO_Init+0x1f0>
 8000bf6:	2305      	movs	r3, #5
 8000bf8:	e006      	b.n	8000c08 <HAL_GPIO_Init+0x1f0>
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e004      	b.n	8000c08 <HAL_GPIO_Init+0x1f0>
 8000bfe:	2302      	movs	r3, #2
 8000c00:	e002      	b.n	8000c08 <HAL_GPIO_Init+0x1f0>
 8000c02:	2301      	movs	r3, #1
 8000c04:	e000      	b.n	8000c08 <HAL_GPIO_Init+0x1f0>
 8000c06:	2300      	movs	r3, #0
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	400a      	ands	r2, r1
 8000c0e:	0092      	lsls	r2, r2, #2
 8000c10:	4093      	lsls	r3, r2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c18:	4935      	ldr	r1, [pc, #212]	@ (8000cf0 <HAL_GPIO_Init+0x2d8>)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	089b      	lsrs	r3, r3, #2
 8000c1e:	3302      	adds	r3, #2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c26:	4b37      	ldr	r3, [pc, #220]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	4013      	ands	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685a      	ldr	r2, [r3, #4]
 8000c3a:	2380      	movs	r3, #128	@ 0x80
 8000c3c:	035b      	lsls	r3, r3, #13
 8000c3e:	4013      	ands	r3, r2
 8000c40:	d003      	beq.n	8000c4a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c50:	4b2c      	ldr	r3, [pc, #176]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	43da      	mvns	r2, r3
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	2380      	movs	r3, #128	@ 0x80
 8000c66:	039b      	lsls	r3, r3, #14
 8000c68:	4013      	ands	r3, r2
 8000c6a:	d003      	beq.n	8000c74 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c74:	4b23      	ldr	r3, [pc, #140]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c7a:	4b22      	ldr	r3, [pc, #136]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	43da      	mvns	r2, r3
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	2380      	movs	r3, #128	@ 0x80
 8000c90:	029b      	lsls	r3, r3, #10
 8000c92:	4013      	ands	r3, r2
 8000c94:	d003      	beq.n	8000c9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c9e:	4b19      	ldr	r3, [pc, #100]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ca4:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	43da      	mvns	r2, r3
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685a      	ldr	r2, [r3, #4]
 8000cb8:	2380      	movs	r3, #128	@ 0x80
 8000cba:	025b      	lsls	r3, r3, #9
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	d003      	beq.n	8000cc8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <HAL_GPIO_Init+0x2ec>)
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	40da      	lsrs	r2, r3
 8000cdc:	1e13      	subs	r3, r2, #0
 8000cde:	d000      	beq.n	8000ce2 <HAL_GPIO_Init+0x2ca>
 8000ce0:	e6a2      	b.n	8000a28 <HAL_GPIO_Init+0x10>
  } 
}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	46c0      	nop			@ (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b006      	add	sp, #24
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	40010000 	.word	0x40010000
 8000cf4:	48000400 	.word	0x48000400
 8000cf8:	48000800 	.word	0x48000800
 8000cfc:	48000c00 	.word	0x48000c00
 8000d00:	48001000 	.word	0x48001000
 8000d04:	40010400 	.word	0x40010400

08000d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	0008      	movs	r0, r1
 8000d12:	0011      	movs	r1, r2
 8000d14:	1cbb      	adds	r3, r7, #2
 8000d16:	1c02      	adds	r2, r0, #0
 8000d18:	801a      	strh	r2, [r3, #0]
 8000d1a:	1c7b      	adds	r3, r7, #1
 8000d1c:	1c0a      	adds	r2, r1, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d20:	1c7b      	adds	r3, r7, #1
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d004      	beq.n	8000d32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d28:	1cbb      	adds	r3, r7, #2
 8000d2a:	881a      	ldrh	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d30:	e003      	b.n	8000d3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d32:	1cbb      	adds	r3, r7, #2
 8000d34:	881a      	ldrh	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d102      	bne.n	8000d58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	f000 fb76 	bl	8001444 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	4013      	ands	r3, r2
 8000d60:	d100      	bne.n	8000d64 <HAL_RCC_OscConfig+0x20>
 8000d62:	e08e      	b.n	8000e82 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d64:	4bc5      	ldr	r3, [pc, #788]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	220c      	movs	r2, #12
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	2b04      	cmp	r3, #4
 8000d6e:	d00e      	beq.n	8000d8e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d70:	4bc2      	ldr	r3, [pc, #776]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	220c      	movs	r2, #12
 8000d76:	4013      	ands	r3, r2
 8000d78:	2b08      	cmp	r3, #8
 8000d7a:	d117      	bne.n	8000dac <HAL_RCC_OscConfig+0x68>
 8000d7c:	4bbf      	ldr	r3, [pc, #764]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	23c0      	movs	r3, #192	@ 0xc0
 8000d82:	025b      	lsls	r3, r3, #9
 8000d84:	401a      	ands	r2, r3
 8000d86:	2380      	movs	r3, #128	@ 0x80
 8000d88:	025b      	lsls	r3, r3, #9
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d10e      	bne.n	8000dac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8e:	4bbb      	ldr	r3, [pc, #748]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	2380      	movs	r3, #128	@ 0x80
 8000d94:	029b      	lsls	r3, r3, #10
 8000d96:	4013      	ands	r3, r2
 8000d98:	d100      	bne.n	8000d9c <HAL_RCC_OscConfig+0x58>
 8000d9a:	e071      	b.n	8000e80 <HAL_RCC_OscConfig+0x13c>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d000      	beq.n	8000da6 <HAL_RCC_OscConfig+0x62>
 8000da4:	e06c      	b.n	8000e80 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	f000 fb4c 	bl	8001444 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d107      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x80>
 8000db4:	4bb1      	ldr	r3, [pc, #708]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4bb0      	ldr	r3, [pc, #704]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dba:	2180      	movs	r1, #128	@ 0x80
 8000dbc:	0249      	lsls	r1, r1, #9
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	e02f      	b.n	8000e24 <HAL_RCC_OscConfig+0xe0>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10c      	bne.n	8000de6 <HAL_RCC_OscConfig+0xa2>
 8000dcc:	4bab      	ldr	r3, [pc, #684]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4baa      	ldr	r3, [pc, #680]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dd2:	49ab      	ldr	r1, [pc, #684]	@ (8001080 <HAL_RCC_OscConfig+0x33c>)
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	4ba8      	ldr	r3, [pc, #672]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4ba7      	ldr	r3, [pc, #668]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dde:	49a9      	ldr	r1, [pc, #676]	@ (8001084 <HAL_RCC_OscConfig+0x340>)
 8000de0:	400a      	ands	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	e01e      	b.n	8000e24 <HAL_RCC_OscConfig+0xe0>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2b05      	cmp	r3, #5
 8000dec:	d10e      	bne.n	8000e0c <HAL_RCC_OscConfig+0xc8>
 8000dee:	4ba3      	ldr	r3, [pc, #652]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4ba2      	ldr	r3, [pc, #648]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	02c9      	lsls	r1, r1, #11
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	4b9f      	ldr	r3, [pc, #636]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b9e      	ldr	r3, [pc, #632]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e02:	2180      	movs	r1, #128	@ 0x80
 8000e04:	0249      	lsls	r1, r1, #9
 8000e06:	430a      	orrs	r2, r1
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	e00b      	b.n	8000e24 <HAL_RCC_OscConfig+0xe0>
 8000e0c:	4b9b      	ldr	r3, [pc, #620]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b9a      	ldr	r3, [pc, #616]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e12:	499b      	ldr	r1, [pc, #620]	@ (8001080 <HAL_RCC_OscConfig+0x33c>)
 8000e14:	400a      	ands	r2, r1
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	4b98      	ldr	r3, [pc, #608]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b97      	ldr	r3, [pc, #604]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e1e:	4999      	ldr	r1, [pc, #612]	@ (8001084 <HAL_RCC_OscConfig+0x340>)
 8000e20:	400a      	ands	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d014      	beq.n	8000e56 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2c:	f7ff fd12 	bl	8000854 <HAL_GetTick>
 8000e30:	0003      	movs	r3, r0
 8000e32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e34:	e008      	b.n	8000e48 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e36:	f7ff fd0d 	bl	8000854 <HAL_GetTick>
 8000e3a:	0002      	movs	r2, r0
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	2b64      	cmp	r3, #100	@ 0x64
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e2fd      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e48:	4b8c      	ldr	r3, [pc, #560]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	2380      	movs	r3, #128	@ 0x80
 8000e4e:	029b      	lsls	r3, r3, #10
 8000e50:	4013      	ands	r3, r2
 8000e52:	d0f0      	beq.n	8000e36 <HAL_RCC_OscConfig+0xf2>
 8000e54:	e015      	b.n	8000e82 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e56:	f7ff fcfd 	bl	8000854 <HAL_GetTick>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e5e:	e008      	b.n	8000e72 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e60:	f7ff fcf8 	bl	8000854 <HAL_GetTick>
 8000e64:	0002      	movs	r2, r0
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	2b64      	cmp	r3, #100	@ 0x64
 8000e6c:	d901      	bls.n	8000e72 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e2e8      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e72:	4b82      	ldr	r3, [pc, #520]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	2380      	movs	r3, #128	@ 0x80
 8000e78:	029b      	lsls	r3, r3, #10
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	d1f0      	bne.n	8000e60 <HAL_RCC_OscConfig+0x11c>
 8000e7e:	e000      	b.n	8000e82 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e80:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2202      	movs	r2, #2
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d100      	bne.n	8000e8e <HAL_RCC_OscConfig+0x14a>
 8000e8c:	e06c      	b.n	8000f68 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	220c      	movs	r2, #12
 8000e94:	4013      	ands	r3, r2
 8000e96:	d00e      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e98:	4b78      	ldr	r3, [pc, #480]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	2b08      	cmp	r3, #8
 8000ea2:	d11f      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x1a0>
 8000ea4:	4b75      	ldr	r3, [pc, #468]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	23c0      	movs	r3, #192	@ 0xc0
 8000eaa:	025b      	lsls	r3, r3, #9
 8000eac:	401a      	ands	r2, r3
 8000eae:	2380      	movs	r3, #128	@ 0x80
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d116      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eb6:	4b71      	ldr	r3, [pc, #452]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2202      	movs	r2, #2
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d005      	beq.n	8000ecc <HAL_RCC_OscConfig+0x188>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d001      	beq.n	8000ecc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e2bb      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	22f8      	movs	r2, #248	@ 0xf8
 8000ed2:	4393      	bics	r3, r2
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	691b      	ldr	r3, [r3, #16]
 8000eda:	00da      	lsls	r2, r3, #3
 8000edc:	4b67      	ldr	r3, [pc, #412]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee2:	e041      	b.n	8000f68 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d024      	beq.n	8000f36 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eec:	4b63      	ldr	r3, [pc, #396]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b62      	ldr	r3, [pc, #392]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef8:	f7ff fcac 	bl	8000854 <HAL_GetTick>
 8000efc:	0003      	movs	r3, r0
 8000efe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f00:	e008      	b.n	8000f14 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f02:	f7ff fca7 	bl	8000854 <HAL_GetTick>
 8000f06:	0002      	movs	r2, r0
 8000f08:	69bb      	ldr	r3, [r7, #24]
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d901      	bls.n	8000f14 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e297      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f14:	4b59      	ldr	r3, [pc, #356]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2202      	movs	r2, #2
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d0f1      	beq.n	8000f02 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f1e:	4b57      	ldr	r3, [pc, #348]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	22f8      	movs	r2, #248	@ 0xf8
 8000f24:	4393      	bics	r3, r2
 8000f26:	0019      	movs	r1, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	691b      	ldr	r3, [r3, #16]
 8000f2c:	00da      	lsls	r2, r3, #3
 8000f2e:	4b53      	ldr	r3, [pc, #332]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f30:	430a      	orrs	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	e018      	b.n	8000f68 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f36:	4b51      	ldr	r3, [pc, #324]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	4b50      	ldr	r3, [pc, #320]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	438a      	bics	r2, r1
 8000f40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f42:	f7ff fc87 	bl	8000854 <HAL_GetTick>
 8000f46:	0003      	movs	r3, r0
 8000f48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f4c:	f7ff fc82 	bl	8000854 <HAL_GetTick>
 8000f50:	0002      	movs	r2, r0
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e272      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f5e:	4b47      	ldr	r3, [pc, #284]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2202      	movs	r2, #2
 8000f64:	4013      	ands	r3, r2
 8000f66:	d1f1      	bne.n	8000f4c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2208      	movs	r2, #8
 8000f6e:	4013      	ands	r3, r2
 8000f70:	d036      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d019      	beq.n	8000fae <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f7a:	4b40      	ldr	r3, [pc, #256]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000f80:	2101      	movs	r1, #1
 8000f82:	430a      	orrs	r2, r1
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f86:	f7ff fc65 	bl	8000854 <HAL_GetTick>
 8000f8a:	0003      	movs	r3, r0
 8000f8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f90:	f7ff fc60 	bl	8000854 <HAL_GetTick>
 8000f94:	0002      	movs	r2, r0
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e250      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fa2:	4b36      	ldr	r3, [pc, #216]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d0f1      	beq.n	8000f90 <HAL_RCC_OscConfig+0x24c>
 8000fac:	e018      	b.n	8000fe0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fae:	4b33      	ldr	r3, [pc, #204]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fb2:	4b32      	ldr	r3, [pc, #200]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	438a      	bics	r2, r1
 8000fb8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fba:	f7ff fc4b 	bl	8000854 <HAL_GetTick>
 8000fbe:	0003      	movs	r3, r0
 8000fc0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fc4:	f7ff fc46 	bl	8000854 <HAL_GetTick>
 8000fc8:	0002      	movs	r2, r0
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e236      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fd6:	4b29      	ldr	r3, [pc, #164]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fda:	2202      	movs	r2, #2
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d1f1      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d100      	bne.n	8000fec <HAL_RCC_OscConfig+0x2a8>
 8000fea:	e0b5      	b.n	8001158 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fec:	201f      	movs	r0, #31
 8000fee:	183b      	adds	r3, r7, r0
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ff4:	4b21      	ldr	r3, [pc, #132]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8000ff6:	69da      	ldr	r2, [r3, #28]
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	055b      	lsls	r3, r3, #21
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d110      	bne.n	8001022 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001000:	4b1e      	ldr	r3, [pc, #120]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8001002:	69da      	ldr	r2, [r3, #28]
 8001004:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8001006:	2180      	movs	r1, #128	@ 0x80
 8001008:	0549      	lsls	r1, r1, #21
 800100a:	430a      	orrs	r2, r1
 800100c:	61da      	str	r2, [r3, #28]
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8001010:	69da      	ldr	r2, [r3, #28]
 8001012:	2380      	movs	r3, #128	@ 0x80
 8001014:	055b      	lsls	r3, r3, #21
 8001016:	4013      	ands	r3, r2
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800101c:	183b      	adds	r3, r7, r0
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001022:	4b19      	ldr	r3, [pc, #100]	@ (8001088 <HAL_RCC_OscConfig+0x344>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	2380      	movs	r3, #128	@ 0x80
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	4013      	ands	r3, r2
 800102c:	d11a      	bne.n	8001064 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800102e:	4b16      	ldr	r3, [pc, #88]	@ (8001088 <HAL_RCC_OscConfig+0x344>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <HAL_RCC_OscConfig+0x344>)
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	0049      	lsls	r1, r1, #1
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800103c:	f7ff fc0a 	bl	8000854 <HAL_GetTick>
 8001040:	0003      	movs	r3, r0
 8001042:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001046:	f7ff fc05 	bl	8000854 <HAL_GetTick>
 800104a:	0002      	movs	r2, r0
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b64      	cmp	r3, #100	@ 0x64
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e1f5      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <HAL_RCC_OscConfig+0x344>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	2380      	movs	r3, #128	@ 0x80
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4013      	ands	r3, r2
 8001062:	d0f0      	beq.n	8001046 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d10f      	bne.n	800108c <HAL_RCC_OscConfig+0x348>
 800106c:	4b03      	ldr	r3, [pc, #12]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 800106e:	6a1a      	ldr	r2, [r3, #32]
 8001070:	4b02      	ldr	r3, [pc, #8]	@ (800107c <HAL_RCC_OscConfig+0x338>)
 8001072:	2101      	movs	r1, #1
 8001074:	430a      	orrs	r2, r1
 8001076:	621a      	str	r2, [r3, #32]
 8001078:	e036      	b.n	80010e8 <HAL_RCC_OscConfig+0x3a4>
 800107a:	46c0      	nop			@ (mov r8, r8)
 800107c:	40021000 	.word	0x40021000
 8001080:	fffeffff 	.word	0xfffeffff
 8001084:	fffbffff 	.word	0xfffbffff
 8001088:	40007000 	.word	0x40007000
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d10c      	bne.n	80010ae <HAL_RCC_OscConfig+0x36a>
 8001094:	4bca      	ldr	r3, [pc, #808]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001096:	6a1a      	ldr	r2, [r3, #32]
 8001098:	4bc9      	ldr	r3, [pc, #804]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800109a:	2101      	movs	r1, #1
 800109c:	438a      	bics	r2, r1
 800109e:	621a      	str	r2, [r3, #32]
 80010a0:	4bc7      	ldr	r3, [pc, #796]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010a2:	6a1a      	ldr	r2, [r3, #32]
 80010a4:	4bc6      	ldr	r3, [pc, #792]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010a6:	2104      	movs	r1, #4
 80010a8:	438a      	bics	r2, r1
 80010aa:	621a      	str	r2, [r3, #32]
 80010ac:	e01c      	b.n	80010e8 <HAL_RCC_OscConfig+0x3a4>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	2b05      	cmp	r3, #5
 80010b4:	d10c      	bne.n	80010d0 <HAL_RCC_OscConfig+0x38c>
 80010b6:	4bc2      	ldr	r3, [pc, #776]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010b8:	6a1a      	ldr	r2, [r3, #32]
 80010ba:	4bc1      	ldr	r3, [pc, #772]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010bc:	2104      	movs	r1, #4
 80010be:	430a      	orrs	r2, r1
 80010c0:	621a      	str	r2, [r3, #32]
 80010c2:	4bbf      	ldr	r3, [pc, #764]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010c4:	6a1a      	ldr	r2, [r3, #32]
 80010c6:	4bbe      	ldr	r3, [pc, #760]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010c8:	2101      	movs	r1, #1
 80010ca:	430a      	orrs	r2, r1
 80010cc:	621a      	str	r2, [r3, #32]
 80010ce:	e00b      	b.n	80010e8 <HAL_RCC_OscConfig+0x3a4>
 80010d0:	4bbb      	ldr	r3, [pc, #748]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010d2:	6a1a      	ldr	r2, [r3, #32]
 80010d4:	4bba      	ldr	r3, [pc, #744]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010d6:	2101      	movs	r1, #1
 80010d8:	438a      	bics	r2, r1
 80010da:	621a      	str	r2, [r3, #32]
 80010dc:	4bb8      	ldr	r3, [pc, #736]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010de:	6a1a      	ldr	r2, [r3, #32]
 80010e0:	4bb7      	ldr	r3, [pc, #732]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80010e2:	2104      	movs	r1, #4
 80010e4:	438a      	bics	r2, r1
 80010e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d014      	beq.n	800111a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f0:	f7ff fbb0 	bl	8000854 <HAL_GetTick>
 80010f4:	0003      	movs	r3, r0
 80010f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f8:	e009      	b.n	800110e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010fa:	f7ff fbab 	bl	8000854 <HAL_GetTick>
 80010fe:	0002      	movs	r2, r0
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	4aaf      	ldr	r2, [pc, #700]	@ (80013c4 <HAL_RCC_OscConfig+0x680>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e19a      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800110e:	4bac      	ldr	r3, [pc, #688]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001110:	6a1b      	ldr	r3, [r3, #32]
 8001112:	2202      	movs	r2, #2
 8001114:	4013      	ands	r3, r2
 8001116:	d0f0      	beq.n	80010fa <HAL_RCC_OscConfig+0x3b6>
 8001118:	e013      	b.n	8001142 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111a:	f7ff fb9b 	bl	8000854 <HAL_GetTick>
 800111e:	0003      	movs	r3, r0
 8001120:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001122:	e009      	b.n	8001138 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001124:	f7ff fb96 	bl	8000854 <HAL_GetTick>
 8001128:	0002      	movs	r2, r0
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	4aa5      	ldr	r2, [pc, #660]	@ (80013c4 <HAL_RCC_OscConfig+0x680>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e185      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001138:	4ba1      	ldr	r3, [pc, #644]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	2202      	movs	r2, #2
 800113e:	4013      	ands	r3, r2
 8001140:	d1f0      	bne.n	8001124 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001142:	231f      	movs	r3, #31
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d105      	bne.n	8001158 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800114c:	4b9c      	ldr	r3, [pc, #624]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800114e:	69da      	ldr	r2, [r3, #28]
 8001150:	4b9b      	ldr	r3, [pc, #620]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001152:	499d      	ldr	r1, [pc, #628]	@ (80013c8 <HAL_RCC_OscConfig+0x684>)
 8001154:	400a      	ands	r2, r1
 8001156:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2210      	movs	r2, #16
 800115e:	4013      	ands	r3, r2
 8001160:	d063      	beq.n	800122a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d12a      	bne.n	80011c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800116a:	4b95      	ldr	r3, [pc, #596]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800116c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800116e:	4b94      	ldr	r3, [pc, #592]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001170:	2104      	movs	r1, #4
 8001172:	430a      	orrs	r2, r1
 8001174:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001176:	4b92      	ldr	r3, [pc, #584]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001178:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800117a:	4b91      	ldr	r3, [pc, #580]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800117c:	2101      	movs	r1, #1
 800117e:	430a      	orrs	r2, r1
 8001180:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001182:	f7ff fb67 	bl	8000854 <HAL_GetTick>
 8001186:	0003      	movs	r3, r0
 8001188:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800118c:	f7ff fb62 	bl	8000854 <HAL_GetTick>
 8001190:	0002      	movs	r2, r0
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e152      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800119e:	4b88      	ldr	r3, [pc, #544]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011a2:	2202      	movs	r2, #2
 80011a4:	4013      	ands	r3, r2
 80011a6:	d0f1      	beq.n	800118c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011a8:	4b85      	ldr	r3, [pc, #532]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011ac:	22f8      	movs	r2, #248	@ 0xf8
 80011ae:	4393      	bics	r3, r2
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	00da      	lsls	r2, r3, #3
 80011b8:	4b81      	ldr	r3, [pc, #516]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80011be:	e034      	b.n	800122a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	3305      	adds	r3, #5
 80011c6:	d111      	bne.n	80011ec <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011c8:	4b7d      	ldr	r3, [pc, #500]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011cc:	4b7c      	ldr	r3, [pc, #496]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011ce:	2104      	movs	r1, #4
 80011d0:	438a      	bics	r2, r1
 80011d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011d4:	4b7a      	ldr	r3, [pc, #488]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d8:	22f8      	movs	r2, #248	@ 0xf8
 80011da:	4393      	bics	r3, r2
 80011dc:	0019      	movs	r1, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	699b      	ldr	r3, [r3, #24]
 80011e2:	00da      	lsls	r2, r3, #3
 80011e4:	4b76      	ldr	r3, [pc, #472]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011e6:	430a      	orrs	r2, r1
 80011e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011ea:	e01e      	b.n	800122a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011ec:	4b74      	ldr	r3, [pc, #464]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011f0:	4b73      	ldr	r3, [pc, #460]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011f2:	2104      	movs	r1, #4
 80011f4:	430a      	orrs	r2, r1
 80011f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011f8:	4b71      	ldr	r3, [pc, #452]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011fc:	4b70      	ldr	r3, [pc, #448]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80011fe:	2101      	movs	r1, #1
 8001200:	438a      	bics	r2, r1
 8001202:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001204:	f7ff fb26 	bl	8000854 <HAL_GetTick>
 8001208:	0003      	movs	r3, r0
 800120a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800120e:	f7ff fb21 	bl	8000854 <HAL_GetTick>
 8001212:	0002      	movs	r2, r0
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e111      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001220:	4b67      	ldr	r3, [pc, #412]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001224:	2202      	movs	r2, #2
 8001226:	4013      	ands	r3, r2
 8001228:	d1f1      	bne.n	800120e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2220      	movs	r2, #32
 8001230:	4013      	ands	r3, r2
 8001232:	d05c      	beq.n	80012ee <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001234:	4b62      	ldr	r3, [pc, #392]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	220c      	movs	r2, #12
 800123a:	4013      	ands	r3, r2
 800123c:	2b0c      	cmp	r3, #12
 800123e:	d00e      	beq.n	800125e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001240:	4b5f      	ldr	r3, [pc, #380]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	220c      	movs	r2, #12
 8001246:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001248:	2b08      	cmp	r3, #8
 800124a:	d114      	bne.n	8001276 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800124c:	4b5c      	ldr	r3, [pc, #368]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	23c0      	movs	r3, #192	@ 0xc0
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	401a      	ands	r2, r3
 8001256:	23c0      	movs	r3, #192	@ 0xc0
 8001258:	025b      	lsls	r3, r3, #9
 800125a:	429a      	cmp	r2, r3
 800125c:	d10b      	bne.n	8001276 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800125e:	4b58      	ldr	r3, [pc, #352]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001262:	2380      	movs	r3, #128	@ 0x80
 8001264:	029b      	lsls	r3, r3, #10
 8001266:	4013      	ands	r3, r2
 8001268:	d040      	beq.n	80012ec <HAL_RCC_OscConfig+0x5a8>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6a1b      	ldr	r3, [r3, #32]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d03c      	beq.n	80012ec <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e0e6      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a1b      	ldr	r3, [r3, #32]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d01b      	beq.n	80012b6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800127e:	4b50      	ldr	r3, [pc, #320]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001282:	4b4f      	ldr	r3, [pc, #316]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001284:	2180      	movs	r1, #128	@ 0x80
 8001286:	0249      	lsls	r1, r1, #9
 8001288:	430a      	orrs	r2, r1
 800128a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fae2 	bl	8000854 <HAL_GetTick>
 8001290:	0003      	movs	r3, r0
 8001292:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001296:	f7ff fadd 	bl	8000854 <HAL_GetTick>
 800129a:	0002      	movs	r2, r0
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e0cd      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80012a8:	4b45      	ldr	r3, [pc, #276]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80012aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	029b      	lsls	r3, r3, #10
 80012b0:	4013      	ands	r3, r2
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x552>
 80012b4:	e01b      	b.n	80012ee <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80012b6:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80012b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ba:	4b41      	ldr	r3, [pc, #260]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80012bc:	4943      	ldr	r1, [pc, #268]	@ (80013cc <HAL_RCC_OscConfig+0x688>)
 80012be:	400a      	ands	r2, r1
 80012c0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fac7 	bl	8000854 <HAL_GetTick>
 80012c6:	0003      	movs	r3, r0
 80012c8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012cc:	f7ff fac2 	bl	8000854 <HAL_GetTick>
 80012d0:	0002      	movs	r2, r0
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e0b2      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80012de:	4b38      	ldr	r3, [pc, #224]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80012e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	029b      	lsls	r3, r3, #10
 80012e6:	4013      	ands	r3, r2
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x588>
 80012ea:	e000      	b.n	80012ee <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80012ec:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d100      	bne.n	80012f8 <HAL_RCC_OscConfig+0x5b4>
 80012f6:	e0a4      	b.n	8001442 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012f8:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	220c      	movs	r2, #12
 80012fe:	4013      	ands	r3, r2
 8001300:	2b08      	cmp	r3, #8
 8001302:	d100      	bne.n	8001306 <HAL_RCC_OscConfig+0x5c2>
 8001304:	e078      	b.n	80013f8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130a:	2b02      	cmp	r3, #2
 800130c:	d14c      	bne.n	80013a8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130e:	4b2c      	ldr	r3, [pc, #176]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b2b      	ldr	r3, [pc, #172]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001314:	492e      	ldr	r1, [pc, #184]	@ (80013d0 <HAL_RCC_OscConfig+0x68c>)
 8001316:	400a      	ands	r2, r1
 8001318:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131a:	f7ff fa9b 	bl	8000854 <HAL_GetTick>
 800131e:	0003      	movs	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001324:	f7ff fa96 	bl	8000854 <HAL_GetTick>
 8001328:	0002      	movs	r2, r0
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e086      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001336:	4b22      	ldr	r3, [pc, #136]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	2380      	movs	r3, #128	@ 0x80
 800133c:	049b      	lsls	r3, r3, #18
 800133e:	4013      	ands	r3, r2
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001342:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001346:	220f      	movs	r2, #15
 8001348:	4393      	bics	r3, r2
 800134a:	0019      	movs	r1, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001350:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001352:	430a      	orrs	r2, r1
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	4a1e      	ldr	r2, [pc, #120]	@ (80013d4 <HAL_RCC_OscConfig+0x690>)
 800135c:	4013      	ands	r3, r2
 800135e:	0019      	movs	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001368:	431a      	orrs	r2, r3
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 8001376:	2180      	movs	r1, #128	@ 0x80
 8001378:	0449      	lsls	r1, r1, #17
 800137a:	430a      	orrs	r2, r1
 800137c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fa69 	bl	8000854 <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001388:	f7ff fa64 	bl	8000854 <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e054      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800139a:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	2380      	movs	r3, #128	@ 0x80
 80013a0:	049b      	lsls	r3, r3, #18
 80013a2:	4013      	ands	r3, r2
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0x644>
 80013a6:	e04c      	b.n	8001442 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <HAL_RCC_OscConfig+0x67c>)
 80013ae:	4908      	ldr	r1, [pc, #32]	@ (80013d0 <HAL_RCC_OscConfig+0x68c>)
 80013b0:	400a      	ands	r2, r1
 80013b2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fa4e 	bl	8000854 <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013bc:	e015      	b.n	80013ea <HAL_RCC_OscConfig+0x6a6>
 80013be:	46c0      	nop			@ (mov r8, r8)
 80013c0:	40021000 	.word	0x40021000
 80013c4:	00001388 	.word	0x00001388
 80013c8:	efffffff 	.word	0xefffffff
 80013cc:	fffeffff 	.word	0xfffeffff
 80013d0:	feffffff 	.word	0xfeffffff
 80013d4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d8:	f7ff fa3c 	bl	8000854 <HAL_GetTick>
 80013dc:	0002      	movs	r2, r0
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e02c      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <HAL_RCC_OscConfig+0x708>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	2380      	movs	r3, #128	@ 0x80
 80013f0:	049b      	lsls	r3, r3, #18
 80013f2:	4013      	ands	r3, r2
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0x694>
 80013f6:	e024      	b.n	8001442 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e01f      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <HAL_RCC_OscConfig+0x708>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <HAL_RCC_OscConfig+0x708>)
 800140c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800140e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	23c0      	movs	r3, #192	@ 0xc0
 8001414:	025b      	lsls	r3, r3, #9
 8001416:	401a      	ands	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141c:	429a      	cmp	r2, r3
 800141e:	d10e      	bne.n	800143e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	220f      	movs	r2, #15
 8001424:	401a      	ands	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800142a:	429a      	cmp	r2, r3
 800142c:	d107      	bne.n	800143e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	23f0      	movs	r3, #240	@ 0xf0
 8001432:	039b      	lsls	r3, r3, #14
 8001434:	401a      	ands	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800143a:	429a      	cmp	r2, r3
 800143c:	d001      	beq.n	8001442 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e000      	b.n	8001444 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	0018      	movs	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	b008      	add	sp, #32
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40021000 	.word	0x40021000

08001450 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d101      	bne.n	8001464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e0bf      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001464:	4b61      	ldr	r3, [pc, #388]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2201      	movs	r2, #1
 800146a:	4013      	ands	r3, r2
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	429a      	cmp	r2, r3
 8001470:	d911      	bls.n	8001496 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001472:	4b5e      	ldr	r3, [pc, #376]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2201      	movs	r2, #1
 8001478:	4393      	bics	r3, r2
 800147a:	0019      	movs	r1, r3
 800147c:	4b5b      	ldr	r3, [pc, #364]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	430a      	orrs	r2, r1
 8001482:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001484:	4b59      	ldr	r3, [pc, #356]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2201      	movs	r2, #1
 800148a:	4013      	ands	r3, r2
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d001      	beq.n	8001496 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e0a6      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2202      	movs	r2, #2
 800149c:	4013      	ands	r3, r2
 800149e:	d015      	beq.n	80014cc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2204      	movs	r2, #4
 80014a6:	4013      	ands	r3, r2
 80014a8:	d006      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014aa:	4b51      	ldr	r3, [pc, #324]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4b50      	ldr	r3, [pc, #320]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014b0:	21e0      	movs	r1, #224	@ 0xe0
 80014b2:	00c9      	lsls	r1, r1, #3
 80014b4:	430a      	orrs	r2, r1
 80014b6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b8:	4b4d      	ldr	r3, [pc, #308]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	22f0      	movs	r2, #240	@ 0xf0
 80014be:	4393      	bics	r3, r2
 80014c0:	0019      	movs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	4b4a      	ldr	r3, [pc, #296]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014c8:	430a      	orrs	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	4013      	ands	r3, r2
 80014d4:	d04c      	beq.n	8001570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b44      	ldr	r3, [pc, #272]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	2380      	movs	r3, #128	@ 0x80
 80014e4:	029b      	lsls	r3, r3, #10
 80014e6:	4013      	ands	r3, r2
 80014e8:	d120      	bne.n	800152c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e07a      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d107      	bne.n	8001506 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f6:	4b3e      	ldr	r3, [pc, #248]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	2380      	movs	r3, #128	@ 0x80
 80014fc:	049b      	lsls	r3, r3, #18
 80014fe:	4013      	ands	r3, r2
 8001500:	d114      	bne.n	800152c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e06e      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	2b03      	cmp	r3, #3
 800150c:	d107      	bne.n	800151e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800150e:	4b38      	ldr	r3, [pc, #224]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 8001510:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	029b      	lsls	r3, r3, #10
 8001516:	4013      	ands	r3, r2
 8001518:	d108      	bne.n	800152c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e062      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800151e:	4b34      	ldr	r3, [pc, #208]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2202      	movs	r2, #2
 8001524:	4013      	ands	r3, r2
 8001526:	d101      	bne.n	800152c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e05b      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800152c:	4b30      	ldr	r3, [pc, #192]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2203      	movs	r2, #3
 8001532:	4393      	bics	r3, r2
 8001534:	0019      	movs	r1, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	4b2d      	ldr	r3, [pc, #180]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 800153c:	430a      	orrs	r2, r1
 800153e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001540:	f7ff f988 	bl	8000854 <HAL_GetTick>
 8001544:	0003      	movs	r3, r0
 8001546:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001548:	e009      	b.n	800155e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800154a:	f7ff f983 	bl	8000854 <HAL_GetTick>
 800154e:	0002      	movs	r2, r0
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	4a27      	ldr	r2, [pc, #156]	@ (80015f4 <HAL_RCC_ClockConfig+0x1a4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d901      	bls.n	800155e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e042      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800155e:	4b24      	ldr	r3, [pc, #144]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	220c      	movs	r2, #12
 8001564:	401a      	ands	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	429a      	cmp	r2, r3
 800156e:	d1ec      	bne.n	800154a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001570:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2201      	movs	r2, #1
 8001576:	4013      	ands	r3, r2
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d211      	bcs.n	80015a2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800157e:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2201      	movs	r2, #1
 8001584:	4393      	bics	r3, r2
 8001586:	0019      	movs	r1, r3
 8001588:	4b18      	ldr	r3, [pc, #96]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001590:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <HAL_RCC_ClockConfig+0x19c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2201      	movs	r2, #1
 8001596:	4013      	ands	r3, r2
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d001      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e020      	b.n	80015e4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2204      	movs	r2, #4
 80015a8:	4013      	ands	r3, r2
 80015aa:	d009      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015ac:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	4a11      	ldr	r2, [pc, #68]	@ (80015f8 <HAL_RCC_ClockConfig+0x1a8>)
 80015b2:	4013      	ands	r3, r2
 80015b4:	0019      	movs	r1, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80015bc:	430a      	orrs	r2, r1
 80015be:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015c0:	f000 f820 	bl	8001604 <HAL_RCC_GetSysClockFreq>
 80015c4:	0001      	movs	r1, r0
 80015c6:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <HAL_RCC_ClockConfig+0x1a0>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	091b      	lsrs	r3, r3, #4
 80015cc:	220f      	movs	r2, #15
 80015ce:	4013      	ands	r3, r2
 80015d0:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <HAL_RCC_ClockConfig+0x1ac>)
 80015d2:	5cd3      	ldrb	r3, [r2, r3]
 80015d4:	000a      	movs	r2, r1
 80015d6:	40da      	lsrs	r2, r3
 80015d8:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <HAL_RCC_ClockConfig+0x1b0>)
 80015da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80015dc:	2003      	movs	r0, #3
 80015de:	f7ff f8f3 	bl	80007c8 <HAL_InitTick>
  
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	0018      	movs	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b004      	add	sp, #16
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40022000 	.word	0x40022000
 80015f0:	40021000 	.word	0x40021000
 80015f4:	00001388 	.word	0x00001388
 80015f8:	fffff8ff 	.word	0xfffff8ff
 80015fc:	08001f78 	.word	0x08001f78
 8001600:	20000000 	.word	0x20000000

08001604 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	2300      	movs	r3, #0
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800161e:	4b2d      	ldr	r3, [pc, #180]	@ (80016d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	220c      	movs	r2, #12
 8001628:	4013      	ands	r3, r2
 800162a:	2b0c      	cmp	r3, #12
 800162c:	d046      	beq.n	80016bc <HAL_RCC_GetSysClockFreq+0xb8>
 800162e:	d848      	bhi.n	80016c2 <HAL_RCC_GetSysClockFreq+0xbe>
 8001630:	2b04      	cmp	r3, #4
 8001632:	d002      	beq.n	800163a <HAL_RCC_GetSysClockFreq+0x36>
 8001634:	2b08      	cmp	r3, #8
 8001636:	d003      	beq.n	8001640 <HAL_RCC_GetSysClockFreq+0x3c>
 8001638:	e043      	b.n	80016c2 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800163a:	4b27      	ldr	r3, [pc, #156]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800163c:	613b      	str	r3, [r7, #16]
      break;
 800163e:	e043      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	0c9b      	lsrs	r3, r3, #18
 8001644:	220f      	movs	r2, #15
 8001646:	4013      	ands	r3, r2
 8001648:	4a24      	ldr	r2, [pc, #144]	@ (80016dc <HAL_RCC_GetSysClockFreq+0xd8>)
 800164a:	5cd3      	ldrb	r3, [r2, r3]
 800164c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800164e:	4b21      	ldr	r3, [pc, #132]	@ (80016d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	220f      	movs	r2, #15
 8001654:	4013      	ands	r3, r2
 8001656:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001658:	5cd3      	ldrb	r3, [r2, r3]
 800165a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	23c0      	movs	r3, #192	@ 0xc0
 8001660:	025b      	lsls	r3, r3, #9
 8001662:	401a      	ands	r2, r3
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	025b      	lsls	r3, r3, #9
 8001668:	429a      	cmp	r2, r3
 800166a:	d109      	bne.n	8001680 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800166c:	68b9      	ldr	r1, [r7, #8]
 800166e:	481a      	ldr	r0, [pc, #104]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001670:	f7fe fd48 	bl	8000104 <__udivsi3>
 8001674:	0003      	movs	r3, r0
 8001676:	001a      	movs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4353      	muls	r3, r2
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e01a      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	23c0      	movs	r3, #192	@ 0xc0
 8001684:	025b      	lsls	r3, r3, #9
 8001686:	401a      	ands	r2, r3
 8001688:	23c0      	movs	r3, #192	@ 0xc0
 800168a:	025b      	lsls	r3, r3, #9
 800168c:	429a      	cmp	r2, r3
 800168e:	d109      	bne.n	80016a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	4814      	ldr	r0, [pc, #80]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001694:	f7fe fd36 	bl	8000104 <__udivsi3>
 8001698:	0003      	movs	r3, r0
 800169a:	001a      	movs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4353      	muls	r3, r2
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	480c      	ldr	r0, [pc, #48]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80016a8:	f7fe fd2c 	bl	8000104 <__udivsi3>
 80016ac:	0003      	movs	r3, r0
 80016ae:	001a      	movs	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4353      	muls	r3, r2
 80016b4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	613b      	str	r3, [r7, #16]
      break;
 80016ba:	e005      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80016bc:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0xe0>)
 80016be:	613b      	str	r3, [r7, #16]
      break;
 80016c0:	e002      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016c2:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80016c4:	613b      	str	r3, [r7, #16]
      break;
 80016c6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016c8:	693b      	ldr	r3, [r7, #16]
}
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b006      	add	sp, #24
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	46c0      	nop			@ (mov r8, r8)
 80016d4:	40021000 	.word	0x40021000
 80016d8:	007a1200 	.word	0x007a1200
 80016dc:	08001f88 	.word	0x08001f88
 80016e0:	08001f98 	.word	0x08001f98
 80016e4:	02dc6c00 	.word	0x02dc6c00

080016e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e0a8      	b.n	800184c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d109      	bne.n	8001716 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685a      	ldr	r2, [r3, #4]
 8001706:	2382      	movs	r3, #130	@ 0x82
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	429a      	cmp	r2, r3
 800170c:	d009      	beq.n	8001722 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	61da      	str	r2, [r3, #28]
 8001714:	e005      	b.n	8001722 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	225d      	movs	r2, #93	@ 0x5d
 800172c:	5c9b      	ldrb	r3, [r3, r2]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d107      	bne.n	8001744 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	225c      	movs	r2, #92	@ 0x5c
 8001738:	2100      	movs	r1, #0
 800173a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	0018      	movs	r0, r3
 8001740:	f7fe ff9a 	bl	8000678 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	225d      	movs	r2, #93	@ 0x5d
 8001748:	2102      	movs	r1, #2
 800174a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2140      	movs	r1, #64	@ 0x40
 8001758:	438a      	bics	r2, r1
 800175a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	23e0      	movs	r3, #224	@ 0xe0
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	429a      	cmp	r2, r3
 8001766:	d902      	bls.n	800176e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	e002      	b.n	8001774 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800176e:	2380      	movs	r3, #128	@ 0x80
 8001770:	015b      	lsls	r3, r3, #5
 8001772:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	23f0      	movs	r3, #240	@ 0xf0
 800177a:	011b      	lsls	r3, r3, #4
 800177c:	429a      	cmp	r2, r3
 800177e:	d008      	beq.n	8001792 <HAL_SPI_Init+0xaa>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	23e0      	movs	r3, #224	@ 0xe0
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	429a      	cmp	r2, r3
 800178a:	d002      	beq.n	8001792 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	2382      	movs	r3, #130	@ 0x82
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	401a      	ands	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6899      	ldr	r1, [r3, #8]
 80017a0:	2384      	movs	r3, #132	@ 0x84
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	400b      	ands	r3, r1
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	2102      	movs	r1, #2
 80017ae:	400b      	ands	r3, r1
 80017b0:	431a      	orrs	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	2101      	movs	r1, #1
 80017b8:	400b      	ands	r3, r1
 80017ba:	431a      	orrs	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6999      	ldr	r1, [r3, #24]
 80017c0:	2380      	movs	r3, #128	@ 0x80
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	400b      	ands	r3, r1
 80017c6:	431a      	orrs	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	2138      	movs	r1, #56	@ 0x38
 80017ce:	400b      	ands	r3, r1
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	2180      	movs	r1, #128	@ 0x80
 80017d8:	400b      	ands	r3, r1
 80017da:	431a      	orrs	r2, r3
 80017dc:	0011      	movs	r1, r2
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	019b      	lsls	r3, r3, #6
 80017e6:	401a      	ands	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	0c1b      	lsrs	r3, r3, #16
 80017f6:	2204      	movs	r2, #4
 80017f8:	401a      	ands	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fe:	2110      	movs	r1, #16
 8001800:	400b      	ands	r3, r1
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001808:	2108      	movs	r1, #8
 800180a:	400b      	ands	r3, r1
 800180c:	431a      	orrs	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68d9      	ldr	r1, [r3, #12]
 8001812:	23f0      	movs	r3, #240	@ 0xf0
 8001814:	011b      	lsls	r3, r3, #4
 8001816:	400b      	ands	r3, r1
 8001818:	431a      	orrs	r2, r3
 800181a:	0011      	movs	r1, r2
 800181c:	68fa      	ldr	r2, [r7, #12]
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	015b      	lsls	r3, r3, #5
 8001822:	401a      	ands	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	69da      	ldr	r2, [r3, #28]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4907      	ldr	r1, [pc, #28]	@ (8001854 <HAL_SPI_Init+0x16c>)
 8001838:	400a      	ands	r2, r1
 800183a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	225d      	movs	r2, #93	@ 0x5d
 8001846:	2101      	movs	r1, #1
 8001848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b004      	add	sp, #16
 8001852:	bd80      	pop	{r7, pc}
 8001854:	fffff7ff 	.word	0xfffff7ff

08001858 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	001a      	movs	r2, r3
 8001866:	1cbb      	adds	r3, r7, #2
 8001868:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800186a:	2301      	movs	r3, #1
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800186e:	2323      	movs	r3, #35	@ 0x23
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	225c      	movs	r2, #92	@ 0x5c
 800187a:	5c9b      	ldrb	r3, [r3, r2]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d101      	bne.n	8001884 <HAL_SPI_TransmitReceive+0x2c>
 8001880:	2302      	movs	r3, #2
 8001882:	e1c4      	b.n	8001c0e <HAL_SPI_TransmitReceive+0x3b6>
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	225c      	movs	r2, #92	@ 0x5c
 8001888:	2101      	movs	r1, #1
 800188a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800188c:	f7fe ffe2 	bl	8000854 <HAL_GetTick>
 8001890:	0003      	movs	r3, r0
 8001892:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001894:	201b      	movs	r0, #27
 8001896:	183b      	adds	r3, r7, r0
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	215d      	movs	r1, #93	@ 0x5d
 800189c:	5c52      	ldrb	r2, [r2, r1]
 800189e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80018a6:	2312      	movs	r3, #18
 80018a8:	18fb      	adds	r3, r7, r3
 80018aa:	1cba      	adds	r2, r7, #2
 80018ac:	8812      	ldrh	r2, [r2, #0]
 80018ae:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80018b0:	183b      	adds	r3, r7, r0
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d011      	beq.n	80018dc <HAL_SPI_TransmitReceive+0x84>
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	2382      	movs	r3, #130	@ 0x82
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	429a      	cmp	r2, r3
 80018c0:	d107      	bne.n	80018d2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d103      	bne.n	80018d2 <HAL_SPI_TransmitReceive+0x7a>
 80018ca:	183b      	adds	r3, r7, r0
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d004      	beq.n	80018dc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80018d2:	2323      	movs	r3, #35	@ 0x23
 80018d4:	18fb      	adds	r3, r7, r3
 80018d6:	2202      	movs	r2, #2
 80018d8:	701a      	strb	r2, [r3, #0]
    goto error;
 80018da:	e191      	b.n	8001c00 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d006      	beq.n	80018f0 <HAL_SPI_TransmitReceive+0x98>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HAL_SPI_TransmitReceive+0x98>
 80018e8:	1cbb      	adds	r3, r7, #2
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d104      	bne.n	80018fa <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80018f0:	2323      	movs	r3, #35	@ 0x23
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
    goto error;
 80018f8:	e182      	b.n	8001c00 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	225d      	movs	r2, #93	@ 0x5d
 80018fe:	5c9b      	ldrb	r3, [r3, r2]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b04      	cmp	r3, #4
 8001904:	d003      	beq.n	800190e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	225d      	movs	r2, #93	@ 0x5d
 800190a:	2105      	movs	r1, #5
 800190c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1cba      	adds	r2, r7, #2
 800191e:	2146      	movs	r1, #70	@ 0x46
 8001920:	8812      	ldrh	r2, [r2, #0]
 8001922:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	1cba      	adds	r2, r7, #2
 8001928:	2144      	movs	r1, #68	@ 0x44
 800192a:	8812      	ldrh	r2, [r2, #0]
 800192c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	1cba      	adds	r2, r7, #2
 8001938:	8812      	ldrh	r2, [r2, #0]
 800193a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	1cba      	adds	r2, r7, #2
 8001940:	8812      	ldrh	r2, [r2, #0]
 8001942:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	23e0      	movs	r3, #224	@ 0xe0
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	429a      	cmp	r2, r3
 800195a:	d908      	bls.n	800196e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	49ac      	ldr	r1, [pc, #688]	@ (8001c18 <HAL_SPI_TransmitReceive+0x3c0>)
 8001968:	400a      	ands	r2, r1
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	e008      	b.n	8001980 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	0149      	lsls	r1, r1, #5
 800197c:	430a      	orrs	r2, r1
 800197e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2240      	movs	r2, #64	@ 0x40
 8001988:	4013      	ands	r3, r2
 800198a:	2b40      	cmp	r3, #64	@ 0x40
 800198c:	d007      	beq.n	800199e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2140      	movs	r1, #64	@ 0x40
 800199a:	430a      	orrs	r2, r1
 800199c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	23e0      	movs	r3, #224	@ 0xe0
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d800      	bhi.n	80019ac <HAL_SPI_TransmitReceive+0x154>
 80019aa:	e083      	b.n	8001ab4 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d005      	beq.n	80019c0 <HAL_SPI_TransmitReceive+0x168>
 80019b4:	2312      	movs	r3, #18
 80019b6:	18fb      	adds	r3, r7, r3
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d000      	beq.n	80019c0 <HAL_SPI_TransmitReceive+0x168>
 80019be:	e06d      	b.n	8001a9c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c4:	881a      	ldrh	r2, [r3, #0]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d0:	1c9a      	adds	r2, r3, #2
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019da:	b29b      	uxth	r3, r3
 80019dc:	3b01      	subs	r3, #1
 80019de:	b29a      	uxth	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019e4:	e05a      	b.n	8001a9c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2202      	movs	r2, #2
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d11b      	bne.n	8001a2c <HAL_SPI_TransmitReceive+0x1d4>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d016      	beq.n	8001a2c <HAL_SPI_TransmitReceive+0x1d4>
 80019fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d113      	bne.n	8001a2c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a08:	881a      	ldrh	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a14:	1c9a      	adds	r2, r3, #2
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	3b01      	subs	r3, #1
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2201      	movs	r2, #1
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d11c      	bne.n	8001a74 <HAL_SPI_TransmitReceive+0x21c>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2246      	movs	r2, #70	@ 0x46
 8001a3e:	5a9b      	ldrh	r3, [r3, r2]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d016      	beq.n	8001a74 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68da      	ldr	r2, [r3, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a50:	b292      	uxth	r2, r2
 8001a52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	1c9a      	adds	r2, r3, #2
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2246      	movs	r2, #70	@ 0x46
 8001a62:	5a9b      	ldrh	r3, [r3, r2]
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	3b01      	subs	r3, #1
 8001a68:	b299      	uxth	r1, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2246      	movs	r2, #70	@ 0x46
 8001a6e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001a70:	2301      	movs	r3, #1
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001a74:	f7fe feee 	bl	8000854 <HAL_GetTick>
 8001a78:	0002      	movs	r2, r0
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d80b      	bhi.n	8001a9c <HAL_SPI_TransmitReceive+0x244>
 8001a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a86:	3301      	adds	r3, #1
 8001a88:	d008      	beq.n	8001a9c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001a8a:	2323      	movs	r3, #35	@ 0x23
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	2203      	movs	r2, #3
 8001a90:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	225d      	movs	r2, #93	@ 0x5d
 8001a96:	2101      	movs	r1, #1
 8001a98:	5499      	strb	r1, [r3, r2]
        goto error;
 8001a9a:	e0b1      	b.n	8001c00 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d19f      	bne.n	80019e6 <HAL_SPI_TransmitReceive+0x18e>
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2246      	movs	r2, #70	@ 0x46
 8001aaa:	5a9b      	ldrh	r3, [r3, r2]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d199      	bne.n	80019e6 <HAL_SPI_TransmitReceive+0x18e>
 8001ab2:	e089      	b.n	8001bc8 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_SPI_TransmitReceive+0x270>
 8001abc:	2312      	movs	r3, #18
 8001abe:	18fb      	adds	r3, r7, r3
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d000      	beq.n	8001ac8 <HAL_SPI_TransmitReceive+0x270>
 8001ac6:	e074      	b.n	8001bb2 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	330c      	adds	r3, #12
 8001ad2:	7812      	ldrb	r2, [r2, #0]
 8001ad4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ada:	1c5a      	adds	r2, r3, #1
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001aee:	e060      	b.n	8001bb2 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2202      	movs	r2, #2
 8001af8:	4013      	ands	r3, r2
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d11c      	bne.n	8001b38 <HAL_SPI_TransmitReceive+0x2e0>
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d017      	beq.n	8001b38 <HAL_SPI_TransmitReceive+0x2e0>
 8001b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d114      	bne.n	8001b38 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	330c      	adds	r3, #12
 8001b18:	7812      	ldrb	r2, [r2, #0]
 8001b1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d11e      	bne.n	8001b84 <HAL_SPI_TransmitReceive+0x32c>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2246      	movs	r2, #70	@ 0x46
 8001b4a:	5a9b      	ldrh	r3, [r3, r2]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d018      	beq.n	8001b84 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	330c      	adds	r3, #12
 8001b58:	001a      	movs	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	7812      	ldrb	r2, [r2, #0]
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2246      	movs	r2, #70	@ 0x46
 8001b72:	5a9b      	ldrh	r3, [r3, r2]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b299      	uxth	r1, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2246      	movs	r2, #70	@ 0x46
 8001b7e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001b80:	2301      	movs	r3, #1
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001b84:	f7fe fe66 	bl	8000854 <HAL_GetTick>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d802      	bhi.n	8001b9a <HAL_SPI_TransmitReceive+0x342>
 8001b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b96:	3301      	adds	r3, #1
 8001b98:	d102      	bne.n	8001ba0 <HAL_SPI_TransmitReceive+0x348>
 8001b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d108      	bne.n	8001bb2 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001ba0:	2323      	movs	r3, #35	@ 0x23
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	2203      	movs	r2, #3
 8001ba6:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	225d      	movs	r2, #93	@ 0x5d
 8001bac:	2101      	movs	r1, #1
 8001bae:	5499      	strb	r1, [r3, r2]
        goto error;
 8001bb0:	e026      	b.n	8001c00 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d199      	bne.n	8001af0 <HAL_SPI_TransmitReceive+0x298>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2246      	movs	r2, #70	@ 0x46
 8001bc0:	5a9b      	ldrh	r3, [r3, r2]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d193      	bne.n	8001af0 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001bc8:	69fa      	ldr	r2, [r7, #28]
 8001bca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f000 f954 	bl	8001e7c <SPI_EndRxTxTransaction>
 8001bd4:	1e03      	subs	r3, r0, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001bd8:	2323      	movs	r3, #35	@ 0x23
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2220      	movs	r2, #32
 8001be4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d004      	beq.n	8001bf8 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001bee:	2323      	movs	r3, #35	@ 0x23
 8001bf0:	18fb      	adds	r3, r7, r3
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e003      	b.n	8001c00 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	225d      	movs	r2, #93	@ 0x5d
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	225c      	movs	r2, #92	@ 0x5c
 8001c04:	2100      	movs	r1, #0
 8001c06:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001c08:	2323      	movs	r3, #35	@ 0x23
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	781b      	ldrb	r3, [r3, #0]
}
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b00a      	add	sp, #40	@ 0x28
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	46c0      	nop			@ (mov r8, r8)
 8001c18:	ffffefff 	.word	0xffffefff

08001c1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	1dfb      	adds	r3, r7, #7
 8001c2a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001c2c:	f7fe fe12 	bl	8000854 <HAL_GetTick>
 8001c30:	0002      	movs	r2, r0
 8001c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c34:	1a9b      	subs	r3, r3, r2
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	18d3      	adds	r3, r2, r3
 8001c3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001c3c:	f7fe fe0a 	bl	8000854 <HAL_GetTick>
 8001c40:	0003      	movs	r3, r0
 8001c42:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c44:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	015b      	lsls	r3, r3, #5
 8001c4a:	0d1b      	lsrs	r3, r3, #20
 8001c4c:	69fa      	ldr	r2, [r7, #28]
 8001c4e:	4353      	muls	r3, r2
 8001c50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c52:	e058      	b.n	8001d06 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	d055      	beq.n	8001d06 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c5a:	f7fe fdfb 	bl	8000854 <HAL_GetTick>
 8001c5e:	0002      	movs	r2, r0
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	69fa      	ldr	r2, [r7, #28]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d902      	bls.n	8001c70 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d142      	bne.n	8001cf6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	21e0      	movs	r1, #224	@ 0xe0
 8001c7c:	438a      	bics	r2, r1
 8001c7e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	2382      	movs	r3, #130	@ 0x82
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d113      	bne.n	8001cb4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d005      	beq.n	8001ca4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	2380      	movs	r3, #128	@ 0x80
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d107      	bne.n	8001cb4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2140      	movs	r1, #64	@ 0x40
 8001cb0:	438a      	bics	r2, r1
 8001cb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	019b      	lsls	r3, r3, #6
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d110      	bne.n	8001ce2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	491a      	ldr	r1, [pc, #104]	@ (8001d34 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001ccc:	400a      	ands	r2, r1
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2180      	movs	r1, #128	@ 0x80
 8001cdc:	0189      	lsls	r1, r1, #6
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	225d      	movs	r2, #93	@ 0x5d
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	225c      	movs	r2, #92	@ 0x5c
 8001cee:	2100      	movs	r1, #0
 8001cf0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e017      	b.n	8001d26 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	425a      	negs	r2, r3
 8001d16:	4153      	adcs	r3, r2
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	001a      	movs	r2, r3
 8001d1c:	1dfb      	adds	r3, r7, #7
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d197      	bne.n	8001c54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	0018      	movs	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b008      	add	sp, #32
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	20000000 	.word	0x20000000
 8001d34:	ffffdfff 	.word	0xffffdfff

08001d38 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08a      	sub	sp, #40	@ 0x28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001d46:	2317      	movs	r3, #23
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001d4e:	f7fe fd81 	bl	8000854 <HAL_GetTick>
 8001d52:	0002      	movs	r2, r0
 8001d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d56:	1a9b      	subs	r3, r3, r2
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	18d3      	adds	r3, r2, r3
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001d5e:	f7fe fd79 	bl	8000854 <HAL_GetTick>
 8001d62:	0003      	movs	r3, r0
 8001d64:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	330c      	adds	r3, #12
 8001d6c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001d6e:	4b41      	ldr	r3, [pc, #260]	@ (8001e74 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	0013      	movs	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	189b      	adds	r3, r3, r2
 8001d78:	00da      	lsls	r2, r3, #3
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	0d1b      	lsrs	r3, r3, #20
 8001d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d80:	4353      	muls	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001d84:	e068      	b.n	8001e58 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	23c0      	movs	r3, #192	@ 0xc0
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d10a      	bne.n	8001da6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d107      	bne.n	8001da6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	2117      	movs	r1, #23
 8001d9e:	187b      	adds	r3, r7, r1
 8001da0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001da2:	187b      	adds	r3, r7, r1
 8001da4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	3301      	adds	r3, #1
 8001daa:	d055      	beq.n	8001e58 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001dac:	f7fe fd52 	bl	8000854 <HAL_GetTick>
 8001db0:	0002      	movs	r2, r0
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d902      	bls.n	8001dc2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d142      	bne.n	8001e48 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	21e0      	movs	r1, #224	@ 0xe0
 8001dce:	438a      	bics	r2, r1
 8001dd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	2382      	movs	r3, #130	@ 0x82
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d113      	bne.n	8001e06 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	2380      	movs	r3, #128	@ 0x80
 8001de4:	021b      	lsls	r3, r3, #8
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d005      	beq.n	8001df6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	2380      	movs	r3, #128	@ 0x80
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d107      	bne.n	8001e06 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2140      	movs	r1, #64	@ 0x40
 8001e02:	438a      	bics	r2, r1
 8001e04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	019b      	lsls	r3, r3, #6
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d110      	bne.n	8001e34 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4916      	ldr	r1, [pc, #88]	@ (8001e78 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001e1e:	400a      	ands	r2, r1
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2180      	movs	r1, #128	@ 0x80
 8001e2e:	0189      	lsls	r1, r1, #6
 8001e30:	430a      	orrs	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	225d      	movs	r2, #93	@ 0x5d
 8001e38:	2101      	movs	r1, #1
 8001e3a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	225c      	movs	r2, #92	@ 0x5c
 8001e40:	2100      	movs	r1, #0
 8001e42:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e010      	b.n	8001e6a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	4013      	ands	r3, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d18e      	bne.n	8001d86 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	b00a      	add	sp, #40	@ 0x28
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	20000000 	.word	0x20000000
 8001e78:	ffffdfff 	.word	0xffffdfff

08001e7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	23c0      	movs	r3, #192	@ 0xc0
 8001e8c:	0159      	lsls	r1, r3, #5
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	0013      	movs	r3, r2
 8001e96:	2200      	movs	r2, #0
 8001e98:	f7ff ff4e 	bl	8001d38 <SPI_WaitFifoStateUntilTimeout>
 8001e9c:	1e03      	subs	r3, r0, #0
 8001e9e:	d007      	beq.n	8001eb0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e027      	b.n	8001f00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	0013      	movs	r3, r2
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2180      	movs	r1, #128	@ 0x80
 8001ebe:	f7ff fead 	bl	8001c1c <SPI_WaitFlagStateUntilTimeout>
 8001ec2:	1e03      	subs	r3, r0, #0
 8001ec4:	d007      	beq.n	8001ed6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eca:	2220      	movs	r2, #32
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e014      	b.n	8001f00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	23c0      	movs	r3, #192	@ 0xc0
 8001eda:	00d9      	lsls	r1, r3, #3
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	0013      	movs	r3, r2
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f7ff ff27 	bl	8001d38 <SPI_WaitFifoStateUntilTimeout>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d007      	beq.n	8001efe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e000      	b.n	8001f00 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	0018      	movs	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b004      	add	sp, #16
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <memset>:
 8001f08:	0003      	movs	r3, r0
 8001f0a:	1882      	adds	r2, r0, r2
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d100      	bne.n	8001f12 <memset+0xa>
 8001f10:	4770      	bx	lr
 8001f12:	7019      	strb	r1, [r3, #0]
 8001f14:	3301      	adds	r3, #1
 8001f16:	e7f9      	b.n	8001f0c <memset+0x4>

08001f18 <__libc_init_array>:
 8001f18:	b570      	push	{r4, r5, r6, lr}
 8001f1a:	2600      	movs	r6, #0
 8001f1c:	4c0c      	ldr	r4, [pc, #48]	@ (8001f50 <__libc_init_array+0x38>)
 8001f1e:	4d0d      	ldr	r5, [pc, #52]	@ (8001f54 <__libc_init_array+0x3c>)
 8001f20:	1b64      	subs	r4, r4, r5
 8001f22:	10a4      	asrs	r4, r4, #2
 8001f24:	42a6      	cmp	r6, r4
 8001f26:	d109      	bne.n	8001f3c <__libc_init_array+0x24>
 8001f28:	2600      	movs	r6, #0
 8001f2a:	f000 f819 	bl	8001f60 <_init>
 8001f2e:	4c0a      	ldr	r4, [pc, #40]	@ (8001f58 <__libc_init_array+0x40>)
 8001f30:	4d0a      	ldr	r5, [pc, #40]	@ (8001f5c <__libc_init_array+0x44>)
 8001f32:	1b64      	subs	r4, r4, r5
 8001f34:	10a4      	asrs	r4, r4, #2
 8001f36:	42a6      	cmp	r6, r4
 8001f38:	d105      	bne.n	8001f46 <__libc_init_array+0x2e>
 8001f3a:	bd70      	pop	{r4, r5, r6, pc}
 8001f3c:	00b3      	lsls	r3, r6, #2
 8001f3e:	58eb      	ldr	r3, [r5, r3]
 8001f40:	4798      	blx	r3
 8001f42:	3601      	adds	r6, #1
 8001f44:	e7ee      	b.n	8001f24 <__libc_init_array+0xc>
 8001f46:	00b3      	lsls	r3, r6, #2
 8001f48:	58eb      	ldr	r3, [r5, r3]
 8001f4a:	4798      	blx	r3
 8001f4c:	3601      	adds	r6, #1
 8001f4e:	e7f2      	b.n	8001f36 <__libc_init_array+0x1e>
 8001f50:	08001fa8 	.word	0x08001fa8
 8001f54:	08001fa8 	.word	0x08001fa8
 8001f58:	08001fac 	.word	0x08001fac
 8001f5c:	08001fa8 	.word	0x08001fa8

08001f60 <_init>:
 8001f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f66:	bc08      	pop	{r3}
 8001f68:	469e      	mov	lr, r3
 8001f6a:	4770      	bx	lr

08001f6c <_fini>:
 8001f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f72:	bc08      	pop	{r3}
 8001f74:	469e      	mov	lr, r3
 8001f76:	4770      	bx	lr
