designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_SmartTekbotRemote/Lab2_TekbotRemote_schematic.v
# Adding file C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Lab4_SmartTekbotRemote\Lab2_TekbotRemote_schematic.v ... Done
addfile C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Section4_Verilog.v
# Adding file C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Section4_Verilog.v ... Done
addfile C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lolhi_tf.v
# Adding file C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Lolhi_tf.v ... Done
vlib C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Section4_sim/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_SmartTekbotRemote/Lab2_TekbotRemote_schematic.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: Lab2_TekbotRemote_schematic.
# $root top modules: Lab2_TekbotRemote_schematic.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Section4_Verilog.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Lab2_TekbotRemote_schematic found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Lolhi.
# $root top modules: Lolhi.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lolhi_tf.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Lolhi found in current working library.
# Info: VCP2113 Module inverter_nick_yay found in current working library.
# Info: VCP2113 Module Lab2_TekbotRemote_schematic found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module inverter_nick_yay found in current working library.
# Info: VCP2113 Module Lab2_TekbotRemote_schematic found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Lolhi_tf.
# $root top modules: Lolhi_tf.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module Lolhi_tf
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'Lolhi' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'inverter_nick_yay' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Lab2_TekbotRemote_schematic' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mux2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r Lolhi_tf -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'Lolhi' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'inverter_nick_yay' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Lab2_TekbotRemote_schematic' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mux2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 11 (55.00%) primitives and 9 (45.00%) other processes in SLP
# SLP: 92 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5789 kB (elbread=1024 elab2=4620 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Section4_sim\src\wave.asdb
#  11:49 PM, Monday, May 12, 2014
#  Simulation has been initialized
#  Selected Top-Level: Lolhi_tf (Lolhi_tf)
add wave *
# 9 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Section4_sim/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Design: 12:02 AM, Tuesday, May 13, 2014
# Design: Opening design "C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Section4_sim\Section4_sim.adf"
#  Simulation has been stopped
