m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Normal/Homework 1/simulation/modelsim
vedge_detect
Z1 !s110 1647963311
!i10b 1
!s100 4iOCQHE9?0lZ[R3_e;@<F3
Ia6V<Y73bVHN1159cX=a9H2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1647891309
8D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v
FD:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1647963311.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Normal/Homework 1}
Z7 tCvgOpt 0
vhw1
Z8 !s110 1647963312
!i10b 1
!s100 ]XU[V`:oERaEO3V7Ic<hL1
I^O:dA0QiVGWbMS`h@mAck3
R2
R0
w1647962000
8D:/Digital_Logic_Design/Normal/Homework 1/hw1.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1647963312.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!i113 1
R5
R6
R7
vhw1_tb
R8
!i10b 1
!s100 l01AHbGWZ]jLdoZY`nzMd3
If3RTW5OXN:BLW6;KJL@Jj0
R2
R0
w1647961981
8D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
L0 3
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!i113 1
R5
R6
R7
vrx_time_gen
R8
!i10b 1
!s100 ]0fAcR9QmYL8LZJ7J54L?1
ICjVR6:3UkIWFm6DTB81kR0
R2
R0
w1647962970
8D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v
FD:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v|
!i113 1
R5
R6
R7
vshift_reg
R8
!i10b 1
!s100 @`hI=Q[O[OV3dY2Cd@KDl1
ID7NB2afTeHmeR];]Zn=bo1
R2
R0
w1647945619
8D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
FD:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!i113 1
R5
R6
R7
vshift_reg_sipo
R8
!i10b 1
!s100 R:oW8hOaI`88ZD06JT8Zz0
IUDY;QIK<iHaDQ_ZkbMYA>1
R2
R0
w1647963286
8D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v
FD:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v|
!i113 1
R5
R6
R7
vtransmittify
R8
!i10b 1
!s100 XEjAKZUI=6lHh94oJZ]f^3
I<`9@jCOeMme`;:[^T?6KP3
R2
R0
w1647953872
8D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
FD:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!i113 1
R5
R6
R7
vtx_time_gen
R1
!i10b 1
!s100 EEW]KB3dcJ2cN_32ckgfm3
IPo4l9:4cMYfD4;B]m569h1
R2
R0
w1647959487
8D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
FD:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!i113 1
R5
R6
R7
vuart_rxd_ctrl
R8
!i10b 1
!s100 8?T79MJB_Sa>cf54N6J_22
IiTab:lT8C>9eiNzUan7Cz1
R2
R0
w1647962523
8D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v
FD:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v|
!i113 1
R5
R6
R7
vuart_txd_ctrl
R8
!i10b 1
!s100 C^Y=^>5>67U6aS1zmom=O2
I^nU5QlFPMl:KJj_6Ej4OT0
R2
R0
w1647945819
8D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
FD:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!i113 1
R5
R6
R7
vwrite_latch
R1
!i10b 1
!s100 VCCgO7Qb08>UIebPT7R_n0
IJ;zNT;I2egVY3Z:M;_LB82
R2
R0
w1647939631
8D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
FD:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!i113 1
R5
R6
R7
