{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687278113019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687278113019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 19:21:52 2023 " "Processing started: Tue Jun 20 19:21:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687278113019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687278113019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyProject -c MyProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687278113019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687278113286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulltemplate.v 1 1 " "Found 1 design units, including 1 entities, in source file fulltemplate.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulltemplate " "Found entity 1: fulltemplate" {  } { { "fulltemplate.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/fulltemplate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/horizontal_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatop.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatop.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatop " "Found entity 1: vgatop" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687278113320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 vgatop.v(20) " "Verilog HDL Implicit Net warning at vgatop.v(20): created implicit net for \"clk3\"" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687278113335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_bounce vgatop.v(20) " "Verilog HDL Implicit Net warning at vgatop.v(20): created implicit net for \"clk_bounce\"" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687278113335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOX_1 vgatop.v(36) " "Verilog HDL Implicit Net warning at vgatop.v(36): created implicit net for \"BOX_1\"" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687278113335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgatop " "Elaborating entity \"vgatop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687278113353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BOX_1 vgatop.v(36) " "Verilog HDL or VHDL warning at vgatop.v(36): object \"BOX_1\" assigned a value but never read" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgatop.v(40) " "Verilog HDL assignment warning at vgatop.v(40): truncated value with size 32 to match size of target (11)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(41) " "Verilog HDL Always Construct warning at vgatop.v(41): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(42) " "Verilog HDL Always Construct warning at vgatop.v(42): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "templatex vgatop.v(43) " "Verilog HDL Always Construct warning at vgatop.v(43): variable \"templatex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "templatey vgatop.v(38) " "Verilog HDL Always Construct warning at vgatop.v(38): inferring latch(es) for variable \"templatey\", which holds its previous value in one or more paths through the always construct" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[0\] vgatop.v(45) " "Inferred latch for \"templatey\[0\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[1\] vgatop.v(45) " "Inferred latch for \"templatey\[1\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[2\] vgatop.v(45) " "Inferred latch for \"templatey\[2\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[3\] vgatop.v(45) " "Inferred latch for \"templatey\[3\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[4\] vgatop.v(45) " "Inferred latch for \"templatey\[4\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[5\] vgatop.v(45) " "Inferred latch for \"templatey\[5\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[6\] vgatop.v(45) " "Inferred latch for \"templatey\[6\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[7\] vgatop.v(45) " "Inferred latch for \"templatey\[7\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[8\] vgatop.v(45) " "Inferred latch for \"templatey\[8\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[9\] vgatop.v(45) " "Inferred latch for \"templatey\[9\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "templatey\[10\] vgatop.v(45) " "Inferred latch for \"templatey\[10\]\" at vgatop.v(45)" {  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:u1 " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:u1\"" {  } { { "vgatop.v" "u1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687278113353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter horizontal_counter:u2 " "Elaborating entity \"horizontal_counter\" for hierarchy \"horizontal_counter:u2\"" {  } { { "vgatop.v" "u2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687278113353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.v(9) " "Verilog HDL assignment warning at horizontal_counter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/horizontal_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop|horizontal_counter:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter vertical_counter:u3 " "Elaborating entity \"vertical_counter\" for hierarchy \"vertical_counter:u3\"" {  } { { "vgatop.v" "u3" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687278113353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.v(9) " "Verilog HDL assignment warning at vertical_counter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687278113353 "|vgatop|vertical_counter:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulltemplate fulltemplate:u4 " "Elaborating entity \"fulltemplate\" for hierarchy \"fulltemplate:u4\"" {  } { { "vgatop.v" "u4" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687278113353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "templatey\[0\] " "Latch templatey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vertical_counter:u3\|v_count\[0\] " "Ports D and ENA on the latch are fed by the same signal vertical_counter:u3\|v_count\[0\]" {  } { { "vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vertical_counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687278117621 ""}  } { { "vgatop.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/vgatop.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687278117621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687278121850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687278122367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687278122367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1040 " "Implemented 1040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687278122455 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687278122455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1012 " "Implemented 1012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687278122455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687278122455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687278122472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 19:22:02 2023 " "Processing ended: Tue Jun 20 19:22:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687278122472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687278122472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687278122472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687278122472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687278123533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687278123533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 19:22:03 2023 " "Processing started: Tue Jun 20 19:22:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687278123533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687278123533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyProject -c MyProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687278123533 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687278123589 ""}
{ "Info" "0" "" "Project  = MyProject" {  } {  } 0 0 "Project  = MyProject" 0 0 "Fitter" 0 0 1687278123589 ""}
{ "Info" "0" "" "Revision = MyProject" {  } {  } 0 0 "Revision = MyProject" 0 0 "Fitter" 0 0 1687278123589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687278123689 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MyProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687278123691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687278123733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687278123733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687278123866 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687278123882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687278124249 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687278128765 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687278128781 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687278128814 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687278128864 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278128864 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1687278129297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyProject.sdc " "Synopsys Design Constraints File file not found: 'MyProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687278129297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687278129313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687278129314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687278129314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687278129314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687278129324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687278129324 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687278129324 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278129398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687278137494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278137844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687278137861 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687278139640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278139640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687278140527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y35 X21_Y45 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45" {  } { { "loc" "" { Generic "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} 11 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687278147992 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687278147992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278153856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687278153856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687278153856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687278157037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687278157209 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687278157209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687278160141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687278160253 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687278160254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687278162869 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687278167085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/output_files/MyProject.fit.smsg " "Generated suppressed messages file C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/output_files/MyProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687278167984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5651 " "Peak virtual memory: 5651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687278168951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 19:22:48 2023 " "Processing ended: Tue Jun 20 19:22:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687278168951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687278168951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687278168951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687278168951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687278170088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687278170088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 19:22:50 2023 " "Processing started: Tue Jun 20 19:22:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687278170088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687278170088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MyProject -c MyProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687278170088 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687278175099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687278176802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 19:22:56 2023 " "Processing ended: Tue Jun 20 19:22:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687278176802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687278176802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687278176802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687278176802 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687278177439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687278177964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687278177964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 19:22:57 2023 " "Processing started: Tue Jun 20 19:22:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687278177964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687278177964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MyProject -c MyProject " "Command: quartus_sta MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687278177964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687278178031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687278178515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687278178548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687278178548 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1687278179297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyProject.sdc " "Synopsys Design Constraints File file not found: 'MyProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687278179381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockdivider:u1\|clk_25 clockdivider:u1\|clk_25 " "create_clock -period 1.000 -name clockdivider:u1\|clk_25 clockdivider:u1\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name horizontal_counter:u2\|h_count\[10\] horizontal_counter:u2\|h_count\[10\] " "create_clock -period 1.000 -name horizontal_counter:u2\|h_count\[10\] horizontal_counter:u2\|h_count\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179381 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687278179381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687278179397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687278179414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687278179414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.925 " "Worst-case setup slack is -2.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925             -25.803 horizontal_counter:u2\|h_count\[10\]  " "   -2.925             -25.803 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509             -73.941 clockdivider:u1\|clk_25  " "   -2.509             -73.941 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 clock  " "    0.065               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.599 " "Worst-case hold slack is -1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599              -6.900 horizontal_counter:u2\|h_count\[10\]  " "   -1.599              -6.900 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423              -1.423 clock  " "   -1.423              -1.423 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.081 clockdivider:u1\|clk_25  " "   -0.054              -0.081 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278179417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278179417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278179430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -0.894 clock  " "   -0.500              -0.894 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.260 clockdivider:u1\|clk_25  " "   -0.394             -17.260 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 horizontal_counter:u2\|h_count\[10\]  " "    0.109               0.000 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278179430 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687278179447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687278179480 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687278179480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687278181131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687278181213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687278181213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.989 " "Worst-case setup slack is -2.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989             -25.890 horizontal_counter:u2\|h_count\[10\]  " "   -2.989             -25.890 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -72.142 clockdivider:u1\|clk_25  " "   -2.527             -72.142 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 clock  " "   -0.097              -0.097 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278181229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.730 " "Worst-case hold slack is -1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730              -7.863 horizontal_counter:u2\|h_count\[10\]  " "   -1.730              -7.863 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221              -1.221 clock  " "   -1.221              -1.221 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 clockdivider:u1\|clk_25  " "   -0.030              -0.030 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278181230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278181230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278181230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.513 " "Worst-case minimum pulse width slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.907 clock  " "   -0.513              -0.907 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.393 clockdivider:u1\|clk_25  " "   -0.394             -17.393 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 horizontal_counter:u2\|h_count\[10\]  " "    0.069               0.000 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278181249 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687278181271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687278181363 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687278181363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687278183052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687278183129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687278183129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.549 " "Worst-case setup slack is -1.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549             -12.243 horizontal_counter:u2\|h_count\[10\]  " "   -1.549             -12.243 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319             -31.296 clockdivider:u1\|clk_25  " "   -1.319             -31.296 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.250 clock  " "   -0.250              -0.250 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.095 " "Worst-case hold slack is -1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095              -5.887 horizontal_counter:u2\|h_count\[10\]  " "   -1.095              -5.887 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -0.623 clock  " "   -0.623              -0.623 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.691 clockdivider:u1\|clk_25  " "   -0.125              -0.691 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278183163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278183165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.486 " "Worst-case minimum pulse width slack is -0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486              -0.621 clock  " "   -0.486              -0.621 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clockdivider:u1\|clk_25  " "    0.072               0.000 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 horizontal_counter:u2\|h_count\[10\]  " "    0.157               0.000 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183179 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687278183196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687278183462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687278183462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.403 " "Worst-case setup slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -10.929 horizontal_counter:u2\|h_count\[10\]  " "   -1.403             -10.929 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200             -27.770 clockdivider:u1\|clk_25  " "   -1.200             -27.770 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241              -0.241 clock  " "   -0.241              -0.241 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.065 " "Worst-case hold slack is -1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -5.674 horizontal_counter:u2\|h_count\[10\]  " "   -1.065              -5.674 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -0.585 clock  " "   -0.585              -0.585 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.764 clockdivider:u1\|clk_25  " "   -0.126              -0.764 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278183496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687278183508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.489 " "Worst-case minimum pulse width slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -0.637 clock  " "   -0.489              -0.637 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 clockdivider:u1\|clk_25  " "    0.082               0.000 clockdivider:u1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 horizontal_counter:u2\|h_count\[10\]  " "    0.191               0.000 horizontal_counter:u2\|h_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687278183508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687278184279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687278184279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687278184363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 19:23:04 2023 " "Processing ended: Tue Jun 20 19:23:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687278184363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687278184363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687278184363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687278184363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687278185398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687278185398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 19:23:05 2023 " "Processing started: Tue Jun 20 19:23:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687278185398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687278185398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MyProject -c MyProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MyProject -c MyProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687278185398 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1687278186029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MyProject.vo C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/simulation/modelsim/ simulation " "Generated file MyProject.vo in folder \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/MyProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687278186261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687278186312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 19:23:06 2023 " "Processing ended: Tue Jun 20 19:23:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687278186312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687278186312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687278186312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687278186312 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687278186945 ""}
