# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 00:26:59  July 07, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ShuriLink_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY ShuriLink
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:26:59  JULY 07, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VHDL_FILE de2/DEC_7SEG.VHD
set_global_assignment -name VHDL_FILE de2/MOUSE.VHD
set_global_assignment -name VHDL_FILE de2/vga_sync.vhd
set_global_assignment -name VHDL_FILE de2/video_PLL.vhd
set_global_assignment -name VERILOG_FILE adc_spi_controller.v
set_global_assignment -name VHDL_FILE colisoes.vhd
set_global_assignment -name VHDL_FILE color_map.vhd
set_global_assignment -name VHDL_FILE comp.vhd
set_global_assignment -name VHDL_FILE contador_forca.vhd
set_global_assignment -name VHDL_FILE contador_tubos.vhd
set_global_assignment -name VERILOG_FILE DE2_LTM_Test.v
set_global_assignment -name VHDL_FILE "dec_7seg_b-2.vhd"
set_global_assignment -name VHDL_FILE estado_jogo.vhd
set_global_assignment -name BDF_FILE FlappyGoku.bdf
set_global_assignment -name VHDL_FILE gerador_tubos.vhd
set_global_assignment -name VHDL_FILE goku.vhd
set_global_assignment -name VERILOG_FILE lcd_spi_cotroller.v
set_global_assignment -name VERILOG_FILE lcd_timing_controller.v
set_global_assignment -name VHDL_FILE mux_forca.vhd
set_global_assignment -name VERILOG_FILE Reset_Delay.v
set_global_assignment -name VHDL_FILE ScoreCounter.vhd
set_global_assignment -name VERILOG_FILE SEG7_LUT.v
set_global_assignment -name VERILOG_FILE SEG7_LUT_8.v
set_global_assignment -name VHDL_FILE selcor.vhd
set_global_assignment -name VHDL_FILE selred.vhd
set_global_assignment -name VERILOG_FILE three_wire_controller.v
set_global_assignment -name VERILOG_FILE touch_irq_detector.v
set_global_assignment -name VHDL_FILE tubos.vhd
set_global_assignment -name BDF_FILE ShuriLink.bdf