 
****************************************
Report : qor
Design : fir4rca
Version: K-2015.06-SP2
Date   : Thu Dec  5 22:22:45 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.65
  Critical Path Slack:          -0.18
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -2.56
  No. of Violating Paths:       28.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                908
  Buf/Inv Cell Count:             244
  Buf Cell Count:                   4
  Inv Cell Count:                 240
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       826
  Sequential Cell Count:           82
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1820.520030
  Noncombinational Area:   636.839990
  Buf/Inv Area:            317.880011
  Total Buffer Area:             5.76
  Total Inverter Area:         312.12
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2457.360019
  Design Area:            2457.360019


  Design Rules
  -----------------------------------
  Total Number of Nets:           926
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-05.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  9.02
  Mapping Optimization:               70.36
  -----------------------------------------
  Overall Compile Time:               87.80
  Overall Compile Wall Clock Time:    89.41

  --------------------------------------------------------------------

  Design  WNS: 0.18  TNS: 2.56  Number of Violating Paths: 28


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
