// Seed: 2734317785
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8
);
  assign id_2 = id_8;
  assign id_4 = id_5;
  wire id_10;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    output wand  id_2,
    output tri   id_3,
    input  wand  id_4,
    output uwire id_5,
    input  wor   id_6,
    output tri   id_7,
    input  wire  id_8
    , id_10
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_8,
      id_5,
      id_8,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_4 = 0;
  assign id_5 = id_4;
  assign id_3 = 1;
endmodule
