// Seed: 1668739376
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3
    , id_6,
    input supply0 id_4
);
  always force id_3 = id_4 != 1;
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3
    , id_6,
    output tri0 id_4
);
  wire id_7;
  tri1 id_8;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_3,
      id_0
  );
  assign modCall_1.type_2 = 0;
  wire module_1;
  always @(*) while (1 && id_2 == 1) for (id_7 = 1; 1; id_8 = 1) #1 id_4 = 1;
  or primCall (id_3, id_0, id_1, id_8, id_2, id_6);
endmodule
