add_file_target(FILE input_named_rdclk.sim.v SCANNER_TYPE verilog)
v2x_test_model(NAME input_named_rdclk TOP_MODULE block)
