
*** Running vivado
    with args -log topModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topModule.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source topModule.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 560.094 ; gain = 135.809
Command: synth_design -top topModule -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20572
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'BaudTick', assumed default net type 'wire' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:91]
INFO: [Synth 8-11241] undeclared symbol 'TxD_start', assumed default net type 'wire' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:93]
INFO: [Synth 8-11241] undeclared symbol 'BaudTickEncoder', assumed default net type 'wire' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:96]
INFO: [Synth 8-11241] undeclared symbol 'TxD_startEncoder', assumed default net type 'wire' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:98]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1369.516 ; gain = 407.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topModule' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:24]
INFO: [Synth 8-6157] synthesizing module 'divisor_freq' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divisor_freq' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v:8]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.runs/synth_1/.Xil/Vivado-188-Milanesi-Dell/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.runs/synth_1/.Xil/Vivado-188-Milanesi-Dell/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'xadc' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v:58]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'xadc' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v:58]
WARNING: [Synth 8-7023] instance 'xadc' of module 'xadc_wiz_0' has 33 connections declared, but only 31 given [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v:58]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/hdl/XADCdemo.v:22]
INFO: [Synth 8-226] default block is never used [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:145]
INFO: [Synth 8-6157] synthesizing module 'ROM_grados_numericos' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ROM_grados_numericos' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v:8]
INFO: [Synth 8-6157] synthesizing module 'transmisor_async' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transmisor_async' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v:7]
WARNING: [Synth 8-689] width (10) of port connection 'TxD_data' does not match port width (8) of module 'transmisor_async' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:196]
INFO: [Synth 8-6157] synthesizing module 'PID' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/flyback_pid/PID.v:34]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/imports/flyback_pid/PID.v:34]
WARNING: [Synth 8-689] width (17) of port connection 'MV' does not match port width (16) of module 'PID' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:332]
WARNING: [Synth 8-689] width (17) of port connection 'p_action' does not match port width (16) of module 'PID' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:333]
WARNING: [Synth 8-689] width (17) of port connection 'i_action' does not match port width (16) of module 'PID' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:334]
WARNING: [Synth 8-689] width (17) of port connection 'error' does not match port width (16) of module 'PID' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:335]
INFO: [Synth 8-6157] synthesizing module 'pwm8bits' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/pwm8bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm8bits' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/pwm8bits.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'pwm_in' does not match port width (8) of module 'pwm8bits' [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:345]
INFO: [Synth 8-6155] done synthesizing module 'topModule' (0#1) [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'error_pid_reg' and it is trimmed from '16' to '11' bits. [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:341]
WARNING: [Synth 8-3848] Net DIR in module/entity topModule does not have driver. [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:49]
WARNING: [Synth 8-3848] Net out in module/entity topModule does not have driver. [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:49]
WARNING: [Synth 8-7129] Port DIR in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port out in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port A in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port B in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port clearEncoder in module topModule is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.863 ; gain = 499.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.863 ; gain = 499.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.863 ; gain = 499.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1461.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'u1/xadc'
Finished Parsing XDC File [d:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'u1/xadc'
Parsing XDC File [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:10]
Finished Parsing XDC File [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/topModule_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1487.215 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1487.215 ; gain = 525.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1487.215 ; gain = 525.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u1/xadc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 1487.215 ; gain = 525.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmisor_async'
INFO: [Synth 8-802] inferred FSM for state register 'contData_reg' in module 'topModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                     000000000001 |                             0000
                 iSTATE4 |                     000000000010 |                             0001
                 iSTATE1 |                     000000000100 |                             0010
                  iSTATE |                     000000001000 |                             0011
                 iSTATE0 |                     000000010000 |                             0100
                iSTATE10 |                     000000100000 |                             0101
                 iSTATE9 |                     000001000000 |                             0110
                 iSTATE7 |                     000010000000 |                             0111
                 iSTATE8 |                     000100000000 |                             1000
                 iSTATE6 |                     001000000000 |                             1001
                 iSTATE3 |                     010000000000 |                             1010
                 iSTATE2 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transmisor_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE15 |                            00000 |                 0000000000000000
                iSTATE12 |                            00001 |                 0000000000000001
                 iSTATE8 |                            00010 |                 0000000000000010
                 iSTATE6 |                            00011 |                 0000000000000011
                iSTATE28 |                            00100 |                 0000000000000100
                iSTATE26 |                            00101 |                 0000000000000101
                iSTATE22 |                            00110 |                 0000000000000110
                iSTATE19 |                            00111 |                 0000000000000111
                iSTATE25 |                            01000 |                 0000000000001000
                iSTATE24 |                            01001 |                 0000000000001001
                iSTATE17 |                            01010 |                 0000000000001010
                iSTATE14 |                            01011 |                 0000000000001011
                 iSTATE3 |                            01100 |                 0000000000001100
                 iSTATE2 |                            01101 |                 0000000000001101
                  iSTATE |                            01110 |                 0000000000001110
                iSTATE27 |                            01111 |                 0000000000001111
                 iSTATE9 |                            10000 |                 0000000000010000
                 iSTATE7 |                            10001 |                 0000000000010001
                 iSTATE5 |                            10010 |                 0000000000010010
                 iSTATE4 |                            10011 |                 0000000000010011
                iSTATE23 |                            10100 |                 0000000000010100
                iSTATE21 |                            10101 |                 0000000000010101
                iSTATE16 |                            10110 |                 0000000000010110
                iSTATE13 |                            10111 |                 0000000000010111
                iSTATE20 |                            11000 |                 0000000000011000
                iSTATE18 |                            11001 |                 0000000000011001
                iSTATE11 |                            11010 |                 0000000000011010
                iSTATE10 |                            11011 |                 0000000000011011
                 iSTATE1 |                            11100 |                 0000000000011100
                 iSTATE0 |                            11101 |                 0000000000011101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'contData_reg' using encoding 'sequential' in module 'topModule'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1487.215 ; gain = 525.059
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gen_baud' (divisor_freq) to 'gen_baudEncoder'
INFO: [Synth 8-223] decloning instance 'gen_baud' (divisor_freq) to 'gen_baudError'
INFO: [Synth 8-223] decloning instance 'clk_TxDstart' (divisor_freq) to 'clk_TxDstartEncoder'
INFO: [Synth 8-223] decloning instance 'clk_TxDstart' (divisor_freq) to 'clk_TxDstartError'
INFO: [Synth 8-223] decloning instance 'clk_TxDstart' (divisor_freq) to 'sendUartE'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              52x64  Multipliers := 1     
	              64x64  Multipliers := 3     
+---Muxes : 
	   2 Input   47 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 30    
	  30 Input   10 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	  30 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'controlOut_unsigned_reg' and it is trimmed from '16' to '11' bits. [D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.srcs/sources_1/new/topModule.v:340]
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: A*B.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: A*B.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: Generating DSP PID_inst/gain_mul_temp, operation Mode is: (PCIN>>17)+(A:0x6a7f)*B.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
DSP Report: operator PID_inst/gain_mul_temp is absorbed into DSP PID_inst/gain_mul_temp.
WARNING: [Synth 8-7129] Port DIR in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port out in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port A in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port B in module topModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port clearEncoder in module topModule is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:41 . Memory (MB): peak = 1513.145 ; gain = 550.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|topModule   | D0         | 32x5          | LUT            | 
|topModule   | D0         | 32x5          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|topModule   | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | A*(B:0x6a7f)            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | (PCIN>>17)+(A:0x6a7f)*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:59 . Memory (MB): peak = 1520.332 ; gain = 558.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:59 . Memory (MB): peak = 1522.000 ; gain = 559.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:02:01 . Memory (MB): peak = 1639.328 ; gain = 677.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|topModule   | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | PCIN>>17+A*B | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | PCIN>>17+A*B | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | A*B          | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|topModule   | PCIN>>17+A*B | 15     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     3|
|3     |CARRY4   |   220|
|4     |DSP48E1  |     6|
|5     |LUT1     |    58|
|6     |LUT2     |   548|
|7     |LUT3     |   223|
|8     |LUT4     |   204|
|9     |LUT5     |   112|
|10    |LUT6     |   258|
|11    |MUXF7    |     6|
|12    |MUXF8    |     3|
|13    |FDRE     |   238|
|14    |FDSE     |     9|
|15    |IBUF     |    22|
|16    |OBUF     |     8|
|17    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:14 . Memory (MB): peak = 1653.184 ; gain = 665.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 1653.184 ; gain = 691.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1665.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1668.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91da59fe
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:02:28 . Memory (MB): peak = 1668.996 ; gain = 1077.082
INFO: [Common 17-1381] The checkpoint 'D:/Github/FlybackConverter-FPGA-based-Digital-Twin/Vivado/flyback_converter_serial.xpr/callPWM/callPWM.runs/synth_1/topModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topModule_utilization_synth.rpt -pb topModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 09:28:43 2023...
