// Seed: 3123636204
module module_0 ();
  tri0 id_2 = 1 * 1;
  logic [7:0] id_3;
  wire id_4;
  assign id_2 = id_1;
  assign id_3[""] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_9 = id_8 - 1;
  end
  module_0 modCall_1 ();
endmodule
