Efficient Sampling Startup for Sampled Processor Simulation.	Michael Van Biesbrouck,Lieven Eeckhout,Brad Calder	10.1007/11587514_5
Garbage Collection Hints.	Dries Buytaert,Kris Venstermans,Lieven Eeckhout,Koen De Bosschere	10.1007/11587514_16
A Practical Method for Quickly Evaluating Program Optimizations.	Grigori Fursin,Albert Cohen 0001,Michael F. P. O&apos;Boyle,Olivier Temam	10.1007/11587514_4
Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture.	Pedro Javier García,Jose Flich,José Duato,Ian Johnson,Francisco J. Quiles 0001,Finbar Naven	10.1007/11587514_18
Beyond Basic Region Caching: Specializing Cache Structures for High Performance and Energy Conservation.	Michael J. Geiger,Sally A. McKee,Gary S. Tyson	10.1007/11587514_8
Arc3D: A 3D Obfuscation Architecture.	Mahadevan Gomathisankaran,Akhilesh Tyagi	10.1007/11587514_13
Dynamic Code Region (DCR) Based Program Phase Tracking and Prediction for Dynamic Optimizations.	Jinpyo Kim,Sreekumar V. Kodakara,Wei-Chung Hsu,David J. Lilja,Pen-Chung Yew	10.1007/11587514_14
A Low-Power DSP-Enhanced 32-Bit EISC Processor.	Hyun-Gyu Kim,Hyeong-Cheol Oh	10.1007/11587514_20
Software Defined Radio - A High Performance Embedded Challenge.	Hyunseok Lee,Yuan Lin 0002,Yoav Harel,Mark Woh,Scott A. Mahlke,Trevor N. Mudge,Krisztián Flautner	10.1007/11587514_3
Using EEMBC Benchmarks to Understand Processor Behavior in Embedded Applications.	Markus Levy	10.1007/11587514_1
Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors.	Bengu Li,Ganesh Venkatesh,Brad Calder,Rajiv Gupta 0001	10.1007/11587514_17
Streaming Sparse Matrix Compression/Decompression.	David Moloney,Dermot Geraghty,Colm McSweeney,Ciarán McElroy	10.1007/11587514_9
A Single (Unified) Shader GPU Microarchitecture for Embedded Systems.	Victor Moya Del Barrio,Carlos González,Jordi Roca,Agustín Fernández,Roger Espasa	10.1007/11587514_19
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems.	Ke Ning,David R. Kaeli	10.1007/11587514_7
Induction Variable Analysis with Delayed Abstractions.	Sebastian Pop,Albert Cohen 0001,Georges-André Silber	10.1007/11587514_15
Memory-Centric Security Architecture.	Weidong Shi,Chenghuai Lu,Hsien-Hsin S. Lee	10.1007/11587514_11
A Novel Batch Rekeying Processor Architecture for Secure Multicast Key Management.	Abdulhadi Shoufan,Sorin A. Huss,Murtuza Cutleriwala	10.1007/11587514_12
The Chip-Multiprocessing Paradigm Shift: Opportunities and Challenges.	Per Stenström	10.1007/11587514_2
XAMM: A High-Performance Automatic Memory Management System with Memory-Constrained Designs.	Gansha Wu,Xin Zhou,Guei-Yuan Lueh,Jesse Z. Fang,Peng Guo,Jinzhan Peng,Victor Ying	10.1007/11587514_10
Enhancing Network Processor Simulation Speed with Statistical Input Sampling.	Jia Yu 0008,Jun Yang 0002,Shaojie Chen,Yan Luo,Laxmi N. Bhuyan	10.1007/11587514_6
High Performance Embedded Architectures and Compilers, First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings	Thomas M. Conte,Nacho Navarro,Wen-mei W. Hwu,Mateo Valero,Theo Ungerer	10.1007/11587514
