Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 18 16:45:18 2023
| Host         : DESKTOP-0VDC3AM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_driver_control_sets_placed.rpt
| Design       : vga_driver
| Device       : xa7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              66 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+---------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF     | btn_Right/eqOp      |                     |                2 |              4 |         2.00 |
|  CLK_BUFG     |                     |                     |                7 |             11 |         1.57 |
|  clk_IBUF     |                     |                     |                9 |             24 |         2.67 |
|  CLK_BUFG     | btn_Left/Q3_reg_0   |                     |                8 |             31 |         3.88 |
|  CLK_BUFG     | btn_Up/Q3_reg_0     |                     |               12 |             31 |         2.58 |
|  n_2_445_BUFG |                     |                     |               13 |             32 |         2.46 |
|  n_4_441_BUFG |                     |                     |               10 |             32 |         3.20 |
|  CLK_BUFG     |                     | hPos_reg[0]_i_1_n_6 |                8 |             32 |         4.00 |
|  CLK_BUFG     | hPos_reg[0]_i_1_n_6 | vPos                |                8 |             32 |         4.00 |
+---------------+---------------------+---------------------+------------------+----------------+--------------+


