\doxysection{SPI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_p_i___type_def}{}\label{struct_s_p_i___type_def}\index{SPI\_TypeDef@{SPI\_TypeDef}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}{RESERVED1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}{SR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}{RESERVED2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}{DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}{RESERVED3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}{CRCPR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}{RESERVED4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}{RXCRCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}{RESERVED5}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}{TXCRCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}{RESERVED6}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}{I2\+SCFGR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}{RESERVED7}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}{I2\+SPR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}{RESERVED8}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Peripheral Interface. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}\label{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CR1}

SPI control register 1 (not used in I2S mode), Address offset\+: 0x00 \Hypertarget{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}\label{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CR2}

SPI control register 2, Address offset\+: 0x04 \Hypertarget{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}\label{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CRCPR}

SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10 \Hypertarget{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}\label{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+DR}

SPI data register, Address offset\+: 0x0C \Hypertarget{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}\label{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+I2\+SCFGR}

SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C \Hypertarget{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}\label{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+I2\+SPR}

SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20 \Hypertarget{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}\label{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x02 ~\newline
 \Hypertarget{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}\label{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 ~\newline
 \Hypertarget{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}\label{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x0A ~\newline
 \Hypertarget{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}\label{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x0E ~\newline
 \Hypertarget{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}\label{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x12 ~\newline
 \Hypertarget{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}\label{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x16 ~\newline
 \Hypertarget{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}\label{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x1A ~\newline
 \Hypertarget{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}\label{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x1E ~\newline
 \Hypertarget{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}\label{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x22 ~\newline
 \Hypertarget{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}\label{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RXCRCR}

SPI RX CRC register (not used in I2S mode), Address offset\+: 0x14 \Hypertarget{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}\label{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+SR}

SPI status register, Address offset\+: 0x08 \Hypertarget{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}\label{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SPI\+\_\+\+Type\+Def\+::\+TXCRCR}

SPI TX CRC register (not used in I2S mode), Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
