$date
	Sun Oct 23 10:10:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#358163
b1 !
1"
#358166
b1 &
b1 %
1$
#358167
0"
#358170
1#
#358174
b0 &
0#
b0 %
0$
#1352740
b1101 !
1"
#1352742
b1101 &
b1101 %
1$
#1352743
0"
#1352746
b101000 &
b101000 %
#1352750
b10100 &
b10100 %
#1352754
b1010 &
b1010 %
#1352758
b101 &
b101 %
#1352762
b10000 &
b10000 %
#1352766
b1000 &
b1000 %
#1352770
b100 &
b100 %
#1352774
b10 &
b10 %
#1352778
b1 &
b1 %
1#
#1352782
b0 &
0#
b0 %
0$
#2303296
b110 !
1"
#2303298
b110 &
b110 %
1$
#2303299
0"
#2303302
b11 &
b11 %
#2303306
b1010 &
b1010 %
#2303310
b101 &
b101 %
#2303314
b10000 &
b10000 %
#2303318
b1000 &
b1000 %
#2303322
b100 &
b100 %
#2303326
b10 &
b10 %
#2303330
b1 &
b1 %
1#
#2303334
b0 &
0#
b0 %
0$
#4500012
