# Thu Apr 24 21:00:50 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 155MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 155MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 157MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 216MB peak: 216MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 217MB peak: 217MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 219MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 219MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 219MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 219MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 219MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     5.81ns		  53 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 219MB peak: 220MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 221MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 221MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 221MB)

Writing Analyst data base D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\syn_results\synwork\iddrx2f_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 221MB peak: 221MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\syn_results\iddrx2f.edn
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 229MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 230MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 231MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 231MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 228MB peak: 231MB)

@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":457:11:457:23|Blackbox DELAYG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":452:12:452:25|Blackbox IDDRX2F is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":449:12:449:24|Blackbox DLLDELD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":444:12:444:24|Blackbox DDRDLLA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":435:14:435:28|Blackbox ECLKSYNCB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.v":432:12:432:24|Blackbox CLKDIVF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock iddrx2f|sync_clk with period 10.00ns. Please declare a user-defined clock on port sync_clk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Apr 24 21:00:53 2025
#


Top view:               iddrx2f
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.271

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                     Requested     Estimated     Requested     Estimated               Clock        Clock          
Starting Clock       Frequency     Frequency     Period        Period        Slack     Type         Group          
-------------------------------------------------------------------------------------------------------------------
iddrx2f|sync_clk     100.0 MHz     268.2 MHz     10.000        3.728         6.271     inferred     (multiple)     
System               100.0 MHz     568.8 MHz     10.000        1.758         8.242     system       system_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
System            System            |  10.000      10.000  |  No paths    -      |  No paths    -      |  No paths    -    
System            iddrx2f|sync_clk  |  10.000      8.242   |  No paths    -      |  No paths    -      |  No paths    -    
iddrx2f|sync_clk  System            |  10.000      8.565   |  No paths    -      |  No paths    -      |  No paths    -    
iddrx2f|sync_clk  iddrx2f|sync_clk  |  10.000      6.272   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: iddrx2f|sync_clk
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                     Arrival          
Instance                            Reference            Type        Pin     Net                 Time        Slack
                                    Clock                                                                         
------------------------------------------------------------------------------------------------------------------
Inst_rxdll_sync.ctrl_cnt[2]         iddrx2f|sync_clk     FD1S3DX     Q       ctrl_cnt[2]         1.009       6.271
Inst_rxdll_sync.ctrl_cnt[0]         iddrx2f|sync_clk     FD1S3DX     Q       ctrl_cnt[0]         0.985       6.295
Inst_rxdll_sync.ctrl_cnt[1]         iddrx2f|sync_clk     FD1S3DX     Q       ctrl_cnt[1]         0.955       6.325
Inst_rxdll_sync.dll_lock_cnt[0]     iddrx2f|sync_clk     FD1S3DX     Q       dll_lock_cnt[0]     1.015       6.537
Inst_rxdll_sync.dll_lock_cnt[1]     iddrx2f|sync_clk     FD1S3DX     Q       dll_lock_cnt[1]     1.009       6.543
Inst_rxdll_sync.dll_lock_cnt[2]     iddrx2f|sync_clk     FD1S3DX     Q       dll_lock_cnt[2]     1.009       6.543
Inst_rxdll_sync.not_uddcntln        iddrx2f|sync_clk     FD1P3DX     Q       not_uddcntln        0.985       7.112
Inst_rxdll_sync.cs_rx_sync[2]       iddrx2f|sync_clk     FD1S3DX     Q       cs_rx_sync[2]       0.955       7.141
Inst_rxdll_sync.dll_lock_q2         iddrx2f|sync_clk     FD1S3DX     Q       dll_lock_q2         1.045       7.197
Inst_rxdll_sync.cs_rx_sync[0]       iddrx2f|sync_clk     FD1S3BX     Q       cs_rx_sync[0]       1.015       7.275
==================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                               Required          
Instance                            Reference            Type        Pin     Net                           Time         Slack
                                    Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------------
Inst_rxdll_sync.assert_stop         iddrx2f|sync_clk     FD1P3DX     SP      N_17                          9.806        6.271
Inst_rxdll_sync.cs_rx_sync[3]       iddrx2f|sync_clk     FD1S3DX     D       cs_rx_sync_ns[3]              9.946        6.411
Inst_rxdll_sync.cs_rx_sync[0]       iddrx2f|sync_clk     FD1S3BX     D       N_77_i                        9.946        6.519
Inst_rxdll_sync.cs_rx_sync[1]       iddrx2f|sync_clk     FD1S3DX     D       N_79_i                        9.946        6.537
Inst_rxdll_sync.dll_lock_cnt[2]     iddrx2f|sync_clk     FD1S3DX     D       N_33_i                        9.946        6.621
Inst_rxdll_sync.not_reset           iddrx2f|sync_clk     FD1P3DX     SP      not_reset_1_sqmuxa_i          9.806        6.883
Inst_rxdll_sync.not_stop            iddrx2f|sync_clk     FD1P3DX     SP      N_51                          9.806        6.883
Inst_rxdll_sync.not_uddcntln        iddrx2f|sync_clk     FD1P3DX     SP      N_46                          9.806        6.883
Inst_rxdll_sync.get_ready           iddrx2f|sync_clk     FD1P3DX     SP      N_48                          9.806        6.931
Inst_rxdll_sync.not_freeze          iddrx2f|sync_clk     FD1P3DX     SP      un1_ns_rx_sync_0_sqmuxa_0     9.806        6.931
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.806

    - Propagation time:                      3.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.271

    Number of logic level(s):                4
    Starting point:                          Inst_rxdll_sync.ctrl_cnt[2] / Q
    Ending point:                            Inst_rxdll_sync.assert_stop / SP
    The start point is clocked by            iddrx2f|sync_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            iddrx2f|sync_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Inst_rxdll_sync.ctrl_cnt[2]                    FD1S3DX      Q        Out     1.009     1.009 r     -         
ctrl_cnt[2]                                    Net          -        -       -         -           5         
Inst_rxdll_sync.ns_rx_sync25_0_o2              ORCALUT4     B        In      0.000     1.009 r     -         
Inst_rxdll_sync.ns_rx_sync25_0_o2              ORCALUT4     Z        Out     0.816     1.825 r     -         
N_56                                           Net          -        -       -         -           13        
Inst_rxdll_sync.ns_rx_sync_0_sqmuxa_1_0_a2     ORCALUT4     C        In      0.000     1.825 r     -         
Inst_rxdll_sync.ns_rx_sync_0_sqmuxa_1_0_a2     ORCALUT4     Z        Out     0.660     2.485 f     -         
ns_rx_sync_0_sqmuxa_1                          Net          -        -       -         -           2         
Inst_rxdll_sync.cs_rx_sync_ns_0_2[3]           ORCALUT4     A        In      0.000     2.485 f     -         
Inst_rxdll_sync.cs_rx_sync_ns_0_2[3]           ORCALUT4     Z        Out     0.660     3.145 f     -         
cs_rx_sync_ns_2[3]                             Net          -        -       -         -           2         
Inst_rxdll_sync.assert_stop_2_sqmuxa_i_0       ORCALUT4     A        In      0.000     3.145 f     -         
Inst_rxdll_sync.assert_stop_2_sqmuxa_i_0       ORCALUT4     Z        Out     0.390     3.535 f     -         
N_17                                           Net          -        -       -         -           1         
Inst_rxdll_sync.assert_stop                    FD1P3DX      SP       In      0.000     3.535 f     -         
=============================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                              Arrival           
Instance            Reference     Type          Pin        Net            Time        Slack 
                    Clock                                                                   
--------------------------------------------------------------------------------------------
Inst4_DDRDLLA       System        DDRDLLA       LOCK       dll_lock       0.000       8.242 
Inst3_DLLDELD       System        DLLDELD       Z          eclki          0.000       10.000
Inst4_DDRDLLA       System        DDRDLLA       DDRDEL     ddrdel         0.000       10.000
Inst5_ECLKSYNCB     System        ECLKSYNCB     ECLKO      eclko          0.000       10.000
Inst6_CLKDIVF       System        CLKDIVF       CDIVX      sclk           0.000       10.000
udel_dataini0       System        DELAYG        Z          dataini_t0     0.000       10.000
============================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                              Required           
Instance                            Reference     Type          Pin        Net            Time         Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
Inst_rxdll_sync.dll_lock_cnt[2]     System        FD1S3DX       D          N_33_i         9.946        8.242 
Inst_rxdll_sync.dll_lock_cnt[0]     System        FD1S3DX       D          N_37_i         9.946        8.848 
Inst_rxdll_sync.dll_lock_cnt[1]     System        FD1S3DX       D          N_35_i         9.946        8.848 
Inst_rxdll_sync.dll_lock_q1         System        FD1S3DX       D          dll_lock       9.946        9.946 
Inst2_IDDRX2F0                      System        IDDRX2F       D          dataini_t0     10.000       10.000
Inst2_IDDRX2F0                      System        IDDRX2F       ECLK       eclko          10.000       10.000
Inst2_IDDRX2F0                      System        IDDRX2F       SCLK       sclk           10.000       10.000
Inst3_DLLDELD                       System        DLLDELD       DDRDEL     ddrdel         10.000       10.000
Inst4_DDRDLLA                       System        DDRDLLA       CLK        eclko          10.000       10.000
Inst5_ECLKSYNCB                     System        ECLKSYNCB     ECLKI      eclki          10.000       10.000
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      1.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.242

    Number of logic level(s):                3
    Starting point:                          Inst4_DDRDLLA / LOCK
    Ending point:                            Inst_rxdll_sync.dll_lock_cnt[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            iddrx2f|sync_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
Inst4_DDRDLLA                              DDRDLLA      LOCK     Out     0.000     0.000 r     -         
dll_lock                                   Net          -        -       -         -           2         
Inst_rxdll_sync.dll_lock_cnt_4_i_o2[0]     ORCALUT4     D        In      0.000     0.000 r     -         
Inst_rxdll_sync.dll_lock_cnt_4_i_o2[0]     ORCALUT4     Z        Out     0.708     0.708 f     -         
N_59                                       Net          -        -       -         -           3         
Inst_rxdll_sync.dll_lock_cnt_4_i_o2[1]     ORCALUT4     B        In      0.000     0.708 f     -         
Inst_rxdll_sync.dll_lock_cnt_4_i_o2[1]     ORCALUT4     Z        Out     0.606     1.314 f     -         
N_60                                       Net          -        -       -         -           1         
Inst_rxdll_sync.dll_lock_cnt_RNO[2]        ORCALUT4     D        In      0.000     1.314 f     -         
Inst_rxdll_sync.dll_lock_cnt_RNO[2]        ORCALUT4     Z        Out     0.390     1.704 r     -         
N_33_i                                     Net          -        -       -         -           1         
Inst_rxdll_sync.dll_lock_cnt[2]            FD1S3DX      D        In      0.000     1.704 r     -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 229MB peak: 231MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 229MB peak: 231MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_12f-6

Register bits: 25 of 12096 (0%)
PIC Latch:       0
I/O cells:       2


Details:
CLKDIVF:        1
DDRDLLA:        1
DELAYG:         1
DLLDELD:        1
ECLKSYNCB:      1
FD1P3DX:        6
FD1S3BX:        3
FD1S3DX:        16
GSR:            1
IB:             2
IDDRX2F:        1
INV:            1
ORCALUT4:       52
PUR:            1
VHI:            2
VLO:            2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 92MB peak: 231MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Apr 24 21:00:53 2025

###########################################################]
