|TOP_module
clk => FSM:fsm0.clk
clk => out_sin[0]~reg0.CLK
clk => out_sin[1]~reg0.CLK
clk => out_sin[2]~reg0.CLK
clk => out_sin[3]~reg0.CLK
clk => out_sin[4]~reg0.CLK
clk => out_sin[5]~reg0.CLK
clk => out_sin[6]~reg0.CLK
clk => out_sin[7]~reg0.CLK
clk => out_sin[8]~reg0.CLK
clk => out_sin[9]~reg0.CLK
clk => out_sin[10]~reg0.CLK
clk => out_sin[11]~reg0.CLK
clk => out_cos[0]~reg0.CLK
clk => out_cos[1]~reg0.CLK
clk => out_cos[2]~reg0.CLK
clk => out_cos[3]~reg0.CLK
clk => out_cos[4]~reg0.CLK
clk => out_cos[5]~reg0.CLK
clk => out_cos[6]~reg0.CLK
clk => out_cos[7]~reg0.CLK
clk => out_cos[8]~reg0.CLK
clk => out_cos[9]~reg0.CLK
clk => out_cos[10]~reg0.CLK
clk => out_cos[11]~reg0.CLK
clk => z_10[11].CLK
clk => z_9[0].CLK
clk => z_9[1].CLK
clk => z_9[2].CLK
clk => z_9[3].CLK
clk => z_9[4].CLK
clk => z_9[5].CLK
clk => z_9[6].CLK
clk => z_9[7].CLK
clk => z_9[8].CLK
clk => z_9[9].CLK
clk => z_9[10].CLK
clk => z_9[11].CLK
clk => z_8[0].CLK
clk => z_8[1].CLK
clk => z_8[2].CLK
clk => z_8[3].CLK
clk => z_8[4].CLK
clk => z_8[5].CLK
clk => z_8[6].CLK
clk => z_8[7].CLK
clk => z_8[8].CLK
clk => z_8[9].CLK
clk => z_8[10].CLK
clk => z_8[11].CLK
clk => z_7[0].CLK
clk => z_7[1].CLK
clk => z_7[2].CLK
clk => z_7[3].CLK
clk => z_7[4].CLK
clk => z_7[5].CLK
clk => z_7[6].CLK
clk => z_7[7].CLK
clk => z_7[8].CLK
clk => z_7[9].CLK
clk => z_7[10].CLK
clk => z_7[11].CLK
clk => z_6[0].CLK
clk => z_6[1].CLK
clk => z_6[2].CLK
clk => z_6[3].CLK
clk => z_6[4].CLK
clk => z_6[5].CLK
clk => z_6[6].CLK
clk => z_6[7].CLK
clk => z_6[8].CLK
clk => z_6[9].CLK
clk => z_6[10].CLK
clk => z_6[11].CLK
clk => z_5[0].CLK
clk => z_5[1].CLK
clk => z_5[2].CLK
clk => z_5[3].CLK
clk => z_5[4].CLK
clk => z_5[5].CLK
clk => z_5[6].CLK
clk => z_5[7].CLK
clk => z_5[8].CLK
clk => z_5[9].CLK
clk => z_5[10].CLK
clk => z_5[11].CLK
clk => z_4[0].CLK
clk => z_4[1].CLK
clk => z_4[2].CLK
clk => z_4[3].CLK
clk => z_4[4].CLK
clk => z_4[5].CLK
clk => z_4[6].CLK
clk => z_4[7].CLK
clk => z_4[8].CLK
clk => z_4[9].CLK
clk => z_4[10].CLK
clk => z_4[11].CLK
clk => z_3[0].CLK
clk => z_3[1].CLK
clk => z_3[2].CLK
clk => z_3[3].CLK
clk => z_3[4].CLK
clk => z_3[5].CLK
clk => z_3[6].CLK
clk => z_3[7].CLK
clk => z_3[8].CLK
clk => z_3[9].CLK
clk => z_3[10].CLK
clk => z_3[11].CLK
clk => z_2[0].CLK
clk => z_2[1].CLK
clk => z_2[2].CLK
clk => z_2[3].CLK
clk => z_2[4].CLK
clk => z_2[5].CLK
clk => z_2[6].CLK
clk => z_2[7].CLK
clk => z_2[8].CLK
clk => z_2[9].CLK
clk => z_2[10].CLK
clk => z_2[11].CLK
clk => z_1[0].CLK
clk => z_1[1].CLK
clk => z_1[2].CLK
clk => z_1[3].CLK
clk => z_1[4].CLK
clk => z_1[5].CLK
clk => z_1[6].CLK
clk => z_1[7].CLK
clk => z_1[8].CLK
clk => z_1[9].CLK
clk => z_1[10].CLK
clk => z_1[11].CLK
clk => y_10[0].CLK
clk => y_10[1].CLK
clk => y_10[2].CLK
clk => y_10[3].CLK
clk => y_10[4].CLK
clk => y_10[5].CLK
clk => y_10[6].CLK
clk => y_10[7].CLK
clk => y_10[8].CLK
clk => y_10[9].CLK
clk => y_10[10].CLK
clk => y_10[11].CLK
clk => y_9[0].CLK
clk => y_9[1].CLK
clk => y_9[2].CLK
clk => y_9[3].CLK
clk => y_9[4].CLK
clk => y_9[5].CLK
clk => y_9[6].CLK
clk => y_9[7].CLK
clk => y_9[8].CLK
clk => y_9[9].CLK
clk => y_9[10].CLK
clk => y_9[11].CLK
clk => y_8[0].CLK
clk => y_8[1].CLK
clk => y_8[2].CLK
clk => y_8[3].CLK
clk => y_8[4].CLK
clk => y_8[5].CLK
clk => y_8[6].CLK
clk => y_8[7].CLK
clk => y_8[8].CLK
clk => y_8[9].CLK
clk => y_8[10].CLK
clk => y_8[11].CLK
clk => y_7[0].CLK
clk => y_7[1].CLK
clk => y_7[2].CLK
clk => y_7[3].CLK
clk => y_7[4].CLK
clk => y_7[5].CLK
clk => y_7[6].CLK
clk => y_7[7].CLK
clk => y_7[8].CLK
clk => y_7[9].CLK
clk => y_7[10].CLK
clk => y_7[11].CLK
clk => y_6[0].CLK
clk => y_6[1].CLK
clk => y_6[2].CLK
clk => y_6[3].CLK
clk => y_6[4].CLK
clk => y_6[5].CLK
clk => y_6[6].CLK
clk => y_6[7].CLK
clk => y_6[8].CLK
clk => y_6[9].CLK
clk => y_6[10].CLK
clk => y_6[11].CLK
clk => y_5[0].CLK
clk => y_5[1].CLK
clk => y_5[2].CLK
clk => y_5[3].CLK
clk => y_5[4].CLK
clk => y_5[5].CLK
clk => y_5[6].CLK
clk => y_5[7].CLK
clk => y_5[8].CLK
clk => y_5[9].CLK
clk => y_5[10].CLK
clk => y_5[11].CLK
clk => y_4[0].CLK
clk => y_4[1].CLK
clk => y_4[2].CLK
clk => y_4[3].CLK
clk => y_4[4].CLK
clk => y_4[5].CLK
clk => y_4[6].CLK
clk => y_4[7].CLK
clk => y_4[8].CLK
clk => y_4[9].CLK
clk => y_4[10].CLK
clk => y_4[11].CLK
clk => y_3[0].CLK
clk => y_3[1].CLK
clk => y_3[2].CLK
clk => y_3[3].CLK
clk => y_3[4].CLK
clk => y_3[5].CLK
clk => y_3[6].CLK
clk => y_3[7].CLK
clk => y_3[8].CLK
clk => y_3[9].CLK
clk => y_3[10].CLK
clk => y_3[11].CLK
clk => y_2[0].CLK
clk => y_2[1].CLK
clk => y_2[2].CLK
clk => y_2[3].CLK
clk => y_2[4].CLK
clk => y_2[5].CLK
clk => y_2[6].CLK
clk => y_2[7].CLK
clk => y_2[8].CLK
clk => y_2[9].CLK
clk => y_2[10].CLK
clk => y_2[11].CLK
clk => y_1[0].CLK
clk => y_1[1].CLK
clk => y_1[2].CLK
clk => y_1[3].CLK
clk => y_1[4].CLK
clk => y_1[5].CLK
clk => y_1[6].CLK
clk => y_1[7].CLK
clk => y_1[8].CLK
clk => y_1[9].CLK
clk => y_1[10].CLK
clk => y_1[11].CLK
clk => x_10[0].CLK
clk => x_10[1].CLK
clk => x_10[2].CLK
clk => x_10[3].CLK
clk => x_10[4].CLK
clk => x_10[5].CLK
clk => x_10[6].CLK
clk => x_10[7].CLK
clk => x_10[8].CLK
clk => x_10[9].CLK
clk => x_10[10].CLK
clk => x_10[11].CLK
clk => x_9[0].CLK
clk => x_9[1].CLK
clk => x_9[2].CLK
clk => x_9[3].CLK
clk => x_9[4].CLK
clk => x_9[5].CLK
clk => x_9[6].CLK
clk => x_9[7].CLK
clk => x_9[8].CLK
clk => x_9[9].CLK
clk => x_9[10].CLK
clk => x_9[11].CLK
clk => x_8[0].CLK
clk => x_8[1].CLK
clk => x_8[2].CLK
clk => x_8[3].CLK
clk => x_8[4].CLK
clk => x_8[5].CLK
clk => x_8[6].CLK
clk => x_8[7].CLK
clk => x_8[8].CLK
clk => x_8[9].CLK
clk => x_8[10].CLK
clk => x_8[11].CLK
clk => x_7[0].CLK
clk => x_7[1].CLK
clk => x_7[2].CLK
clk => x_7[3].CLK
clk => x_7[4].CLK
clk => x_7[5].CLK
clk => x_7[6].CLK
clk => x_7[7].CLK
clk => x_7[8].CLK
clk => x_7[9].CLK
clk => x_7[10].CLK
clk => x_7[11].CLK
clk => x_6[0].CLK
clk => x_6[1].CLK
clk => x_6[2].CLK
clk => x_6[3].CLK
clk => x_6[4].CLK
clk => x_6[5].CLK
clk => x_6[6].CLK
clk => x_6[7].CLK
clk => x_6[8].CLK
clk => x_6[9].CLK
clk => x_6[10].CLK
clk => x_6[11].CLK
clk => x_5[0].CLK
clk => x_5[1].CLK
clk => x_5[2].CLK
clk => x_5[3].CLK
clk => x_5[4].CLK
clk => x_5[5].CLK
clk => x_5[6].CLK
clk => x_5[7].CLK
clk => x_5[8].CLK
clk => x_5[9].CLK
clk => x_5[10].CLK
clk => x_5[11].CLK
clk => x_4[0].CLK
clk => x_4[1].CLK
clk => x_4[2].CLK
clk => x_4[3].CLK
clk => x_4[4].CLK
clk => x_4[5].CLK
clk => x_4[6].CLK
clk => x_4[7].CLK
clk => x_4[8].CLK
clk => x_4[9].CLK
clk => x_4[10].CLK
clk => x_4[11].CLK
clk => x_3[0].CLK
clk => x_3[1].CLK
clk => x_3[2].CLK
clk => x_3[3].CLK
clk => x_3[4].CLK
clk => x_3[5].CLK
clk => x_3[6].CLK
clk => x_3[7].CLK
clk => x_3[8].CLK
clk => x_3[9].CLK
clk => x_3[10].CLK
clk => x_3[11].CLK
clk => x_2[0].CLK
clk => x_2[1].CLK
clk => x_2[2].CLK
clk => x_2[3].CLK
clk => x_2[4].CLK
clk => x_2[5].CLK
clk => x_2[6].CLK
clk => x_2[7].CLK
clk => x_2[8].CLK
clk => x_2[9].CLK
clk => x_2[10].CLK
clk => x_2[11].CLK
clk => x_1[0].CLK
clk => x_1[1].CLK
clk => x_1[2].CLK
clk => x_1[3].CLK
clk => x_1[4].CLK
clk => x_1[5].CLK
clk => x_1[6].CLK
clk => x_1[7].CLK
clk => x_1[8].CLK
clk => x_1[9].CLK
clk => x_1[10].CLK
clk => x_1[11].CLK
clk => z_zero[0].CLK
clk => z_zero[1].CLK
clk => z_zero[2].CLK
clk => z_zero[3].CLK
clk => z_zero[4].CLK
clk => z_zero[5].CLK
clk => z_zero[6].CLK
clk => z_zero[7].CLK
clk => z_zero[8].CLK
clk => z_zero[9].CLK
clk => z_zero[10].CLK
clk => z_zero[11].CLK
clk => CE:ce0.clk
clk => CE:ce1.clk
clk => CE:ce2.clk
clk => CE:ce3.clk
clk => CE:ce4.clk
clk => CE:ce5.clk
clk => CE:ce6.clk
clk => CE:ce7.clk
clk => CE:ce8.clk
clk => CE:ce9.clk
clk => CE_end:ce10_end.clk
theta[0] => z_zero[0].DATAIN
theta[1] => z_zero[1].DATAIN
theta[2] => z_zero[2].DATAIN
theta[3] => z_zero[3].DATAIN
theta[4] => z_zero[4].DATAIN
theta[5] => z_zero[5].DATAIN
theta[6] => z_zero[6].DATAIN
theta[7] => z_zero[7].DATAIN
theta[8] => z_zero[8].DATAIN
theta[9] => z_zero[9].DATAIN
theta[10] => z_zero[10].DATAIN
theta[11] => z_zero[11].DATAIN
out_cos[0] <= out_cos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[1] <= out_cos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[2] <= out_cos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[3] <= out_cos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[4] <= out_cos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[5] <= out_cos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[6] <= out_cos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[7] <= out_cos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[8] <= out_cos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[9] <= out_cos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[10] <= out_cos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cos[11] <= out_cos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[0] <= out_sin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[1] <= out_sin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[2] <= out_sin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[3] <= out_sin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[4] <= out_sin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[5] <= out_sin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[6] <= out_sin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[7] <= out_sin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[8] <= out_sin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[9] <= out_sin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[10] <= out_sin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sin[11] <= out_sin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|FSM:fsm0
clk => current_state~1.DATAIN
Z_in_0 => Selector0.IN1
Z_in_0 => Selector0.IN0
Z_in_1 => Selector1.IN1
Z_in_1 => Selector1.IN0
Z_in_2 => Selector2.IN1
Z_in_2 => Selector2.IN0
Z_in_3 => Selector3.IN1
Z_in_3 => Selector3.IN0
Z_in_4 => Selector4.IN1
Z_in_4 => Selector4.IN0
Z_in_5 => Selector5.IN1
Z_in_5 => Selector5.IN0
Z_in_6 => Selector6.IN1
Z_in_6 => Selector6.IN0
Z_in_7 => Selector7.IN1
Z_in_7 => Selector7.IN0
Z_in_8 => Selector8.IN1
Z_in_8 => Selector8.IN0
Z_in_9 => Selector9.IN1
Z_in_9 => Selector9.IN0
Z_in_10 => cs_add_sub_out_end2.DATAIN
Z_in_10 => cs_add_sub_out_end1.DATAIN
cs_mux1_out[0] <= cs_mux1_out[0].DB_MAX_OUTPUT_PORT_TYPE
cs_mux1_out[1] <= cs_mux1_out[1].DB_MAX_OUTPUT_PORT_TYPE
cs_mux2_out <= cs_mux2_out.DB_MAX_OUTPUT_PORT_TYPE
cs_mux3_out[0] <= cs_mux3_out[0].DB_MAX_OUTPUT_PORT_TYPE
cs_mux3_out[1] <= cs_mux3_out[1].DB_MAX_OUTPUT_PORT_TYPE
cs_reg1_write_out <= cs_reg1_write_out.DB_MAX_OUTPUT_PORT_TYPE
cs_reg2_write_out <= cs_reg2_write_out.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_0 <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_1 <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_2 <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_3 <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_4 <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_5 <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_6 <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_7 <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_8 <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_9 <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
cs_reg_x1_write <= cs_reg_x1_write.DB_MAX_OUTPUT_PORT_TYPE
cs_reg_y1_write <= cs_reg_y1_write.DB_MAX_OUTPUT_PORT_TYPE
cs_reg_z1_write <= cs_reg_z1_write.DB_MAX_OUTPUT_PORT_TYPE
cs_reg1_end_write_out <= cs_reg1_end_write_out.DB_MAX_OUTPUT_PORT_TYPE
cs_reg2_end_write_out <= cs_reg2_end_write_out.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_end1 <= Z_in_10.DB_MAX_OUTPUT_PORT_TYPE
cs_add_sub_out_end2 <= Z_in_10.DB_MAX_OUTPUT_PORT_TYPE
cs_reg_cos_out_write <= cs_reg_cos_out_write.DB_MAX_OUTPUT_PORT_TYPE
cs_reg_sin_out_write <= cs_reg_sin_out_write.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce0
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce0|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce0|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce0|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce0|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce0|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce0|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce0|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce1
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce1|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce1|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce1|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce1|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce1|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce1|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce1|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce1|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce1|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce2
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce2|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce2|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce2|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce2|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce2|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce2|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce2|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce2|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce2|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce3
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce3|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce3|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce3|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce3|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce3|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce3|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce3|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce3|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce3|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce4
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce4|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce4|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce4|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce4|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce4|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce4|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce4|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce4|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce4|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce5
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce5|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce5|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce5|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce5|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce5|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce5|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce5|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce5|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce5|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce6
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce6|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce6|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce6|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce6|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce6|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce6|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce6|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce6|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce6|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce7
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce7|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce7|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce7|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce7|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce7|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce7|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce7|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce7|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce7|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce8
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce8|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce8|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce8|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce8|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce8|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce8|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce8|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce8|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce8|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce9
X_in[0] => MUX3:MUX3_1.A_in[0]
X_in[0] => MUX2:MUX2_2.B_in[0]
X_in[1] => MUX3:MUX3_1.A_in[1]
X_in[1] => MUX2:MUX2_2.B_in[1]
X_in[2] => MUX3:MUX3_1.A_in[2]
X_in[2] => MUX2:MUX2_2.B_in[2]
X_in[3] => MUX3:MUX3_1.A_in[3]
X_in[3] => MUX2:MUX2_2.B_in[3]
X_in[4] => MUX3:MUX3_1.A_in[4]
X_in[4] => MUX2:MUX2_2.B_in[4]
X_in[5] => MUX3:MUX3_1.A_in[5]
X_in[5] => MUX2:MUX2_2.B_in[5]
X_in[6] => MUX3:MUX3_1.A_in[6]
X_in[6] => MUX2:MUX2_2.B_in[6]
X_in[7] => MUX3:MUX3_1.A_in[7]
X_in[7] => MUX2:MUX2_2.B_in[7]
X_in[8] => MUX3:MUX3_1.A_in[8]
X_in[8] => MUX2:MUX2_2.B_in[8]
X_in[9] => MUX3:MUX3_1.A_in[9]
X_in[9] => MUX2:MUX2_2.B_in[9]
X_in[10] => MUX3:MUX3_1.A_in[10]
X_in[10] => MUX2:MUX2_2.B_in[10]
X_in[11] => MUX3:MUX3_1.A_in[11]
X_in[11] => MUX2:MUX2_2.B_in[11]
Y_in[0] => MUX3:MUX3_1.B_in[0]
Y_in[0] => MUX2:MUX2_2.A_in[0]
Y_in[1] => MUX3:MUX3_1.B_in[1]
Y_in[1] => MUX2:MUX2_2.A_in[1]
Y_in[2] => MUX3:MUX3_1.B_in[2]
Y_in[2] => MUX2:MUX2_2.A_in[2]
Y_in[3] => MUX3:MUX3_1.B_in[3]
Y_in[3] => MUX2:MUX2_2.A_in[3]
Y_in[4] => MUX3:MUX3_1.B_in[4]
Y_in[4] => MUX2:MUX2_2.A_in[4]
Y_in[5] => MUX3:MUX3_1.B_in[5]
Y_in[5] => MUX2:MUX2_2.A_in[5]
Y_in[6] => MUX3:MUX3_1.B_in[6]
Y_in[6] => MUX2:MUX2_2.A_in[6]
Y_in[7] => MUX3:MUX3_1.B_in[7]
Y_in[7] => MUX2:MUX2_2.A_in[7]
Y_in[8] => MUX3:MUX3_1.B_in[8]
Y_in[8] => MUX2:MUX2_2.A_in[8]
Y_in[9] => MUX3:MUX3_1.B_in[9]
Y_in[9] => MUX2:MUX2_2.A_in[9]
Y_in[10] => MUX3:MUX3_1.B_in[10]
Y_in[10] => MUX2:MUX2_2.A_in[10]
Y_in[11] => MUX3:MUX3_1.B_in[11]
Y_in[11] => MUX2:MUX2_2.A_in[11]
Z_in[0] => MUX3:MUX3_1.C_in[0]
Z_in[1] => MUX3:MUX3_1.C_in[1]
Z_in[2] => MUX3:MUX3_1.C_in[2]
Z_in[3] => MUX3:MUX3_1.C_in[3]
Z_in[4] => MUX3:MUX3_1.C_in[4]
Z_in[5] => MUX3:MUX3_1.C_in[5]
Z_in[6] => MUX3:MUX3_1.C_in[6]
Z_in[7] => MUX3:MUX3_1.C_in[7]
Z_in[8] => MUX3:MUX3_1.C_in[8]
Z_in[9] => MUX3:MUX3_1.C_in[9]
Z_in[10] => MUX3:MUX3_1.C_in[10]
Z_in[11] => MUX3:MUX3_1.C_in[11]
const[0] => MUX3:MUX3_3.C_in[0]
const[1] => MUX3:MUX3_3.C_in[1]
const[2] => MUX3:MUX3_3.C_in[2]
const[3] => MUX3:MUX3_3.C_in[3]
const[4] => MUX3:MUX3_3.C_in[4]
const[5] => MUX3:MUX3_3.C_in[5]
const[6] => MUX3:MUX3_3.C_in[6]
const[7] => MUX3:MUX3_3.C_in[7]
const[8] => MUX3:MUX3_3.C_in[8]
const[9] => MUX3:MUX3_3.C_in[9]
const[10] => MUX3:MUX3_3.C_in[10]
const[11] => MUX3:MUX3_3.C_in[11]
cs_mux_1[0] => MUX3:MUX3_1.cs[0]
cs_mux_1[1] => MUX3:MUX3_1.cs[1]
cs_mux_2 => MUX2:MUX2_2.cs
cs_mux_3[0] => MUX3:MUX3_3.cs[0]
cs_mux_3[1] => MUX3:MUX3_3.cs[1]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU => adderip:add.add_sub
cs_shift_dist[0] => shifterIP:bitshifter.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output[0] <= adderip:add.result[0]
output[1] <= adderip:add.result[1]
output[2] <= adderip:add.result[2]
output[3] <= adderip:add.result[3]
output[4] <= adderip:add.result[4]
output[5] <= adderip:add.result[5]
output[6] <= adderip:add.result[6]
output[7] <= adderip:add.result[7]
output[8] <= adderip:add.result[8]
output[9] <= adderip:add.result[9]
output[10] <= adderip:add.result[10]
output[11] <= adderip:add.result[11]


|TOP_module|CE:ce9|MUX3:MUX3_1
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce9|MUX2:MUX2_2
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
cs => Output.OUTPUTSELECT
A_in[0] => Output.DATAA
A_in[1] => Output.DATAA
A_in[2] => Output.DATAA
A_in[3] => Output.DATAA
A_in[4] => Output.DATAA
A_in[5] => Output.DATAA
A_in[6] => Output.DATAA
A_in[7] => Output.DATAA
A_in[8] => Output.DATAA
A_in[9] => Output.DATAA
A_in[10] => Output.DATAA
A_in[11] => Output.DATAA
B_in[0] => Output.DATAB
B_in[1] => Output.DATAB
B_in[2] => Output.DATAB
B_in[3] => Output.DATAB
B_in[4] => Output.DATAB
B_in[5] => Output.DATAB
B_in[6] => Output.DATAB
B_in[7] => Output.DATAB
B_in[8] => Output.DATAB
B_in[9] => Output.DATAB
B_in[10] => Output.DATAB
B_in[11] => Output.DATAB
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce9|MUX3:MUX3_3
cs[0] => Mux0.IN1
cs[0] => Mux1.IN1
cs[0] => Mux2.IN1
cs[0] => Mux3.IN1
cs[0] => Mux4.IN1
cs[0] => Mux5.IN1
cs[0] => Mux6.IN1
cs[0] => Mux7.IN1
cs[0] => Mux8.IN1
cs[0] => Mux9.IN1
cs[0] => Mux10.IN1
cs[0] => Mux11.IN1
cs[1] => Mux0.IN0
cs[1] => Mux1.IN0
cs[1] => Mux2.IN0
cs[1] => Mux3.IN0
cs[1] => Mux4.IN0
cs[1] => Mux5.IN0
cs[1] => Mux6.IN0
cs[1] => Mux7.IN0
cs[1] => Mux8.IN0
cs[1] => Mux9.IN0
cs[1] => Mux10.IN0
cs[1] => Mux11.IN0
A_in[0] => Mux11.IN2
A_in[0] => Mux11.IN3
A_in[1] => Mux10.IN2
A_in[1] => Mux10.IN3
A_in[2] => Mux9.IN2
A_in[2] => Mux9.IN3
A_in[3] => Mux8.IN2
A_in[3] => Mux8.IN3
A_in[4] => Mux7.IN2
A_in[4] => Mux7.IN3
A_in[5] => Mux6.IN2
A_in[5] => Mux6.IN3
A_in[6] => Mux5.IN2
A_in[6] => Mux5.IN3
A_in[7] => Mux4.IN2
A_in[7] => Mux4.IN3
A_in[8] => Mux3.IN2
A_in[8] => Mux3.IN3
A_in[9] => Mux2.IN2
A_in[9] => Mux2.IN3
A_in[10] => Mux1.IN2
A_in[10] => Mux1.IN3
A_in[11] => Mux0.IN2
A_in[11] => Mux0.IN3
B_in[0] => Mux11.IN4
B_in[1] => Mux10.IN4
B_in[2] => Mux9.IN4
B_in[3] => Mux8.IN4
B_in[4] => Mux7.IN4
B_in[5] => Mux6.IN4
B_in[6] => Mux5.IN4
B_in[7] => Mux4.IN4
B_in[8] => Mux3.IN4
B_in[9] => Mux2.IN4
B_in[10] => Mux1.IN4
B_in[11] => Mux0.IN4
C_in[0] => Mux11.IN5
C_in[1] => Mux10.IN5
C_in[2] => Mux9.IN5
C_in[3] => Mux8.IN5
C_in[4] => Mux7.IN5
C_in[5] => Mux6.IN5
C_in[6] => Mux5.IN5
C_in[7] => Mux4.IN5
C_in[8] => Mux3.IN5
C_in[9] => Mux2.IN5
C_in[10] => Mux1.IN5
C_in[11] => Mux0.IN5
Output[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce9|adderip:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE:ce9|adderip:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE:ce9|adderip:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE:ce9|shifterIP:bitshifter
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE:ce9|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE:ce9|shifterIP:bitshifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE_end:ce10_end
X_in[0] => adderip:add2.dataa[0]
X_in[0] => shifterIP:bitshifter1.data[0]
X_in[1] => adderip:add2.dataa[1]
X_in[1] => shifterIP:bitshifter1.data[1]
X_in[2] => adderip:add2.dataa[2]
X_in[2] => shifterIP:bitshifter1.data[2]
X_in[3] => adderip:add2.dataa[3]
X_in[3] => shifterIP:bitshifter1.data[3]
X_in[4] => adderip:add2.dataa[4]
X_in[4] => shifterIP:bitshifter1.data[4]
X_in[5] => adderip:add2.dataa[5]
X_in[5] => shifterIP:bitshifter1.data[5]
X_in[6] => adderip:add2.dataa[6]
X_in[6] => shifterIP:bitshifter1.data[6]
X_in[7] => adderip:add2.dataa[7]
X_in[7] => shifterIP:bitshifter1.data[7]
X_in[8] => adderip:add2.dataa[8]
X_in[8] => shifterIP:bitshifter1.data[8]
X_in[9] => adderip:add2.dataa[9]
X_in[9] => shifterIP:bitshifter1.data[9]
X_in[10] => adderip:add2.dataa[10]
X_in[10] => shifterIP:bitshifter1.data[10]
X_in[11] => adderip:add2.dataa[11]
X_in[11] => shifterIP:bitshifter1.data[11]
Y_in[0] => adderip:add1.dataa[0]
Y_in[0] => shifterIP:bitshifter2.data[0]
Y_in[1] => adderip:add1.dataa[1]
Y_in[1] => shifterIP:bitshifter2.data[1]
Y_in[2] => adderip:add1.dataa[2]
Y_in[2] => shifterIP:bitshifter2.data[2]
Y_in[3] => adderip:add1.dataa[3]
Y_in[3] => shifterIP:bitshifter2.data[3]
Y_in[4] => adderip:add1.dataa[4]
Y_in[4] => shifterIP:bitshifter2.data[4]
Y_in[5] => adderip:add1.dataa[5]
Y_in[5] => shifterIP:bitshifter2.data[5]
Y_in[6] => adderip:add1.dataa[6]
Y_in[6] => shifterIP:bitshifter2.data[6]
Y_in[7] => adderip:add1.dataa[7]
Y_in[7] => shifterIP:bitshifter2.data[7]
Y_in[8] => adderip:add1.dataa[8]
Y_in[8] => shifterIP:bitshifter2.data[8]
Y_in[9] => adderip:add1.dataa[9]
Y_in[9] => shifterIP:bitshifter2.data[9]
Y_in[10] => adderip:add1.dataa[10]
Y_in[10] => shifterIP:bitshifter2.data[10]
Y_in[11] => adderip:add1.dataa[11]
Y_in[11] => shifterIP:bitshifter2.data[11]
cs_reg1_write => reg1_out[0].ENA
cs_reg1_write => reg1_out[1].ENA
cs_reg1_write => reg1_out[2].ENA
cs_reg1_write => reg1_out[3].ENA
cs_reg1_write => reg1_out[4].ENA
cs_reg1_write => reg1_out[5].ENA
cs_reg1_write => reg1_out[6].ENA
cs_reg1_write => reg1_out[7].ENA
cs_reg1_write => reg1_out[8].ENA
cs_reg1_write => reg1_out[9].ENA
cs_reg1_write => reg1_out[10].ENA
cs_reg1_write => reg1_out[11].ENA
cs_reg2_write => reg2_out[0].ENA
cs_reg2_write => reg2_out[1].ENA
cs_reg2_write => reg2_out[2].ENA
cs_reg2_write => reg2_out[3].ENA
cs_reg2_write => reg2_out[4].ENA
cs_reg2_write => reg2_out[5].ENA
cs_reg2_write => reg2_out[6].ENA
cs_reg2_write => reg2_out[7].ENA
cs_reg2_write => reg2_out[8].ENA
cs_reg2_write => reg2_out[9].ENA
cs_reg2_write => reg2_out[10].ENA
cs_reg2_write => reg2_out[11].ENA
cs_ALU1 => adderip:add1.add_sub
cs_ALU2 => adderip:add2.add_sub
cs_shift_dist[0] => shifterIP:bitshifter1.distance[0]
cs_shift_dist[0] => shifterIP:bitshifter2.distance[0]
cs_shift_dist[1] => shifterIP:bitshifter1.distance[1]
cs_shift_dist[1] => shifterIP:bitshifter2.distance[1]
cs_shift_dist[2] => shifterIP:bitshifter1.distance[2]
cs_shift_dist[2] => shifterIP:bitshifter2.distance[2]
cs_shift_dist[3] => shifterIP:bitshifter1.distance[3]
cs_shift_dist[3] => shifterIP:bitshifter2.distance[3]
clk => reg2_out[0].CLK
clk => reg2_out[1].CLK
clk => reg2_out[2].CLK
clk => reg2_out[3].CLK
clk => reg2_out[4].CLK
clk => reg2_out[5].CLK
clk => reg2_out[6].CLK
clk => reg2_out[7].CLK
clk => reg2_out[8].CLK
clk => reg2_out[9].CLK
clk => reg2_out[10].CLK
clk => reg2_out[11].CLK
clk => reg1_out[0].CLK
clk => reg1_out[1].CLK
clk => reg1_out[2].CLK
clk => reg1_out[3].CLK
clk => reg1_out[4].CLK
clk => reg1_out[5].CLK
clk => reg1_out[6].CLK
clk => reg1_out[7].CLK
clk => reg1_out[8].CLK
clk => reg1_out[9].CLK
clk => reg1_out[10].CLK
clk => reg1_out[11].CLK
output_cos[0] <= multiIP:multi1.result[0]
output_cos[1] <= multiIP:multi1.result[1]
output_cos[2] <= multiIP:multi1.result[2]
output_cos[3] <= multiIP:multi1.result[3]
output_cos[4] <= multiIP:multi1.result[4]
output_cos[5] <= multiIP:multi1.result[5]
output_cos[6] <= multiIP:multi1.result[6]
output_cos[7] <= multiIP:multi1.result[7]
output_cos[8] <= multiIP:multi1.result[8]
output_cos[9] <= multiIP:multi1.result[9]
output_cos[10] <= multiIP:multi1.result[10]
output_cos[11] <= multiIP:multi1.result[11]
output_sin[0] <= multiIP:multi2.result[0]
output_sin[1] <= multiIP:multi2.result[1]
output_sin[2] <= multiIP:multi2.result[2]
output_sin[3] <= multiIP:multi2.result[3]
output_sin[4] <= multiIP:multi2.result[4]
output_sin[5] <= multiIP:multi2.result[5]
output_sin[6] <= multiIP:multi2.result[6]
output_sin[7] <= multiIP:multi2.result[7]
output_sin[8] <= multiIP:multi2.result[8]
output_sin[9] <= multiIP:multi2.result[9]
output_sin[10] <= multiIP:multi2.result[10]
output_sin[11] <= multiIP:multi2.result[11]
const_k[0] => multiIP:multi1.datab[0]
const_k[0] => multiIP:multi2.datab[0]
const_k[1] => multiIP:multi1.datab[1]
const_k[1] => multiIP:multi2.datab[1]
const_k[2] => multiIP:multi1.datab[2]
const_k[2] => multiIP:multi2.datab[2]
const_k[3] => multiIP:multi1.datab[3]
const_k[3] => multiIP:multi2.datab[3]
const_k[4] => multiIP:multi1.datab[4]
const_k[4] => multiIP:multi2.datab[4]
const_k[5] => multiIP:multi1.datab[5]
const_k[5] => multiIP:multi2.datab[5]
const_k[6] => multiIP:multi1.datab[6]
const_k[6] => multiIP:multi2.datab[6]
const_k[7] => multiIP:multi1.datab[7]
const_k[7] => multiIP:multi2.datab[7]
const_k[8] => multiIP:multi1.datab[8]
const_k[8] => multiIP:multi2.datab[8]
const_k[9] => multiIP:multi1.datab[9]
const_k[9] => multiIP:multi2.datab[9]
const_k[10] => multiIP:multi1.datab[10]
const_k[10] => multiIP:multi2.datab[10]
const_k[11] => multiIP:multi1.datab[11]
const_k[11] => multiIP:multi2.datab[11]


|TOP_module|CE_end:ce10_end|adderip:add1
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE_end:ce10_end|adderip:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE_end:ce10_end|adderip:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE_end:ce10_end|adderip:add2
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]


|TOP_module|CE_end:ce10_end|adderip:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_5hg:auto_generated.dataa[0]
dataa[1] => add_sub_5hg:auto_generated.dataa[1]
dataa[2] => add_sub_5hg:auto_generated.dataa[2]
dataa[3] => add_sub_5hg:auto_generated.dataa[3]
dataa[4] => add_sub_5hg:auto_generated.dataa[4]
dataa[5] => add_sub_5hg:auto_generated.dataa[5]
dataa[6] => add_sub_5hg:auto_generated.dataa[6]
dataa[7] => add_sub_5hg:auto_generated.dataa[7]
dataa[8] => add_sub_5hg:auto_generated.dataa[8]
dataa[9] => add_sub_5hg:auto_generated.dataa[9]
dataa[10] => add_sub_5hg:auto_generated.dataa[10]
dataa[11] => add_sub_5hg:auto_generated.dataa[11]
datab[0] => add_sub_5hg:auto_generated.datab[0]
datab[1] => add_sub_5hg:auto_generated.datab[1]
datab[2] => add_sub_5hg:auto_generated.datab[2]
datab[3] => add_sub_5hg:auto_generated.datab[3]
datab[4] => add_sub_5hg:auto_generated.datab[4]
datab[5] => add_sub_5hg:auto_generated.datab[5]
datab[6] => add_sub_5hg:auto_generated.datab[6]
datab[7] => add_sub_5hg:auto_generated.datab[7]
datab[8] => add_sub_5hg:auto_generated.datab[8]
datab[9] => add_sub_5hg:auto_generated.datab[9]
datab[10] => add_sub_5hg:auto_generated.datab[10]
datab[11] => add_sub_5hg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_5hg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5hg:auto_generated.result[0]
result[1] <= add_sub_5hg:auto_generated.result[1]
result[2] <= add_sub_5hg:auto_generated.result[2]
result[3] <= add_sub_5hg:auto_generated.result[3]
result[4] <= add_sub_5hg:auto_generated.result[4]
result[5] <= add_sub_5hg:auto_generated.result[5]
result[6] <= add_sub_5hg:auto_generated.result[6]
result[7] <= add_sub_5hg:auto_generated.result[7]
result[8] <= add_sub_5hg:auto_generated.result[8]
result[9] <= add_sub_5hg:auto_generated.result[9]
result[10] <= add_sub_5hg:auto_generated.result[10]
result[11] <= add_sub_5hg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|TOP_module|CE_end:ce10_end|adderip:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5hg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter1
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter1|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter2
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter2|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_buc:auto_generated.data[0]
data[1] => lpm_clshift_buc:auto_generated.data[1]
data[2] => lpm_clshift_buc:auto_generated.data[2]
data[3] => lpm_clshift_buc:auto_generated.data[3]
data[4] => lpm_clshift_buc:auto_generated.data[4]
data[5] => lpm_clshift_buc:auto_generated.data[5]
data[6] => lpm_clshift_buc:auto_generated.data[6]
data[7] => lpm_clshift_buc:auto_generated.data[7]
data[8] => lpm_clshift_buc:auto_generated.data[8]
data[9] => lpm_clshift_buc:auto_generated.data[9]
data[10] => lpm_clshift_buc:auto_generated.data[10]
data[11] => lpm_clshift_buc:auto_generated.data[11]
direction => lpm_clshift_buc:auto_generated.direction
distance[0] => lpm_clshift_buc:auto_generated.distance[0]
distance[1] => lpm_clshift_buc:auto_generated.distance[1]
distance[2] => lpm_clshift_buc:auto_generated.distance[2]
distance[3] => lpm_clshift_buc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_buc:auto_generated.result[0]
result[1] <= lpm_clshift_buc:auto_generated.result[1]
result[2] <= lpm_clshift_buc:auto_generated.result[2]
result[3] <= lpm_clshift_buc:auto_generated.result[3]
result[4] <= lpm_clshift_buc:auto_generated.result[4]
result[5] <= lpm_clshift_buc:auto_generated.result[5]
result[6] <= lpm_clshift_buc:auto_generated.result[6]
result[7] <= lpm_clshift_buc:auto_generated.result[7]
result[8] <= lpm_clshift_buc:auto_generated.result[8]
result[9] <= lpm_clshift_buc:auto_generated.result[9]
result[10] <= lpm_clshift_buc:auto_generated.result[10]
result[11] <= lpm_clshift_buc:auto_generated.result[11]
underflow <= <GND>


|TOP_module|CE_end:ce10_end|shifterIP:bitshifter2|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_buc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[12].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[13].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[14].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[15].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[16].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[17].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[18].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[19].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[20].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[21].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[22].IN1
data[11] => _.IN1
data[11] => sbit_w[23].IN1
data[11] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|TOP_module|CE_end:ce10_end|multiIP:multi1
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]


|TOP_module|CE_end:ce10_end|multiIP:multi1|lpm_mult:lpm_mult_component
dataa[0] => mult_b8n:auto_generated.dataa[0]
dataa[1] => mult_b8n:auto_generated.dataa[1]
dataa[2] => mult_b8n:auto_generated.dataa[2]
dataa[3] => mult_b8n:auto_generated.dataa[3]
dataa[4] => mult_b8n:auto_generated.dataa[4]
dataa[5] => mult_b8n:auto_generated.dataa[5]
dataa[6] => mult_b8n:auto_generated.dataa[6]
dataa[7] => mult_b8n:auto_generated.dataa[7]
dataa[8] => mult_b8n:auto_generated.dataa[8]
dataa[9] => mult_b8n:auto_generated.dataa[9]
dataa[10] => mult_b8n:auto_generated.dataa[10]
dataa[11] => mult_b8n:auto_generated.dataa[11]
datab[0] => mult_b8n:auto_generated.datab[0]
datab[1] => mult_b8n:auto_generated.datab[1]
datab[2] => mult_b8n:auto_generated.datab[2]
datab[3] => mult_b8n:auto_generated.datab[3]
datab[4] => mult_b8n:auto_generated.datab[4]
datab[5] => mult_b8n:auto_generated.datab[5]
datab[6] => mult_b8n:auto_generated.datab[6]
datab[7] => mult_b8n:auto_generated.datab[7]
datab[8] => mult_b8n:auto_generated.datab[8]
datab[9] => mult_b8n:auto_generated.datab[9]
datab[10] => mult_b8n:auto_generated.datab[10]
datab[11] => mult_b8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_b8n:auto_generated.result[0]
result[1] <= mult_b8n:auto_generated.result[1]
result[2] <= mult_b8n:auto_generated.result[2]
result[3] <= mult_b8n:auto_generated.result[3]
result[4] <= mult_b8n:auto_generated.result[4]
result[5] <= mult_b8n:auto_generated.result[5]
result[6] <= mult_b8n:auto_generated.result[6]
result[7] <= mult_b8n:auto_generated.result[7]
result[8] <= mult_b8n:auto_generated.result[8]
result[9] <= mult_b8n:auto_generated.result[9]
result[10] <= mult_b8n:auto_generated.result[10]
result[11] <= mult_b8n:auto_generated.result[11]


|TOP_module|CE_end:ce10_end|multiIP:multi1|lpm_mult:lpm_mult_component|mult_b8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT12
result[1] <= mac_out2.DATAOUT13
result[2] <= mac_out2.DATAOUT14
result[3] <= mac_out2.DATAOUT15
result[4] <= mac_out2.DATAOUT16
result[5] <= mac_out2.DATAOUT17
result[6] <= mac_out2.DATAOUT18
result[7] <= mac_out2.DATAOUT19
result[8] <= mac_out2.DATAOUT20
result[9] <= mac_out2.DATAOUT21
result[10] <= mac_out2.DATAOUT22
result[11] <= mac_out2.DATAOUT23


|TOP_module|CE_end:ce10_end|multiIP:multi2
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]


|TOP_module|CE_end:ce10_end|multiIP:multi2|lpm_mult:lpm_mult_component
dataa[0] => mult_b8n:auto_generated.dataa[0]
dataa[1] => mult_b8n:auto_generated.dataa[1]
dataa[2] => mult_b8n:auto_generated.dataa[2]
dataa[3] => mult_b8n:auto_generated.dataa[3]
dataa[4] => mult_b8n:auto_generated.dataa[4]
dataa[5] => mult_b8n:auto_generated.dataa[5]
dataa[6] => mult_b8n:auto_generated.dataa[6]
dataa[7] => mult_b8n:auto_generated.dataa[7]
dataa[8] => mult_b8n:auto_generated.dataa[8]
dataa[9] => mult_b8n:auto_generated.dataa[9]
dataa[10] => mult_b8n:auto_generated.dataa[10]
dataa[11] => mult_b8n:auto_generated.dataa[11]
datab[0] => mult_b8n:auto_generated.datab[0]
datab[1] => mult_b8n:auto_generated.datab[1]
datab[2] => mult_b8n:auto_generated.datab[2]
datab[3] => mult_b8n:auto_generated.datab[3]
datab[4] => mult_b8n:auto_generated.datab[4]
datab[5] => mult_b8n:auto_generated.datab[5]
datab[6] => mult_b8n:auto_generated.datab[6]
datab[7] => mult_b8n:auto_generated.datab[7]
datab[8] => mult_b8n:auto_generated.datab[8]
datab[9] => mult_b8n:auto_generated.datab[9]
datab[10] => mult_b8n:auto_generated.datab[10]
datab[11] => mult_b8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_b8n:auto_generated.result[0]
result[1] <= mult_b8n:auto_generated.result[1]
result[2] <= mult_b8n:auto_generated.result[2]
result[3] <= mult_b8n:auto_generated.result[3]
result[4] <= mult_b8n:auto_generated.result[4]
result[5] <= mult_b8n:auto_generated.result[5]
result[6] <= mult_b8n:auto_generated.result[6]
result[7] <= mult_b8n:auto_generated.result[7]
result[8] <= mult_b8n:auto_generated.result[8]
result[9] <= mult_b8n:auto_generated.result[9]
result[10] <= mult_b8n:auto_generated.result[10]
result[11] <= mult_b8n:auto_generated.result[11]


|TOP_module|CE_end:ce10_end|multiIP:multi2|lpm_mult:lpm_mult_component|mult_b8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT12
result[1] <= mac_out2.DATAOUT13
result[2] <= mac_out2.DATAOUT14
result[3] <= mac_out2.DATAOUT15
result[4] <= mac_out2.DATAOUT16
result[5] <= mac_out2.DATAOUT17
result[6] <= mac_out2.DATAOUT18
result[7] <= mac_out2.DATAOUT19
result[8] <= mac_out2.DATAOUT20
result[9] <= mac_out2.DATAOUT21
result[10] <= mac_out2.DATAOUT22
result[11] <= mac_out2.DATAOUT23


