***************
*** 131,136 ****
  	return s5p_gatectrl(EXYNOS5_CLKSRC_MASK_PERIC0, clk, enable);
  }
  
  static int exynos5_clk_ip_acp_ctrl(struct clk *clk, int enable)
  {
  	return s5p_gatectrl(EXYNOS5_CLKGATE_IP_ACP, clk, enable);
--- 131,141 ----
  	return s5p_gatectrl(EXYNOS5_CLKSRC_MASK_PERIC0, clk, enable);
  }
  
+ static int exynos5_clksrc_mask_peric1_ctrl(struct clk *clk, int enable)
+ {
+ 	return s5p_gatectrl(EXYNOS5_CLKSRC_MASK_PERIC1, clk, enable);
+ }
+ 
  static int exynos5_clk_ip_acp_ctrl(struct clk *clk, int enable)
  {
  	return s5p_gatectrl(EXYNOS5_CLKGATE_IP_ACP, clk, enable);
***************
*** 741,746 ****
  		.enable		= exynos5_clk_ip_peric_ctrl,
  		.ctrlbit	= (1 << 14),
  	}, {
  		.name		= SYSMMU_CLOCK_NAME,
  		.devname	= SYSMMU_CLOCK_DEVNAME(mfc_l, 0),
  		.enable		= &exynos5_clk_ip_mfc_ctrl,
--- 746,769 ----
  		.enable		= exynos5_clk_ip_peric_ctrl,
  		.ctrlbit	= (1 << 14),
  	}, {
+ 		.name		= "spi",
+ 		.devname	= "exynos4210-spi.0",
+ 		.parent		= &exynos5_clk_aclk_66.clk,
+ 		.enable		= exynos5_clk_ip_peric_ctrl,
+ 		.ctrlbit	= (1 << 16),
+ 	}, {
+ 		.name		= "spi",
+ 		.devname	= "exynos4210-spi.1",
+ 		.parent		= &exynos5_clk_aclk_66.clk,
+ 		.enable		= exynos5_clk_ip_peric_ctrl,
+ 		.ctrlbit	= (1 << 17),
+ 	}, {
+ 		.name		= "spi",
+ 		.devname	= "exynos4210-spi.2",
+ 		.parent		= &exynos5_clk_aclk_66.clk,
+ 		.enable		= exynos5_clk_ip_peric_ctrl,
+ 		.ctrlbit	= (1 << 18),
+ 	}, {
  		.name		= SYSMMU_CLOCK_NAME,
  		.devname	= SYSMMU_CLOCK_DEVNAME(mfc_l, 0),
  		.enable		= &exynos5_clk_ip_mfc_ctrl,
***************
*** 1034,1039 ****
  	.reg_div = { .reg = EXYNOS5_CLKDIV_FSYS2, .shift = 24, .size = 8 },
  };
  
  static struct clksrc_clk exynos5_clksrcs[] = {
  	{
  		.clk	= {
--- 1057,1125 ----
  	.reg_div = { .reg = EXYNOS5_CLKDIV_FSYS2, .shift = 24, .size = 8 },
  };
  
+ static struct clksrc_clk exynos5_clk_mdout_spi0 = {
+ 	.clk	= {
+ 		.name		= "mdout_spi",
+ 		.devname	= "exynos4210-spi.0",
+ 	},
+ 	.sources = &exynos5_clkset_group,
+ 	.reg_src = { .reg = EXYNOS5_CLKSRC_PERIC1, .shift = 16, .size = 4 },
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC1, .shift = 0, .size = 4 },
+ };
+ 
+ static struct clksrc_clk exynos5_clk_mdout_spi1 = {
+ 	.clk	= {
+ 		.name		= "mdout_spi",
+ 		.devname	= "exynos4210-spi.1",
+ 	},
+ 	.sources = &exynos5_clkset_group,
+ 	.reg_src = { .reg = EXYNOS5_CLKSRC_PERIC1, .shift = 20, .size = 4 },
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC1, .shift = 16, .size = 4 },
+ };
+ 
+ static struct clksrc_clk exynos5_clk_mdout_spi2 = {
+ 	.clk	= {
+ 		.name		= "mdout_spi",
+ 		.devname	= "exynos4210-spi.2",
+ 	},
+ 	.sources = &exynos5_clkset_group,
+ 	.reg_src = { .reg = EXYNOS5_CLKSRC_PERIC1, .shift = 24, .size = 4 },
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC2, .shift = 0, .size = 4 },
+ };
+ 
+ static struct clksrc_clk exynos5_clk_sclk_spi0 = {
+ 	.clk	= {
+ 		.name		= "sclk_spi",
+ 		.devname	= "exynos4210-spi.0",
+ 		.parent		= &exynos5_clk_mdout_spi0.clk,
+ 		.enable		= exynos5_clksrc_mask_peric1_ctrl,
+ 		.ctrlbit	= (1 << 16),
+ 	},
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC1, .shift = 8, .size = 8 },
+ };
+ 
+ static struct clksrc_clk exynos5_clk_sclk_spi1 = {
+ 	.clk	= {
+ 		.name		= "sclk_spi",
+ 		.devname	= "exynos4210-spi.1",
+ 		.parent		= &exynos5_clk_mdout_spi1.clk,
+ 		.enable		= exynos5_clksrc_mask_peric1_ctrl,
+ 		.ctrlbit	= (1 << 20),
+ 	},
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC1, .shift = 24, .size = 8 },
+ };
+ 
+ static struct clksrc_clk exynos5_clk_sclk_spi2 = {
+ 	.clk	= {
+ 		.name		= "sclk_spi",
+ 		.devname	= "exynos4210-spi.2",
+ 		.parent		= &exynos5_clk_mdout_spi2.clk,
+ 		.enable		= exynos5_clksrc_mask_peric1_ctrl,
+ 		.ctrlbit	= (1 << 24),
+ 	},
+ 	.reg_div = { .reg = EXYNOS5_CLKDIV_PERIC2, .shift = 8, .size = 8 },
+ };
+ 
  static struct clksrc_clk exynos5_clksrcs[] = {
  	{
  		.clk	= {
***************
*** 1148,1153 ****
  	&exynos5_clk_dout_mmc4,
  	&exynos5_clk_aclk_acp,
  	&exynos5_clk_pclk_acp,
  };
  
  static struct clk *exynos5_clk_cdev[] = {
--- 1234,1245 ----
  	&exynos5_clk_dout_mmc4,
  	&exynos5_clk_aclk_acp,
  	&exynos5_clk_pclk_acp,
+ 	&exynos5_clk_sclk_spi0,
+ 	&exynos5_clk_sclk_spi1,
+ 	&exynos5_clk_sclk_spi2,
+ 	&exynos5_clk_mdout_spi0,
+ 	&exynos5_clk_mdout_spi1,
+ 	&exynos5_clk_mdout_spi2,
  };
  
  static struct clk *exynos5_clk_cdev[] = {
***************
*** 1176,1181 ****
  	CLKDEV_INIT("exynos4-sdhci.1", "mmc_busclk.2", &exynos5_clk_sclk_mmc1.clk),
  	CLKDEV_INIT("exynos4-sdhci.2", "mmc_busclk.2", &exynos5_clk_sclk_mmc2.clk),
  	CLKDEV_INIT("exynos4-sdhci.3", "mmc_busclk.2", &exynos5_clk_sclk_mmc3.clk),
  	CLKDEV_INIT("dma-pl330.0", "apb_pclk", &exynos5_clk_pdma0),
  	CLKDEV_INIT("dma-pl330.1", "apb_pclk", &exynos5_clk_pdma1),
  	CLKDEV_INIT("dma-pl330.2", "apb_pclk", &exynos5_clk_mdma1),
--- 1268,1276 ----
  	CLKDEV_INIT("exynos4-sdhci.1", "mmc_busclk.2", &exynos5_clk_sclk_mmc1.clk),
  	CLKDEV_INIT("exynos4-sdhci.2", "mmc_busclk.2", &exynos5_clk_sclk_mmc2.clk),
  	CLKDEV_INIT("exynos4-sdhci.3", "mmc_busclk.2", &exynos5_clk_sclk_mmc3.clk),
+ 	CLKDEV_INIT("exynos4210-spi.0", "spi_busclk0", &exynos5_clk_sclk_spi0.clk),
+ 	CLKDEV_INIT("exynos4210-spi.1", "spi_busclk0", &exynos5_clk_sclk_spi1.clk),
+ 	CLKDEV_INIT("exynos4210-spi.2", "spi_busclk0", &exynos5_clk_sclk_spi2.clk),
  	CLKDEV_INIT("dma-pl330.0", "apb_pclk", &exynos5_clk_pdma0),
  	CLKDEV_INIT("dma-pl330.1", "apb_pclk", &exynos5_clk_pdma1),
  	CLKDEV_INIT("dma-pl330.2", "apb_pclk", &exynos5_clk_mdma1),
