DIGITAL VLSI SOC DESIGN AND PLANNING 




Task-1: SoC Design Flow Summary
The video explained the SoC design workflow, moving from specification to silicon.
ðŸ”¹ Workflow Steps
    1. Chip Modelling (O1)
        â—¦ Specifications are written in C model.
        â—¦ Testbenches are developed in C for functional validation.
    2. RTL Architecture (O2)
        â—¦ Hardware is described in RTL (Verilog).
        â—¦ Components include the Processor and Peripherals/IPs.
    3. Synthesis & Netlist Generation
        â—¦ RTL is converted into Gate-Level Netlist.
        â—¦ Integration of Macros (synthesized RTL) and Analog IPs (functional RTL).
    4. SoC Integration (O3)
        â—¦ All blocks are combined (Processor, IPs, Macros, Analog IPs).
        â—¦ Integration also involves GPIOs and interconnects.
    5. Physical Design (RTL2GDS)
        â—¦ Steps: Floorplanning â†’ Placement â†’ CTS (Clock Tree Synthesis) â†’ Routing.
        â—¦ Output: GDSII file.
    6. Final Verification & Fabrication
        â—¦ DRC/LVS checks ensure design correctness.
        â—¦ GDSII is sent for fabrication to produce the final chip.
ðŸ”¹ Key Notes
    â€¢ Macros and Analog IPs can be hard macros (HM).
    â€¢ Processors are usually soft logic, but sometimes delivered as HM.


