"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[31565],{75820:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>o,contentTitle:()=>a,default:()=>g,frontMatter:()=>r,metadata:()=>i,toc:()=>c});const i=JSON.parse('{"id":"language/verilog/verilog","title":"Verilog","description":"Getting Started","source":"@site/content/language/verilog/verilog.md","sourceDirName":"language/verilog","slug":"/language/verilog/","permalink":"/notes/language/verilog/","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/verilog.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"frontMatter":{"tags":["Language","Verilog"]},"sidebar":"tutorialSidebar","previous":{"title":"Standard ML","permalink":"/notes/language/standard-ml/"},"next":{"title":"Workflow","permalink":"/notes/language/verilog/workflow"}}');var s=t(35656),l=t(86145);const r={tags:["Language","Verilog"]},a="Verilog",o={},c=[{value:"Getting Started",id:"getting-started",level:2},{value:"Core Concepts",id:"core-concepts",level:2},{value:"Modeling Styles",id:"modeling-styles",level:2},{value:"Advanced Topics",id:"advanced-topics",level:2},{value:"Platform",id:"platform",level:2},{value:"Components",id:"components",level:2},{value:"Best Practices",id:"best-practices",level:2}];function d(e){const n={a:"a",h1:"h1",h2:"h2",header:"header",li:"li",ul:"ul",...(0,l.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(n.header,{children:(0,s.jsx)(n.h1,{id:"verilog",children:"Verilog"})}),"\n",(0,s.jsx)(n.h2,{id:"getting-started",children:"Getting Started"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/workflow",children:"FPGA Workflow"})," - Complete FPGA development process from project creation to bitstream generation"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/timing",children:"Timing Constraints"})," - Circuit timing theory including setup/hold times and clock skew"]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"core-concepts",children:"Core Concepts"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/module",children:"Module"})," - Module structure, ports, instantiation, functions, and tasks"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/types",children:"Data Types"})," - Constants, vectors, arrays, numbers, registers, nets, and preprocessor directives"]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"modeling-styles",children:"Modeling Styles"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/gate",children:"Gate"})," - Primitive gates, gate instantiation, and generate statements"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/dataflow",children:"Dataflow"})," - Continuous assignments and operators"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/behavior",children:"Behavior"})," - Procedural blocks, control structures, and delay specifications"]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"advanced-topics",children:"Advanced Topics"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/state-machine",children:"State Machine"})," - Finite state machines and arithmetic state machines"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/systemverilog",children:"SystemVerilog"})," - SystemVerilog enhancements including enums, structs, interfaces, and OOP"]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"platform",children:"Platform"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/xilinx",children:"Xilinx U280"})," - Xilinx U280 FPGA board specific toolchain and host application"]}),"\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/axi",children:"AXI Protocol"})," - AXI bus protocol channels and burst transfers"]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"components",children:"Components"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/components",children:"Hardware Components"})," - Hardware component implementations including multipliers, ALU, memory, etc."]}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"best-practices",children:"Best Practices"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:[(0,s.jsx)(n.a,{href:"/notes/language/verilog/best-practices",children:"Best Practices"})," - Coding guidelines, synthesizable constructs, and parameter usage"]}),"\n"]})]})}function g(e={}){const{wrapper:n}={...(0,l.R)(),...e.components};return n?(0,s.jsx)(n,{...e,children:(0,s.jsx)(d,{...e})}):d(e)}},86145:(e,n,t)=>{t.d(n,{R:()=>r,x:()=>a});var i=t(57140);const s={},l=i.createContext(s);function r(e){const n=i.useContext(l);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function a(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:r(e.components),i.createElement(l.Provider,{value:n},e.children)}}}]);