-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hidden_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    hidden_out_ce0 : OUT STD_LOGIC;
    hidden_out_q0 : IN STD_LOGIC_VECTOR (6 downto 0);
    class_idx_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    class_idx_11_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1900 : STD_LOGIC_VECTOR (12 downto 0) := "1100100000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln75_fu_187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weights_l2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weights_l2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal bias_l2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal bias_l2_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln75_reg_489 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_489_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_489_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_489_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_493 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_493_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_493_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_493_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_493_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln72_fu_211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln72_reg_500 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln75_fu_225_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_reg_506 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_reg_506_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_reg_506_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_reg_506_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_reg_506_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln79_1_fu_278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln82_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal accumulator_fu_76 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal grp_fu_424_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_accumulator_load : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_80 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln79_fu_233_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (9 downto 0);
    signal class_idx_11_fu_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal class_idx_1_fu_388_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal max_score_12_fu_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal max_score_1_fu_377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_score_fu_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln75_2_fu_337_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal class_idx_fu_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln75_1_fu_330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_100 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten8_fu_104 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln75_fu_193_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten8_load : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal hidden_out_ce0_local : STD_LOGIC;
    signal weights_l2_ce0_local : STD_LOGIC;
    signal bias_l2_ce0_local : STD_LOGIC;
    signal add_ln75_1_fu_219_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_261_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_254_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln79_fu_268_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln79_2_fu_282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln79_1_fu_272_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln82_fu_285_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1_fu_344_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln86_fu_353_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln86_1_fu_357_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal final_score_fu_361_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln86_2_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln91_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln91_fu_385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_424_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_424_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_424_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bgn_inference_mac_muladd_7ns_6s_31s_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component bgn_inference_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    weights_l2_U : component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 6,
        AddressRange => 6400,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_l2_address0,
        ce0 => weights_l2_ce0_local,
        q0 => weights_l2_q0);

    bias_l2_U : component bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 4,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bias_l2_address0,
        ce0 => bias_l2_ce0_local,
        q0 => bias_l2_q0);

    mac_muladd_7ns_6s_31s_31_4_1_U10 : component bgn_inference_mac_muladd_7ns_6s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 6,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_424_p0,
        din1 => weights_l2_q0,
        din2 => grp_fu_424_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_424_p3);

    flow_control_loop_pipe_sequential_init_U : component bgn_inference_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    accumulator_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    accumulator_fu_76 <= ap_const_lv31_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    accumulator_fu_76 <= grp_fu_424_p3;
                end if;
            end if; 
        end if;
    end process;

    class_idx_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    class_idx_fu_96 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    class_idx_fu_96 <= select_ln75_1_fu_330_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln75_fu_187_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_100 <= select_ln75_fu_225_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_100 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten8_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln75_fu_187_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten8_fu_104 <= add_ln75_fu_193_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten8_fu_104 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln75_fu_187_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_80 <= add_ln79_fu_233_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_80 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    max_score_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_score_fu_92 <= ap_const_lv32_80000000;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    max_score_fu_92 <= select_ln75_2_fu_337_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln75_reg_489 <= icmp_ln75_fu_187_p2;
                icmp_ln75_reg_489_pp0_iter1_reg <= icmp_ln75_reg_489;
                icmp_ln79_reg_493 <= icmp_ln79_fu_205_p2;
                icmp_ln79_reg_493_pp0_iter1_reg <= icmp_ln79_reg_493;
                select_ln72_reg_500 <= select_ln72_fu_211_p3;
                select_ln75_reg_506 <= select_ln75_fu_225_p3;
                select_ln75_reg_506_pp0_iter1_reg <= select_ln75_reg_506;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln75_reg_489_pp0_iter2_reg <= icmp_ln75_reg_489_pp0_iter1_reg;
                icmp_ln75_reg_489_pp0_iter3_reg <= icmp_ln75_reg_489_pp0_iter2_reg;
                icmp_ln79_reg_493_pp0_iter2_reg <= icmp_ln79_reg_493_pp0_iter1_reg;
                icmp_ln79_reg_493_pp0_iter3_reg <= icmp_ln79_reg_493_pp0_iter2_reg;
                icmp_ln79_reg_493_pp0_iter4_reg <= icmp_ln79_reg_493_pp0_iter3_reg;
                select_ln75_reg_506_pp0_iter2_reg <= select_ln75_reg_506_pp0_iter1_reg;
                select_ln75_reg_506_pp0_iter3_reg <= select_ln75_reg_506_pp0_iter2_reg;
                select_ln75_reg_506_pp0_iter4_reg <= select_ln75_reg_506_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                class_idx_11_fu_84 <= class_idx_1_fu_388_p3;
                max_score_12_fu_88 <= max_score_1_fu_377_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln75_1_fu_219_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv4_1));
    add_ln75_fu_193_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten8_load) + unsigned(ap_const_lv13_1));
    add_ln79_1_fu_272_p2 <= std_logic_vector(unsigned(p_shl_fu_254_p3) + unsigned(zext_ln79_fu_268_p1));
    add_ln79_fu_233_p2 <= std_logic_vector(unsigned(select_ln72_fu_211_p3) + unsigned(ap_const_lv10_1));
    add_ln82_fu_285_p2 <= std_logic_vector(unsigned(zext_ln79_2_fu_282_p1) + unsigned(add_ln79_1_fu_272_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln75_fu_187_p2)
    begin
        if (((icmp_ln75_fu_187_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_accumulator_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, accumulator_fu_76, grp_fu_424_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_accumulator_load <= grp_fu_424_p3;
        else 
            ap_sig_allocacmp_accumulator_load <= accumulator_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_100;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten8_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten8_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten8_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten8_load <= indvar_flatten8_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_80)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_80;
        end if; 
    end process;

    bias_l2_address0 <= zext_ln75_fu_314_p1(4 - 1 downto 0);

    bias_l2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            bias_l2_ce0_local <= ap_const_logic_1;
        else 
            bias_l2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    class_idx_11_out <= class_idx_11_fu_84;

    class_idx_11_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln75_reg_489_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln75_reg_489_pp0_iter3_reg = ap_const_lv1_1))) then 
            class_idx_11_out_ap_vld <= ap_const_logic_1;
        else 
            class_idx_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    class_idx_1_fu_388_p3 <= 
        zext_ln91_fu_385_p1 when (icmp_ln91_fu_371_p2(0) = '1') else 
        select_ln75_1_fu_330_p3;
    final_score_fu_361_p2 <= std_logic_vector(signed(sext_ln86_fu_353_p1) + signed(sext_ln86_1_fu_357_p1));
    grp_fu_424_p0 <= grp_fu_424_p00(7 - 1 downto 0);
    grp_fu_424_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hidden_out_q0),13));
    grp_fu_424_p2 <= 
        ap_const_lv31_0 when (icmp_ln79_reg_493_pp0_iter3_reg(0) = '1') else 
        ap_sig_allocacmp_accumulator_load;
    hidden_out_address0 <= zext_ln79_1_fu_278_p1(10 - 1 downto 0);
    hidden_out_ce0 <= hidden_out_ce0_local;

    hidden_out_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hidden_out_ce0_local <= ap_const_logic_1;
        else 
            hidden_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln75_fu_187_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten8_load = ap_const_lv13_1900) else "0";
    icmp_ln79_fu_205_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv10_280) else "0";
    icmp_ln91_fu_371_p2 <= "1" when (signed(sext_ln86_2_fu_367_p1) > signed(select_ln75_2_fu_337_p3)) else "0";
    max_score_1_fu_377_p3 <= 
        sext_ln86_2_fu_367_p1 when (icmp_ln91_fu_371_p2(0) = '1') else 
        select_ln75_2_fu_337_p3;
    p_shl_fu_254_p3 <= (select_ln75_reg_506 & ap_const_lv9_0);
    select_ln72_fu_211_p3 <= 
        ap_const_lv10_0 when (icmp_ln79_fu_205_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln75_1_fu_330_p3 <= 
        class_idx_11_fu_84 when (icmp_ln79_reg_493_pp0_iter4_reg(0) = '1') else 
        class_idx_fu_96;
    select_ln75_2_fu_337_p3 <= 
        max_score_12_fu_88 when (icmp_ln79_reg_493_pp0_iter4_reg(0) = '1') else 
        max_score_fu_92;
    select_ln75_fu_225_p3 <= 
        add_ln75_1_fu_219_p2 when (icmp_ln79_fu_205_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
        sext_ln86_1_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bias_l2_q0),26));

        sext_ln86_2_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(final_score_fu_361_p2),32));

        sext_ln86_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_344_p4),26));

    tmp_fu_261_p3 <= (select_ln75_reg_506 & ap_const_lv7_0);
    trunc_ln1_fu_344_p4 <= grp_fu_424_p3(30 downto 6);
    weights_l2_address0 <= zext_ln82_fu_291_p1(13 - 1 downto 0);

    weights_l2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weights_l2_ce0_local <= ap_const_logic_1;
        else 
            weights_l2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln75_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln75_reg_506_pp0_iter3_reg),64));
    zext_ln79_1_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_reg_500),64));
    zext_ln79_2_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_reg_500),13));
    zext_ln79_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_261_p3),13));
    zext_ln82_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln82_fu_285_p2),64));
    zext_ln91_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln75_reg_506_pp0_iter4_reg),32));
end behav;
