library ieee;
use ieee.std_logic_1164.all;

entity multi4x1_TB is
end multi4x1_TB;

architecture mux of multi4x1_TB is
	signal A, B, C, D, S0, S1, SAIDA: std_logic;

begin 

utt: entity work.multi4x1
	port map (A=>A, B=>B, C=>C, D=>D, S0=>S0, S1=>S1, SAIDA=>SAIDA);

simula: process
begin 
	A<='0';
	B<='0';
	C<='0';
	D<='0';
	S0<='0';
	S1<='0'
	wait for 100 ps;

	A<='1';
	B<='0';
	C<='0';
	D<='0';
	S0<='0';
	S1<='1'
	wait for 100 ps;

	A<='0';
	B<='0';
	C<='0';
	D<='1';
	S0<='1';
	S1<='1';
	wait for 100 ps;

	A<='1';
	B<='0';
	C<='0';
	D<='1';
	S0<='0';
	S1<='0'
	wait for 100 ps;
end process;
end;


