{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634860923175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634860923175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 03:02:03 2021 " "Processing started: Fri Oct 22 03:02:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634860923175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860923175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860923175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634860923581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634860923581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tester-testbench " "Found design unit 1: tester-testbench" {  } { { "tester.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/tester.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931113 ""} { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/tester.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conecter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file conecter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conecter-conecter_bh " "Found design unit 1: conecter-conecter_bh" {  } { { "conecter.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/conecter.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""} { "Info" "ISGN_ENTITY_NAME" "1 conecter " "Found entity 1: conecter" {  } { { "conecter.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/conecter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixing.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mixing.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixing-mix_behavior " "Found design unit 1: mixing-mix_behavior" {  } { { "mixing.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/mixing.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixing " "Found entity 1: mixing" {  } { { "mixing.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/mixing.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1_regist.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab_1_regist.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-r_behavior " "Found design unit 1: regist-r_behavior" {  } { { "lab_1_regist.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/lab_1_regist.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Found entity 1: regist" {  } { { "lab_1_regist.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/lab_1_regist.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1_counter8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab_1_counter8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8-counter_behavior " "Found design unit 1: counter8-counter_behavior" {  } { { "lab_1_counter8.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/lab_1_counter8.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "lab_1_counter8.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/lab_1_counter8.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634860931128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conecter " "Elaborating entity \"conecter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634860931175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixing mixing:bond_1 " "Elaborating entity \"mixing\" for hierarchy \"mixing:bond_1\"" {  } { { "conecter.vhdl" "bond_1" { Text "C:/Users/grigo/quartus/conecter/conecter.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634860931191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 mixing:bond_1\|counter8:conect_1 " "Elaborating entity \"counter8\" for hierarchy \"mixing:bond_1\|counter8:conect_1\"" {  } { { "mixing.vhdl" "conect_1" { Text "C:/Users/grigo/quartus/conecter/mixing.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634860931191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist mixing:bond_1\|regist:conect_2 " "Elaborating entity \"regist\" for hierarchy \"mixing:bond_1\|regist:conect_2\"" {  } { { "mixing.vhdl" "conect_2" { Text "C:/Users/grigo/quartus/conecter/mixing.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634860931206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester tester:bond_2 " "Elaborating entity \"tester\" for hierarchy \"tester:bond_2\"" {  } { { "conecter.vhdl" "bond_2" { Text "C:/Users/grigo/quartus/conecter/conecter.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634860931206 ""}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tester.vhdl(52) " "VHDL Wait Statement error at tester.vhdl(52): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tester.vhdl" "" { Text "C:/Users/grigo/quartus/conecter/tester.vhdl" 52 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1634860931222 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tester:bond_2 " "Can't elaborate user hierarchy \"tester:bond_2\"" {  } { { "conecter.vhdl" "bond_2" { Text "C:/Users/grigo/quartus/conecter/conecter.vhdl" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634860931222 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634860931347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 22 03:02:11 2021 " "Processing ended: Fri Oct 22 03:02:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634860931347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634860931347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634860931347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634860931347 ""}
