Simulator report for RAM
Thu Dec 17 19:40:52 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ALTSYNCRAM
  6. |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 6.0 us       ;
; Simulation Netlist Size     ; 280 nodes    ;
; Simulation Coverage         ;      62.97 % ;
; Total Number of Transitions ; 3000         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Timing         ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; littleProc.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On             ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------+
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------+
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.97 % ;
; Total nodes checked                                 ; 280          ;
; Total output ports checked                          ; 343          ;
; Total output ports with complete 1/0-value coverage ; 216          ;
; Total output ports with no 1/0-value coverage       ; 113          ;
; Total output ports with no 1-value coverage         ; 113          ;
; Total output ports with no 0-value coverage         ; 127          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[0]                     ; portadataout0    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[1]                     ; portadataout1    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[2]                     ; portadataout2    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[3]                     ; portadataout3    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[6]                     ; portadataout4    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[10]                    ; portadataout5    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[13]                    ; portadataout7    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[14]                    ; portadataout8    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[15]                    ; portadataout9    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[16]                    ; portadataout10   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[17]                    ; portadataout11   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[18]                    ; portadataout12   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[19]                    ; portadataout13   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[20]                    ; portadataout14   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21]                    ; portadataout15   ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~1                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~1                                                                      ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~1                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~2                                                                      ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~5                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~5                                                                      ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~5                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~6                                                                      ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~9                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~9                                                                      ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~9                                                                      ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~10                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~13                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~13                                                                     ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~13                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~14                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~17                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~17                                                                     ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~17                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~18                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~21                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~21                                                                     ; sumout           ;
; |littleProc|UP:inst4|reg:MDR|state[4]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[3]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[3]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[2]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[2]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[1]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[1]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[0]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[0]                                                                                  ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add0~2                                                                                    ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add0~3                                                                                    ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~6                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add0~6                                                                                    ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~6                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add0~7                                                                                    ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~10                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~10                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~10                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~11                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~14                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~14                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~14                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~15                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~18                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~18                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~18                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~19                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~22                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~22                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~22                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~23                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~26                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~26                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~26                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~27                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~30                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~30                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~30                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~31                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add1~2                                                                                    ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add1~3                                                                                    ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~6                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add1~6                                                                                    ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~6                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Add1~7                                                                                    ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~10                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~10                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~10                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~11                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~14                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~14                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~14                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~15                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~18                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~18                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~18                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~19                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~22                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~22                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~22                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~23                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~26                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~26                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~26                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~27                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~30                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~30                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~30                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~31                                                                                   ; cout             ;
; |littleProc|UP:inst4|reg:MDR|state[8]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[9]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~34                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~34                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~34                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~35                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~34                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~34                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~34                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~35                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~38                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~38                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~38                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~39                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~42                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~42                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add0~42                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~43                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add0~46                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add0~46                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~38                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~38                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~38                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~39                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~42                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~42                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~42                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~43                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~46                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~46                                                                                   ; sumout           ;
; |littleProc|UP:inst4|ALU:ALU|Add1~46                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~47                                                                                   ; cout             ;
; |littleProc|UP:inst4|ALU:ALU|Add1~50                                                                                   ; |littleProc|UP:inst4|ALU:ALU|Add1~50                                                                                   ; sumout           ;
; |littleProc|UP:inst4|PC:inst|state[1]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[1]                                                                                  ; regout           ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                        ; portadataout0    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                        ; portadataout1    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                        ; portadataout2    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                        ; portadataout3    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                        ; portadataout4    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[8]                        ; portadataout8    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[9]                        ; portadataout9    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[4]                     ; portadataout0    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[5]                     ; portadataout1    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[7]                     ; portadataout2    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[8]                     ; portadataout3    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[9]                     ; portadataout4    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a4               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[11]                    ; portadataout5    ;
; |littleProc|_end                                                                                                       ; |littleProc|_end                                                                                                       ; combout          ;
; |littleProc|UC:uc|ctrlSeq:inst2|_W2                                                                                    ; |littleProc|UC:uc|ctrlSeq:inst2|_W2                                                                                    ; combout          ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[0]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[0]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[1]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[1]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[2]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[2]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[3]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[3]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[4]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[4]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[5]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[5]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2               ; |littleProc|UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2               ; combout          ;
; |littleProc|UC:uc|ctrlSeq:inst2|_W1                                                                                    ; |littleProc|UC:uc|ctrlSeq:inst2|_W1                                                                                    ; combout          ;
; |littleProc|UC:uc|ctrlSeq:inst2|_W3                                                                                    ; |littleProc|UC:uc|ctrlSeq:inst2|_W3                                                                                    ; combout          ;
; |littleProc|UP:inst4|reg:IR|state[8]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[8]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[9]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[9]                                                                                   ; regout           ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[0]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[0]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[1]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[1]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[2]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[2]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[3]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[3]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[4]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[4]                                                                       ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux2~1                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux2~1                                                                                    ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux2~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux2~2                                                                                    ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[4]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[4]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[4]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[4]~9                                                                                         ; |littleProc|UP:inst4|Bus1[4]~9                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[4]~10                                                                                        ; |littleProc|UP:inst4|Bus1[4]~10                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[4]~11                                                                                        ; |littleProc|UP:inst4|Bus1[4]~11                                                                                        ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[3]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[3]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[3]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[3]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[3]~12                                                                                        ; |littleProc|UP:inst4|Bus1[3]~12                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[3]~13                                                                                        ; |littleProc|UP:inst4|Bus1[3]~13                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[3]~14                                                                                        ; |littleProc|UP:inst4|Bus1[3]~14                                                                                        ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[2]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[2]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[2]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[2]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[2]~15                                                                                        ; |littleProc|UP:inst4|Bus1[2]~15                                                                                        ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[1]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[1]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[1]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[1]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[1]~16                                                                                        ; |littleProc|UP:inst4|Bus1[1]~16                                                                                        ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[0]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[0]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[0]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[0]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[0]~17                                                                                        ; |littleProc|UP:inst4|Bus1[0]~17                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[8]~18                                                                                        ; |littleProc|UP:inst4|Bus1[8]~18                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[8]~19                                                                                        ; |littleProc|UP:inst4|Bus1[8]~19                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[8]~20                                                                                        ; |littleProc|UP:inst4|Bus1[8]~20                                                                                        ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux2~3                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux2~3                                                                                    ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux2~4                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux2~4                                                                                    ; combout          ;
; |littleProc|UP:inst4|Bus1[9]~21                                                                                        ; |littleProc|UP:inst4|Bus1[9]~21                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[9]~22                                                                                        ; |littleProc|UP:inst4|Bus1[9]~22                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[9]~23                                                                                        ; |littleProc|UP:inst4|Bus1[9]~23                                                                                        ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[8]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[8]                                                                                      ; combout          ;
; |littleProc|UP:inst4|Bus1[11]~24                                                                                       ; |littleProc|UP:inst4|Bus1[11]~24                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[11]~25                                                                                       ; |littleProc|UP:inst4|Bus1[11]~25                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[11]~26                                                                                       ; |littleProc|UP:inst4|Bus1[11]~26                                                                                       ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[11]                                                                                     ; |littleProc|UP:inst4|ALU:ALU|C[11]                                                                                     ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[2]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[2]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[3]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[3]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[4]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[4]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[1]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[1]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[0]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[0]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[9]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[9]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero~1                                                                                    ; |littleProc|UP:inst4|ALU:ALU|zero~1                                                                                    ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|process_1~4                                                                               ; |littleProc|UP:inst4|ALU:ALU|process_1~4                                                                               ; combout          ;
; |littleProc|_ALUcode[0]                                                                                                ; |littleProc|_ALUcode[0]                                                                                                ; combout          ;
; |littleProc|_ALUcode[1]                                                                                                ; |littleProc|_ALUcode[1]                                                                                                ; combout          ;
; |littleProc|_ALUcode[2]                                                                                                ; |littleProc|_ALUcode[2]                                                                                                ; combout          ;
; |littleProc|_PCout                                                                                                     ; |littleProc|_PCout                                                                                                     ; combout          ;
; |littleProc|_R1_out                                                                                                    ; |littleProc|_R1_out                                                                                                    ; combout          ;
; |littleProc|_R2out                                                                                                     ; |littleProc|_R2out                                                                                                     ; combout          ;
; |littleProc|_IRout                                                                                                     ; |littleProc|_IRout                                                                                                     ; combout          ;
; |littleProc|_MDRout                                                                                                    ; |littleProc|_MDRout                                                                                                    ; combout          ;
; |littleProc|UP:inst4|PC:inst|state[0]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[0]                                                                                  ; regout           ;
; |littleProc|_IRload                                                                                                    ; |littleProc|_IRload                                                                                                    ; combout          ;
; |littleProc|_R1load                                                                                                    ; |littleProc|_R1load                                                                                                    ; combout          ;
; |littleProc|_MARload                                                                                                   ; |littleProc|_MARload                                                                                                   ; combout          ;
; |littleProc|_R2load                                                                                                    ; |littleProc|_R2load                                                                                                    ; combout          ;
; |littleProc|_MDRmem                                                                                                    ; |littleProc|_MDRmem                                                                                                    ; combout          ;
; |littleProc|_MDRload                                                                                                   ; |littleProc|_MDRload                                                                                                   ; combout          ;
; |littleProc|_ACCload                                                                                                   ; |littleProc|_ACCload                                                                                                   ; combout          ;
; |littleProc|UP:inst4|PC:inst|state[0]~12                                                                               ; |littleProc|UP:inst4|PC:inst|state[0]~12                                                                               ; combout          ;
; |littleProc|_PCinit                                                                                                    ; |littleProc|_PCinit                                                                                                    ; combout          ;
; |littleProc|_PCload                                                                                                    ; |littleProc|_PCload                                                                                                    ; combout          ;
; |littleProc|_MEMRW                                                                                                     ; |littleProc|_MEMRW                                                                                                     ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero~2                                                                                    ; |littleProc|UP:inst4|ALU:ALU|zero~2                                                                                    ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero~3                                                                                    ; |littleProc|UP:inst4|ALU:ALU|zero~3                                                                                    ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero~4                                                                                    ; |littleProc|UP:inst4|ALU:ALU|zero~4                                                                                    ; combout          ;
; |littleProc|UP:inst4|Bus1[0]~30                                                                                        ; |littleProc|UP:inst4|Bus1[0]~30                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[0]~31                                                                                        ; |littleProc|UP:inst4|Bus1[0]~31                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[1]~32                                                                                        ; |littleProc|UP:inst4|Bus1[1]~32                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[1]~33                                                                                        ; |littleProc|UP:inst4|Bus1[1]~33                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[2]~34                                                                                        ; |littleProc|UP:inst4|Bus1[2]~34                                                                                        ; combout          ;
; |littleProc|UP:inst4|Bus1[2]~35                                                                                        ; |littleProc|UP:inst4|Bus1[2]~35                                                                                        ; combout          ;
; |littleProc|UC:uc|_T[1]                                                                                                ; |littleProc|UC:uc|_T[1]                                                                                                ; combout          ;
; |littleProc|UC:uc|_T[0]                                                                                                ; |littleProc|UC:uc|_T[0]                                                                                                ; combout          ;
; |littleProc|UC:uc|_jumpAddress[1]                                                                                      ; |littleProc|UC:uc|_jumpAddress[1]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[2]                                                                                      ; |littleProc|UC:uc|_jumpAddress[2]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[3]                                                                                      ; |littleProc|UC:uc|_jumpAddress[3]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[4]                                                                                      ; |littleProc|UC:uc|_jumpAddress[4]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[5]                                                                                      ; |littleProc|UC:uc|_jumpAddress[5]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[6]                                                                                      ; |littleProc|UC:uc|_jumpAddress[6]                                                                                      ; combout          ;
; |littleProc|UC:uc|_jumpAddress[7]                                                                                      ; |littleProc|UC:uc|_jumpAddress[7]                                                                                      ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[1]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[1]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[0]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[0]                                                                              ; combout          ;
; |littleProc|end                                                                                                        ; |littleProc|end                                                                                                        ; padio            ;
; |littleProc|ck                                                                                                         ; |littleProc|ck~corein                                                                                                  ; combout          ;
; |littleProc|start                                                                                                      ; |littleProc|start~corein                                                                                               ; combout          ;
; |littleProc|ck~clkctrl                                                                                                 ; |littleProc|ck~clkctrl                                                                                                 ; outclk           ;
; |littleProc|UP:inst4|reg:MDR|state[4]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[4]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[3]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[3]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[2]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[2]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[1]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[1]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[0]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[0]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[8]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[8]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[9]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[9]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[8]~feeder                                                                            ; |littleProc|UP:inst4|reg:R1|state[8]~feeder                                                                            ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[8]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[8]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[2]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[2]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[4]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[4]~feeder                                                                           ; combout          ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[12]                    ; portadataout6    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[22]                    ; portadataout16   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[23]                    ; portadataout17   ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~21                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~22                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~26                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~29                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~29                                                                     ; sumout           ;
; |littleProc|UP:inst4|reg:MDR|state[7]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[6]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[5]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[10]                                                                                 ; |littleProc|UP:inst4|reg:MDR|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[7]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[6]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[5]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[4]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[3]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[3]                                                                                  ; regout           ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                        ; portadataout5    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                        ; portadataout6    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                        ; portadataout7    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[10]                       ; portadataout10   ;
; |littleProc|UP:inst4|PC:inst|state[8]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[9]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[11]                                                                                 ; |littleProc|UP:inst4|PC:inst|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[10]                                                                                 ; |littleProc|UP:inst4|PC:inst|state[10]                                                                                 ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[6]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[6]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[7]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[7]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2 ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero                                                                                      ; |littleProc|UP:inst4|ALU:ALU|zero                                                                                      ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|carry                                                                                     ; |littleProc|UP:inst4|ALU:ALU|carry                                                                                     ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|negative                                                                                  ; |littleProc|UP:inst4|ALU:ALU|negative                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[10]                                                                                  ; |littleProc|UP:inst4|reg:IR|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[7]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[7]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[7]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[7]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[7]~0                                                                                         ; |littleProc|UP:inst4|Bus1[7]~0                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[7]~1                                                                                         ; |littleProc|UP:inst4|Bus1[7]~1                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[7]~2                                                                                         ; |littleProc|UP:inst4|Bus1[7]~2                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:ACC|state[7]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[6]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[6]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[6]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[6]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[6]~3                                                                                         ; |littleProc|UP:inst4|Bus1[6]~3                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[6]~4                                                                                         ; |littleProc|UP:inst4|Bus1[6]~4                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[6]~5                                                                                         ; |littleProc|UP:inst4|Bus1[6]~5                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[5]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[5]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[5]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[5]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[5]~6                                                                                         ; |littleProc|UP:inst4|Bus1[5]~6                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[5]~7                                                                                         ; |littleProc|UP:inst4|Bus1[5]~7                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[5]~8                                                                                         ; |littleProc|UP:inst4|Bus1[5]~8                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[4]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[4]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[4]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[4]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[3]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[3]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[3]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[3]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[2]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[2]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[2]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[2]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[6]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[5]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[4]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[3]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[3]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[2]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[2]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[1]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[1]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[8]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[8]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[8]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[8]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[8]                                                                                   ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|C[7]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[7]                                                                                      ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[9]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[9]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[9]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[9]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[9]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[8]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[11]                                                                                  ; |littleProc|UP:inst4|reg:R1|state[11]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[11]                                                                                 ; |littleProc|UP:inst4|reg:MAR|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[11]                                                                                  ; |littleProc|UP:inst4|reg:R2|state[11]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[11]                                                                                 ; |littleProc|UP:inst4|reg:ACC|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[10]                                                                                  ; |littleProc|UP:inst4|reg:R1|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[10]                                                                                 ; |littleProc|UP:inst4|reg:MAR|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[10]                                                                                  ; |littleProc|UP:inst4|reg:R2|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|Bus1[10]~27                                                                                       ; |littleProc|UP:inst4|Bus1[10]~27                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[10]~28                                                                                       ; |littleProc|UP:inst4|Bus1[10]~28                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[10]~29                                                                                       ; |littleProc|UP:inst4|Bus1[10]~29                                                                                       ; combout          ;
; |littleProc|UP:inst4|reg:ACC|state[10]                                                                                 ; |littleProc|UP:inst4|reg:ACC|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[9]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|C[5]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[5]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[6]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[6]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[10]                                                                                     ; |littleProc|UP:inst4|ALU:ALU|C[10]                                                                                     ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux0~0                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux0~0                                                                                    ; combout          ;
; |littleProc|_MARout                                                                                                    ; |littleProc|_MARout                                                                                                    ; combout          ;
; |littleProc|UC:uc|_jumpAddress[0]                                                                                      ; |littleProc|UC:uc|_jumpAddress[0]                                                                                      ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[6]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[6]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[7]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[7]                                                                       ; combout          ;
; |littleProc|UC:uc|_sel[0]                                                                                              ; |littleProc|UC:uc|_sel[0]                                                                                              ; combout          ;
; |littleProc|UC:uc|_sel[1]                                                                                              ; |littleProc|UC:uc|_sel[1]                                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[7]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[7]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[6]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[6]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[5]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[5]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[4]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[4]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[3]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[3]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[8]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[8]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[9]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[9]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[11]                                                                             ; |littleProc|UP:inst4|PC:inst|PCdataout[11]                                                                             ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[10]                                                                             ; |littleProc|UP:inst4|PC:inst|PCdataout[10]                                                                             ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[7]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[7]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[6]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[6]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[5]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[5]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[10]~feeder                                                                          ; |littleProc|UP:inst4|reg:MDR|state[10]~feeder                                                                          ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[7]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[7]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[5]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[5]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[6]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[6]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[10]~feeder                                                                           ; |littleProc|UP:inst4|reg:R1|state[10]~feeder                                                                           ; combout          ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[12]                    ; portadataout6    ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[22]                    ; portadataout16   ;
; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0               ; |littleProc|UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[23]                    ; portadataout17   ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~21                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~22                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; sumout           ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~25                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~26                                                                     ; cout             ;
; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~29                                                                     ; |littleProc|UC:uc|sequencer:inst|inc:inst2|Add0~29                                                                     ; sumout           ;
; |littleProc|UP:inst4|reg:MDR|state[7]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[6]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[5]                                                                                  ; |littleProc|UP:inst4|reg:MDR|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[11]                                                                                 ; |littleProc|UP:inst4|reg:MDR|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:MDR|state[10]                                                                                 ; |littleProc|UP:inst4|reg:MDR|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[7]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[6]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[5]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[4]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[3]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[3]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[2]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[2]                                                                                  ; regout           ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                        ; portadataout5    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                        ; portadataout6    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                        ; portadataout7    ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[10]                       ; portadataout10   ;
; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0                  ; |littleProc|MemoryL1:inst|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[11]                       ; portadataout11   ;
; |littleProc|UP:inst4|PC:inst|state[8]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[9]                                                                                  ; |littleProc|UP:inst4|PC:inst|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[11]                                                                                 ; |littleProc|UP:inst4|PC:inst|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|PC:inst|state[10]                                                                                 ; |littleProc|UP:inst4|PC:inst|state[10]                                                                                 ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[6]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[6]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[7]                                                                  ; |littleProc|UC:uc|sequencer:inst|microPC:inst1|mPC[7]                                                                  ; regout           ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2 ; combout          ;
; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2 ; |littleProc|UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2 ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|zero                                                                                      ; |littleProc|UP:inst4|ALU:ALU|zero                                                                                      ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|carry                                                                                     ; |littleProc|UP:inst4|ALU:ALU|carry                                                                                     ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|negative                                                                                  ; |littleProc|UP:inst4|ALU:ALU|negative                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[10]                                                                                  ; |littleProc|UP:inst4|reg:IR|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[11]                                                                                  ; |littleProc|UP:inst4|reg:IR|state[11]                                                                                  ; regout           ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[5]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[5]                                                                       ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[7]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[7]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[7]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[7]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[7]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[7]~0                                                                                         ; |littleProc|UP:inst4|Bus1[7]~0                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[7]~1                                                                                         ; |littleProc|UP:inst4|Bus1[7]~1                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[7]~2                                                                                         ; |littleProc|UP:inst4|Bus1[7]~2                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:ACC|state[7]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[7]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[6]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[6]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[6]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[6]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[6]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[6]~3                                                                                         ; |littleProc|UP:inst4|Bus1[6]~3                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[6]~4                                                                                         ; |littleProc|UP:inst4|Bus1[6]~4                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[6]~5                                                                                         ; |littleProc|UP:inst4|Bus1[6]~5                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[5]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[5]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[5]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:IR|state[5]                                                                                   ; |littleProc|UP:inst4|reg:IR|state[5]                                                                                   ; regout           ;
; |littleProc|UP:inst4|Bus1[5]~6                                                                                         ; |littleProc|UP:inst4|Bus1[5]~6                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[5]~7                                                                                         ; |littleProc|UP:inst4|Bus1[5]~7                                                                                         ; combout          ;
; |littleProc|UP:inst4|Bus1[5]~8                                                                                         ; |littleProc|UP:inst4|Bus1[5]~8                                                                                         ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[4]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[4]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[4]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[4]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[3]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[3]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[3]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[3]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[2]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[2]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[2]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[2]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[1]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[1]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[1]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[1]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[0]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[0]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[0]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[0]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[6]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[6]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[5]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[5]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[4]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[4]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[3]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[3]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[2]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[2]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[1]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[1]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[0]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[0]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[8]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[8]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[8]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[8]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[8]                                                                                   ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|C[7]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[7]                                                                                      ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[9]                                                                                   ; |littleProc|UP:inst4|reg:R1|state[9]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[9]                                                                                  ; |littleProc|UP:inst4|reg:MAR|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[9]                                                                                   ; |littleProc|UP:inst4|reg:R2|state[9]                                                                                   ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[8]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[8]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[11]                                                                                  ; |littleProc|UP:inst4|reg:R1|state[11]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[11]                                                                                 ; |littleProc|UP:inst4|reg:MAR|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[11]                                                                                  ; |littleProc|UP:inst4|reg:R2|state[11]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[11]                                                                                 ; |littleProc|UP:inst4|reg:ACC|state[11]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R1|state[10]                                                                                  ; |littleProc|UP:inst4|reg:R1|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|reg:MAR|state[10]                                                                                 ; |littleProc|UP:inst4|reg:MAR|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:R2|state[10]                                                                                  ; |littleProc|UP:inst4|reg:R2|state[10]                                                                                  ; regout           ;
; |littleProc|UP:inst4|Bus1[10]~27                                                                                       ; |littleProc|UP:inst4|Bus1[10]~27                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[10]~28                                                                                       ; |littleProc|UP:inst4|Bus1[10]~28                                                                                       ; combout          ;
; |littleProc|UP:inst4|Bus1[10]~29                                                                                       ; |littleProc|UP:inst4|Bus1[10]~29                                                                                       ; combout          ;
; |littleProc|UP:inst4|reg:ACC|state[10]                                                                                 ; |littleProc|UP:inst4|reg:ACC|state[10]                                                                                 ; regout           ;
; |littleProc|UP:inst4|reg:ACC|state[9]                                                                                  ; |littleProc|UP:inst4|reg:ACC|state[9]                                                                                  ; regout           ;
; |littleProc|UP:inst4|ALU:ALU|C[5]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[5]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[6]                                                                                      ; |littleProc|UP:inst4|ALU:ALU|C[6]                                                                                      ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|C[10]                                                                                     ; |littleProc|UP:inst4|ALU:ALU|C[10]                                                                                     ; combout          ;
; |littleProc|UP:inst4|ALU:ALU|Mux0~0                                                                                    ; |littleProc|UP:inst4|ALU:ALU|Mux0~0                                                                                    ; combout          ;
; |littleProc|_MARout                                                                                                    ; |littleProc|_MARout                                                                                                    ; combout          ;
; |littleProc|UC:uc|_jumpAddress[0]                                                                                      ; |littleProc|UC:uc|_jumpAddress[0]                                                                                      ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[6]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[6]                                                                       ; combout          ;
; |littleProc|UC:uc|IRdecoder:inst1|initAddress[7]                                                                       ; |littleProc|UC:uc|IRdecoder:inst1|initAddress[7]                                                                       ; combout          ;
; |littleProc|UC:uc|_sel[0]                                                                                              ; |littleProc|UC:uc|_sel[0]                                                                                              ; combout          ;
; |littleProc|UC:uc|_sel[1]                                                                                              ; |littleProc|UC:uc|_sel[1]                                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[7]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[7]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[6]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[6]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[5]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[5]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[4]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[4]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[3]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[3]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[2]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[2]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[8]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[8]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[9]                                                                              ; |littleProc|UP:inst4|PC:inst|PCdataout[9]                                                                              ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[11]                                                                             ; |littleProc|UP:inst4|PC:inst|PCdataout[11]                                                                             ; combout          ;
; |littleProc|UP:inst4|PC:inst|PCdataout[10]                                                                             ; |littleProc|UP:inst4|PC:inst|PCdataout[10]                                                                             ; combout          ;
; |littleProc|asynResetn                                                                                                 ; |littleProc|asynResetn~corein                                                                                          ; combout          ;
; |littleProc|asynResetn~clkctrl                                                                                         ; |littleProc|asynResetn~clkctrl                                                                                         ; outclk           ;
; |littleProc|UP:inst4|reg:MDR|state[7]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[7]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[6]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[6]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[5]~feeder                                                                           ; |littleProc|UP:inst4|reg:MDR|state[5]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[11]~feeder                                                                          ; |littleProc|UP:inst4|reg:MDR|state[11]~feeder                                                                          ; combout          ;
; |littleProc|UP:inst4|reg:MDR|state[10]~feeder                                                                          ; |littleProc|UP:inst4|reg:MDR|state[10]~feeder                                                                          ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[7]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[7]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[5]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[5]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:MAR|state[6]~feeder                                                                           ; |littleProc|UP:inst4|reg:MAR|state[6]~feeder                                                                           ; combout          ;
; |littleProc|UP:inst4|reg:R1|state[10]~feeder                                                                           ; |littleProc|UP:inst4|reg:R1|state[10]~feeder                                                                           ; combout          ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 17 19:40:51 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RAM -c RAM
Info: Using vector source file "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.97 %
Info: Number of transitions in simulation is 3000
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Thu Dec 17 19:40:52 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


