#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142762a30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14275b320 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x142779300_0 .net "active", 0 0, v0x142777860_0;  1 drivers
v0x142779390_0 .var "clk", 0 0;
v0x142779420_0 .var "clk_enable", 0 0;
v0x1427794b0_0 .net "data_address", 31 0, L_0x14277ec20;  1 drivers
v0x142779540_0 .net "data_read", 0 0, v0x142778320_0;  1 drivers
v0x142779610_0 .var "data_readdata", 31 0;
v0x1427796a0_0 .net "data_write", 0 0, v0x142778450_0;  1 drivers
v0x142779750_0 .net "data_writedata", 31 0, v0x1427784f0_0;  1 drivers
v0x142779800_0 .net "instr_address", 31 0, L_0x14277fe70;  1 drivers
v0x142779930_0 .var "instr_readdata", 31 0;
v0x1427799c0_0 .net "register_v0", 31 0, v0x142779270_0;  1 drivers
v0x142779a50_0 .var "reset", 0 0;
S_0x1427626c0 .scope module, "dut" "mips_cpu_harvard" 3 68, 4 1 0, S_0x14275b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14277e0f0 .functor BUFZ 1, L_0x14277bd00, C4<0>, C4<0>, C4<0>;
L_0x14277e7e0 .functor BUFZ 32, L_0x14277e360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14277ec20 .functor BUFZ 32, v0x142771f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14277f4a0 .functor OR 1, L_0x14277f100, L_0x14277f3c0, C4<0>, C4<0>;
L_0x14277fc90 .functor OR 1, L_0x14277fa20, L_0x14277f840, C4<0>, C4<0>;
L_0x14277fd80 .functor AND 1, L_0x14277f700, L_0x14277fc90, C4<1>, C4<1>;
L_0x14277fe70 .functor BUFZ 32, v0x1427752f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142776630_0 .net/2u *"_ivl_20", 15 0, L_0x138068208;  1 drivers
v0x1427766c0_0 .net *"_ivl_23", 15 0, L_0x14277e890;  1 drivers
L_0x138068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142776750_0 .net/2u *"_ivl_30", 31 0, L_0x138068298;  1 drivers
v0x1427767e0_0 .net *"_ivl_34", 31 0, L_0x14277efb0;  1 drivers
L_0x1380682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142776870_0 .net *"_ivl_37", 25 0, L_0x1380682e0;  1 drivers
L_0x138068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142776940_0 .net/2u *"_ivl_38", 31 0, L_0x138068328;  1 drivers
v0x1427769e0_0 .net *"_ivl_40", 0 0, L_0x14277f100;  1 drivers
v0x142776a80_0 .net *"_ivl_42", 31 0, L_0x14277f1e0;  1 drivers
L_0x138068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142776b30_0 .net *"_ivl_45", 25 0, L_0x138068370;  1 drivers
L_0x1380683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142776c40_0 .net/2u *"_ivl_46", 31 0, L_0x1380683b8;  1 drivers
v0x142776cf0_0 .net *"_ivl_48", 0 0, L_0x14277f3c0;  1 drivers
v0x142776d90_0 .net *"_ivl_52", 31 0, L_0x14277f590;  1 drivers
L_0x138068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142776e40_0 .net *"_ivl_55", 25 0, L_0x138068400;  1 drivers
L_0x138068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142776ef0_0 .net/2u *"_ivl_56", 31 0, L_0x138068448;  1 drivers
v0x142776fa0_0 .net *"_ivl_58", 0 0, L_0x14277f700;  1 drivers
v0x142777040_0 .net *"_ivl_60", 31 0, L_0x14277f7a0;  1 drivers
L_0x138068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427770f0_0 .net *"_ivl_63", 25 0, L_0x138068490;  1 drivers
L_0x1380684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x142777280_0 .net/2u *"_ivl_64", 31 0, L_0x1380684d8;  1 drivers
v0x142777310_0 .net *"_ivl_66", 0 0, L_0x14277fa20;  1 drivers
v0x1427773b0_0 .net *"_ivl_68", 31 0, L_0x14277fac0;  1 drivers
v0x142777460_0 .net *"_ivl_7", 4 0, L_0x14277dd30;  1 drivers
L_0x138068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142777510_0 .net *"_ivl_71", 25 0, L_0x138068520;  1 drivers
L_0x138068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x1427775c0_0 .net/2u *"_ivl_72", 31 0, L_0x138068568;  1 drivers
v0x142777670_0 .net *"_ivl_74", 0 0, L_0x14277f840;  1 drivers
v0x142777710_0 .net *"_ivl_77", 0 0, L_0x14277fc90;  1 drivers
v0x1427777b0_0 .net *"_ivl_9", 4 0, L_0x14277ddd0;  1 drivers
v0x142777860_0 .var "active", 0 0;
v0x142777900_0 .net "alu_control_out", 3 0, v0x142772390_0;  1 drivers
v0x1427779e0_0 .net "alu_fcode", 5 0, L_0x14277e700;  1 drivers
v0x142777a70_0 .net "alu_op", 1 0, L_0x14277d3a0;  1 drivers
v0x142777b00_0 .net "alu_op1", 31 0, L_0x14277e7e0;  1 drivers
v0x142777b90_0 .net "alu_op2", 31 0, L_0x14277eb20;  1 drivers
v0x142777c20_0 .net "alu_out", 31 0, v0x142771f40_0;  1 drivers
v0x1427771a0_0 .net "alu_src", 0 0, L_0x14277b630;  1 drivers
v0x142777eb0_0 .net "alu_z_flag", 0 0, L_0x14277ed50;  1 drivers
v0x142777f40_0 .net "branch", 0 0, L_0x14277cda0;  1 drivers
v0x142777ff0_0 .net "clk", 0 0, v0x142779390_0;  1 drivers
v0x1427780c0_0 .net "clk_enable", 0 0, v0x142779420_0;  1 drivers
v0x142778150_0 .net "curr_addr", 31 0, v0x1427752f0_0;  1 drivers
v0x142778200_0 .net "curr_addr_p4", 31 0, L_0x14277ee70;  1 drivers
v0x142778290_0 .net "data_address", 31 0, L_0x14277ec20;  alias, 1 drivers
v0x142778320_0 .var "data_read", 0 0;
v0x1427783b0_0 .net "data_readdata", 31 0, v0x142779610_0;  1 drivers
v0x142778450_0 .var "data_write", 0 0;
v0x1427784f0_0 .var "data_writedata", 31 0;
v0x1427785a0_0 .net "instr_address", 31 0, L_0x14277fe70;  alias, 1 drivers
v0x142778650_0 .net "instr_opcode", 5 0, L_0x14277a9a0;  1 drivers
v0x142778710_0 .net "instr_readdata", 31 0, v0x142779930_0;  1 drivers
v0x1427787b0_0 .net "j_type", 0 0, L_0x14277f4a0;  1 drivers
v0x142778850_0 .net "jr_type", 0 0, L_0x14277fd80;  1 drivers
v0x1427788f0_0 .net "mem_read", 0 0, L_0x14277c270;  1 drivers
v0x1427789a0_0 .net "mem_to_reg", 0 0, L_0x14277b8d0;  1 drivers
v0x142778a50_0 .net "mem_write", 0 0, L_0x14277c810;  1 drivers
v0x142778b00_0 .var "next_instr_addr", 31 0;
v0x142778b90_0 .net "offset", 31 0, L_0x14277ea80;  1 drivers
v0x142778c30_0 .net "reg_a_read_data", 31 0, L_0x14277e360;  1 drivers
v0x142778cf0_0 .net "reg_a_read_index", 4 0, L_0x14277dc10;  1 drivers
v0x142778da0_0 .net "reg_b_read_data", 31 0, L_0x14277e610;  1 drivers
v0x142778e50_0 .net "reg_b_read_index", 4 0, L_0x14277d710;  1 drivers
v0x142778f00_0 .net "reg_dst", 0 0, L_0x14277b1a0;  1 drivers
v0x142778fb0_0 .net "reg_write", 0 0, L_0x14277bd00;  1 drivers
v0x142779060_0 .net "reg_write_data", 31 0, L_0x14277df90;  1 drivers
v0x142779110_0 .net "reg_write_enable", 0 0, L_0x14277e0f0;  1 drivers
v0x1427791c0_0 .net "reg_write_index", 4 0, L_0x14277de70;  1 drivers
v0x142779270_0 .var "register_v0", 31 0;
v0x142777cb0_0 .net "reset", 0 0, v0x142779a50_0;  1 drivers
E_0x14275d7e0/0 .event edge, v0x142774890_0, v0x142772030_0, v0x142778200_0, v0x142778b90_0;
E_0x14275d7e0/1 .event edge, v0x1427787b0_0, v0x142778710_0, v0x142778850_0, v0x142775e00_0;
E_0x14275d7e0 .event/or E_0x14275d7e0/0, E_0x14275d7e0/1;
L_0x14277a9a0 .part v0x142779930_0, 26, 6;
L_0x14277dc10 .part v0x142779930_0, 21, 5;
L_0x14277d710 .part v0x142779930_0, 16, 5;
L_0x14277dd30 .part v0x142779930_0, 11, 5;
L_0x14277ddd0 .part v0x142779930_0, 16, 5;
L_0x14277de70 .functor MUXZ 5, L_0x14277ddd0, L_0x14277dd30, L_0x14277b1a0, C4<>;
L_0x14277df90 .functor MUXZ 32, v0x142771f40_0, v0x142779610_0, L_0x14277b8d0, C4<>;
L_0x14277e700 .part v0x142779930_0, 0, 6;
L_0x14277e890 .part v0x142779930_0, 0, 16;
L_0x14277ea80 .concat [ 16 16 0 0], L_0x14277e890, L_0x138068208;
L_0x14277eb20 .functor MUXZ 32, L_0x14277e610, L_0x14277ea80, L_0x14277b630, C4<>;
L_0x14277ee70 .arith/sum 32, v0x1427752f0_0, L_0x138068298;
L_0x14277efb0 .concat [ 6 26 0 0], L_0x14277a9a0, L_0x1380682e0;
L_0x14277f100 .cmp/eq 32, L_0x14277efb0, L_0x138068328;
L_0x14277f1e0 .concat [ 6 26 0 0], L_0x14277a9a0, L_0x138068370;
L_0x14277f3c0 .cmp/eq 32, L_0x14277f1e0, L_0x1380683b8;
L_0x14277f590 .concat [ 6 26 0 0], L_0x14277a9a0, L_0x138068400;
L_0x14277f700 .cmp/eq 32, L_0x14277f590, L_0x138068448;
L_0x14277f7a0 .concat [ 6 26 0 0], L_0x14277e700, L_0x138068490;
L_0x14277fa20 .cmp/eq 32, L_0x14277f7a0, L_0x1380684d8;
L_0x14277fac0 .concat [ 6 26 0 0], L_0x14277e700, L_0x138068520;
L_0x14277f840 .cmp/eq 32, L_0x14277fac0, L_0x138068568;
S_0x14275f5d0 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x1427626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142710120_0 .net/2u *"_ivl_0", 31 0, L_0x138068250;  1 drivers
v0x142771d20_0 .net "control", 3 0, v0x142772390_0;  alias, 1 drivers
v0x142771dd0_0 .net "op1", 31 0, L_0x14277e7e0;  alias, 1 drivers
v0x142771e90_0 .net "op2", 31 0, L_0x14277eb20;  alias, 1 drivers
v0x142771f40_0 .var "result", 31 0;
v0x142772030_0 .net "z_flag", 0 0, L_0x14277ed50;  alias, 1 drivers
E_0x14275b160 .event edge, v0x142771e90_0, v0x142771dd0_0, v0x142771d20_0;
L_0x14277ed50 .cmp/eq 32, v0x142771f40_0, L_0x138068250;
S_0x142772150 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x1427626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x142772390_0 .var "alu_control_out", 3 0;
v0x142772450_0 .net "alu_fcode", 5 0, L_0x14277e700;  alias, 1 drivers
v0x1427724f0_0 .net "alu_opcode", 1 0, L_0x14277d3a0;  alias, 1 drivers
E_0x142772360 .event edge, v0x1427724f0_0, v0x142772450_0;
S_0x142772600 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x1427626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14277b1a0 .functor AND 1, L_0x14277abf0, L_0x14277b0c0, C4<1>, C4<1>;
L_0x14277b3b0 .functor AND 1, L_0x14277b2d0, L_0x14277ad10, C4<1>, C4<1>;
L_0x14277b460 .functor AND 1, L_0x14277b3b0, L_0x14277ae70, C4<1>, C4<1>;
L_0x14277b630 .functor AND 1, L_0x14277b460, L_0x14277b550, C4<1>, C4<1>;
L_0x14277b8d0 .functor AND 1, L_0x14277b760, L_0x14277ad10, C4<1>, C4<1>;
L_0x14277b9c0 .functor AND 1, L_0x14277abf0, L_0x14277ad10, C4<1>, C4<1>;
L_0x14277bad0 .functor AND 1, L_0x14277b9c0, L_0x14277ba30, C4<1>, C4<1>;
L_0x14277bd00 .functor AND 1, L_0x14277bad0, L_0x14277bc00, C4<1>, C4<1>;
L_0x14277be90 .functor AND 1, L_0x14277bdf0, L_0x14277ad10, C4<1>, C4<1>;
L_0x14277c0e0 .functor AND 1, L_0x14277be90, L_0x14277bf50, C4<1>, C4<1>;
L_0x14277c270 .functor AND 1, L_0x14277c0e0, L_0x14277c150, C4<1>, C4<1>;
L_0x14277c070 .functor AND 1, L_0x14277c3c0, L_0x14277c4e0, C4<1>, C4<1>;
L_0x14277c5c0 .functor AND 1, L_0x14277c070, L_0x14277ae70, C4<1>, C4<1>;
L_0x14277c810 .functor AND 1, L_0x14277c5c0, L_0x14277c6e0, C4<1>, C4<1>;
L_0x14277b940 .functor AND 1, L_0x14277c880, L_0x14277ca20, C4<1>, C4<1>;
L_0x14277c670 .functor AND 1, L_0x14277b940, L_0x14277cc60, C4<1>, C4<1>;
L_0x14277cda0 .functor AND 1, L_0x14277c670, L_0x14277afb0, C4<1>, C4<1>;
L_0x14277cfe0 .functor AND 1, L_0x14277abf0, L_0x14277ce90, C4<1>, C4<1>;
L_0x14277d0f0 .functor AND 1, L_0x14277cfe0, L_0x14277d050, C4<1>, C4<1>;
L_0x14277c780 .functor AND 1, L_0x14277d0f0, L_0x14277d240, C4<1>, C4<1>;
L_0x14277d2e0 .functor AND 1, L_0x14277d480, L_0x14277d5f0, C4<1>, C4<1>;
L_0x14277bff0 .functor AND 1, L_0x14277d2e0, L_0x14277d1a0, C4<1>, C4<1>;
L_0x14277d9a0 .functor AND 1, L_0x14277bff0, L_0x14277afb0, C4<1>, C4<1>;
v0x142772900_0 .net *"_ivl_0", 31 0, L_0x14277aac0;  1 drivers
v0x1427729b0_0 .net *"_ivl_102", 0 0, L_0x14277d480;  1 drivers
v0x142772a50_0 .net *"_ivl_104", 0 0, L_0x14277d5f0;  1 drivers
v0x142772b00_0 .net *"_ivl_106", 0 0, L_0x14277d2e0;  1 drivers
v0x142772ba0_0 .net *"_ivl_108", 0 0, L_0x14277d1a0;  1 drivers
v0x142772c80_0 .net *"_ivl_110", 0 0, L_0x14277bff0;  1 drivers
v0x142772d20_0 .net *"_ivl_112", 0 0, L_0x14277d9a0;  1 drivers
L_0x1380680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x142772dc0_0 .net/2u *"_ivl_12", 5 0, L_0x1380680e8;  1 drivers
L_0x138068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x142772e70_0 .net/2u *"_ivl_16", 5 0, L_0x138068130;  1 drivers
v0x142772f80_0 .net *"_ivl_21", 0 0, L_0x14277b0c0;  1 drivers
v0x142773020_0 .net *"_ivl_25", 0 0, L_0x14277b2d0;  1 drivers
v0x1427730c0_0 .net *"_ivl_27", 0 0, L_0x14277b3b0;  1 drivers
v0x142773160_0 .net *"_ivl_29", 0 0, L_0x14277b460;  1 drivers
L_0x138068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142773200_0 .net *"_ivl_3", 25 0, L_0x138068010;  1 drivers
v0x1427732b0_0 .net *"_ivl_31", 0 0, L_0x14277b550;  1 drivers
v0x142773350_0 .net *"_ivl_35", 0 0, L_0x14277b760;  1 drivers
v0x1427733f0_0 .net *"_ivl_39", 0 0, L_0x14277b9c0;  1 drivers
L_0x138068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142773580_0 .net/2u *"_ivl_4", 31 0, L_0x138068058;  1 drivers
v0x142773610_0 .net *"_ivl_41", 0 0, L_0x14277ba30;  1 drivers
v0x1427736a0_0 .net *"_ivl_43", 0 0, L_0x14277bad0;  1 drivers
v0x142773740_0 .net *"_ivl_45", 0 0, L_0x14277bc00;  1 drivers
v0x1427737e0_0 .net *"_ivl_49", 0 0, L_0x14277bdf0;  1 drivers
v0x142773880_0 .net *"_ivl_51", 0 0, L_0x14277be90;  1 drivers
v0x142773920_0 .net *"_ivl_53", 0 0, L_0x14277bf50;  1 drivers
v0x1427739c0_0 .net *"_ivl_55", 0 0, L_0x14277c0e0;  1 drivers
v0x142773a60_0 .net *"_ivl_57", 0 0, L_0x14277c150;  1 drivers
v0x142773b00_0 .net *"_ivl_61", 0 0, L_0x14277c3c0;  1 drivers
v0x142773ba0_0 .net *"_ivl_63", 0 0, L_0x14277c4e0;  1 drivers
v0x142773c40_0 .net *"_ivl_65", 0 0, L_0x14277c070;  1 drivers
v0x142773ce0_0 .net *"_ivl_67", 0 0, L_0x14277c5c0;  1 drivers
v0x142773d80_0 .net *"_ivl_69", 0 0, L_0x14277c6e0;  1 drivers
v0x142773e20_0 .net *"_ivl_73", 0 0, L_0x14277c880;  1 drivers
v0x142773ec0_0 .net *"_ivl_75", 0 0, L_0x14277ca20;  1 drivers
v0x142773490_0 .net *"_ivl_77", 0 0, L_0x14277b940;  1 drivers
v0x142774150_0 .net *"_ivl_79", 0 0, L_0x14277cc60;  1 drivers
L_0x1380680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1427741e0_0 .net/2u *"_ivl_8", 5 0, L_0x1380680a0;  1 drivers
v0x142774270_0 .net *"_ivl_81", 0 0, L_0x14277c670;  1 drivers
v0x142774300_0 .net *"_ivl_87", 0 0, L_0x14277ce90;  1 drivers
v0x142774390_0 .net *"_ivl_89", 0 0, L_0x14277cfe0;  1 drivers
v0x142774430_0 .net *"_ivl_91", 0 0, L_0x14277d050;  1 drivers
v0x1427744d0_0 .net *"_ivl_93", 0 0, L_0x14277d0f0;  1 drivers
v0x142774570_0 .net *"_ivl_95", 0 0, L_0x14277d240;  1 drivers
v0x142774610_0 .net *"_ivl_97", 0 0, L_0x14277c780;  1 drivers
v0x1427746b0_0 .net "alu_op", 1 0, L_0x14277d3a0;  alias, 1 drivers
v0x142774770_0 .net "alu_src", 0 0, L_0x14277b630;  alias, 1 drivers
v0x142774800_0 .net "beq", 0 0, L_0x14277afb0;  1 drivers
v0x142774890_0 .net "branch", 0 0, L_0x14277cda0;  alias, 1 drivers
v0x142774920_0 .net "instr_opcode", 5 0, L_0x14277a9a0;  alias, 1 drivers
v0x1427749b0_0 .var "jump", 0 0;
v0x142774a40_0 .net "lw", 0 0, L_0x14277ad10;  1 drivers
v0x142774ad0_0 .net "mem_read", 0 0, L_0x14277c270;  alias, 1 drivers
v0x142774b60_0 .net "mem_to_reg", 0 0, L_0x14277b8d0;  alias, 1 drivers
v0x142774bf0_0 .net "mem_write", 0 0, L_0x14277c810;  alias, 1 drivers
v0x142774c90_0 .net "r_format", 0 0, L_0x14277abf0;  1 drivers
v0x142774d30_0 .net "reg_dst", 0 0, L_0x14277b1a0;  alias, 1 drivers
v0x142774dd0_0 .net "reg_write", 0 0, L_0x14277bd00;  alias, 1 drivers
v0x142774e70_0 .net "sw", 0 0, L_0x14277ae70;  1 drivers
L_0x14277aac0 .concat [ 6 26 0 0], L_0x14277a9a0, L_0x138068010;
L_0x14277abf0 .cmp/eq 32, L_0x14277aac0, L_0x138068058;
L_0x14277ad10 .cmp/eq 6, L_0x14277a9a0, L_0x1380680a0;
L_0x14277ae70 .cmp/eq 6, L_0x14277a9a0, L_0x1380680e8;
L_0x14277afb0 .cmp/eq 6, L_0x14277a9a0, L_0x138068130;
L_0x14277b0c0 .reduce/nor L_0x14277ad10;
L_0x14277b2d0 .reduce/nor L_0x14277abf0;
L_0x14277b550 .reduce/nor L_0x14277afb0;
L_0x14277b760 .reduce/nor L_0x14277abf0;
L_0x14277ba30 .reduce/nor L_0x14277ae70;
L_0x14277bc00 .reduce/nor L_0x14277afb0;
L_0x14277bdf0 .reduce/nor L_0x14277abf0;
L_0x14277bf50 .reduce/nor L_0x14277ae70;
L_0x14277c150 .reduce/nor L_0x14277afb0;
L_0x14277c3c0 .reduce/nor L_0x14277abf0;
L_0x14277c4e0 .reduce/nor L_0x14277ad10;
L_0x14277c6e0 .reduce/nor L_0x14277afb0;
L_0x14277c880 .reduce/nor L_0x14277abf0;
L_0x14277ca20 .reduce/nor L_0x14277ad10;
L_0x14277cc60 .reduce/nor L_0x14277ae70;
L_0x14277ce90 .reduce/nor L_0x14277ad10;
L_0x14277d050 .reduce/nor L_0x14277ae70;
L_0x14277d240 .reduce/nor L_0x14277afb0;
L_0x14277d3a0 .concat8 [ 1 1 0 0], L_0x14277d9a0, L_0x14277c780;
L_0x14277d480 .reduce/nor L_0x14277abf0;
L_0x14277d5f0 .reduce/nor L_0x14277ad10;
L_0x14277d1a0 .reduce/nor L_0x14277ae70;
S_0x142775000 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x1427626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x142775240_0 .net "clk", 0 0, v0x142779390_0;  alias, 1 drivers
v0x1427752f0_0 .var "curr_addr", 31 0;
v0x1427753a0_0 .net "next_addr", 31 0, v0x142778b00_0;  1 drivers
v0x142775460_0 .net "reset", 0 0, v0x142779a50_0;  alias, 1 drivers
E_0x1427751f0 .event posedge, v0x142775240_0;
S_0x142775560 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x1427626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x14277e360 .functor BUFZ 32, L_0x14277e1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14277e610 .functor BUFZ 32, L_0x14277e450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1427758a0_0 .net *"_ivl_0", 31 0, L_0x14277e1a0;  1 drivers
v0x142775940_0 .net *"_ivl_10", 6 0, L_0x14277e4f0;  1 drivers
L_0x1380681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1427759e0_0 .net *"_ivl_13", 1 0, L_0x1380681c0;  1 drivers
v0x142775a90_0 .net *"_ivl_2", 6 0, L_0x14277e240;  1 drivers
L_0x138068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142775b40_0 .net *"_ivl_5", 1 0, L_0x138068178;  1 drivers
v0x142775c30_0 .net *"_ivl_8", 31 0, L_0x14277e450;  1 drivers
v0x142775ce0_0 .net "r_clk", 0 0, v0x142779390_0;  alias, 1 drivers
v0x142775d70_0 .net "r_clk_enable", 0 0, v0x142779420_0;  alias, 1 drivers
v0x142775e00_0 .net "read_data1", 31 0, L_0x14277e360;  alias, 1 drivers
v0x142775f30_0 .net "read_data2", 31 0, L_0x14277e610;  alias, 1 drivers
v0x142775fe0_0 .net "read_reg1", 4 0, L_0x14277dc10;  alias, 1 drivers
v0x142776090_0 .net "read_reg2", 4 0, L_0x14277d710;  alias, 1 drivers
v0x142776140 .array "registers", 0 31, 31 0;
v0x1427761e0_0 .net "reset", 0 0, v0x142779a50_0;  alias, 1 drivers
v0x142776290_0 .net "write_control", 0 0, L_0x14277e0f0;  alias, 1 drivers
v0x142776320_0 .net "write_data", 31 0, L_0x14277df90;  alias, 1 drivers
v0x1427763b0_0 .net "write_reg", 4 0, L_0x14277de70;  alias, 1 drivers
L_0x14277e1a0 .array/port v0x142776140, L_0x14277e240;
L_0x14277e240 .concat [ 5 2 0 0], L_0x14277dc10, L_0x138068178;
L_0x14277e450 .array/port v0x142776140, L_0x14277e4f0;
L_0x14277e4f0 .concat [ 5 2 0 0], L_0x14277d710, L_0x1380681c0;
S_0x14275a240 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x142780000 .functor BUFZ 32, L_0x14277ff60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142779b10_0 .net *"_ivl_0", 31 0, L_0x14277ff60;  1 drivers
o0x138031f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x142779bb0_0 .net "clk", 0 0, o0x138031f30;  0 drivers
o0x138031f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142779c50_0 .net "data_address", 31 0, o0x138031f60;  0 drivers
o0x138031f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x142779d10_0 .net "data_read", 0 0, o0x138031f90;  0 drivers
v0x142779db0_0 .net "data_readdata", 31 0, L_0x142780000;  1 drivers
o0x138031ff0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142779ea0_0 .net "data_write", 0 0, o0x138031ff0;  0 drivers
o0x138032020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142779f40_0 .net "data_writedata", 31 0, o0x138032020;  0 drivers
v0x142779ff0_0 .var/i "i", 31 0;
v0x14277a0a0 .array "ram", 0 65535, 31 0;
E_0x142779ae0 .event posedge, v0x142779bb0_0;
L_0x14277ff60 .array/port v0x14277a0a0, o0x138031f60;
S_0x14274c810 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14273f880 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x142780350 .functor BUFZ 32, L_0x1427800b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14277a480_0 .net *"_ivl_0", 31 0, L_0x1427800b0;  1 drivers
v0x14277a540_0 .net *"_ivl_3", 29 0, L_0x142780150;  1 drivers
v0x14277a5e0_0 .net *"_ivl_4", 31 0, L_0x1427801f0;  1 drivers
L_0x1380685b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14277a680_0 .net *"_ivl_7", 1 0, L_0x1380685b0;  1 drivers
o0x138032290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14277a730_0 .net "instr_address", 31 0, o0x138032290;  0 drivers
v0x14277a820_0 .net "instr_readdata", 31 0, L_0x142780350;  1 drivers
v0x14277a8d0 .array "memory1", 0 1073741823, 31 0;
L_0x1427800b0 .array/port v0x14277a8d0, L_0x1427801f0;
L_0x142780150 .part o0x138032290, 0, 30;
L_0x1427801f0 .concat [ 30 2 0 0], L_0x142780150, L_0x1380685b0;
S_0x14277a230 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x14274c810;
 .timescale 0 0;
v0x14277a3f0_0 .var/i "i", 31 0;
    .scope S_0x142775560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142776140, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x142775560;
T_1 ;
    %wait E_0x1427751f0;
    %load/vec4 v0x1427761e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x142775d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x142776290_0;
    %load/vec4 v0x1427763b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x142776320_0;
    %load/vec4 v0x1427763b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142776140, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x142772150;
T_2 ;
    %wait E_0x142772360;
    %load/vec4 v0x1427724f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1427724f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1427724f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x142772450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x142772390_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14275f5d0;
T_3 ;
    %wait E_0x14275b160;
    %load/vec4 v0x142771d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %and;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %or;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %add;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %sub;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x142771dd0_0;
    %load/vec4 v0x142771e90_0;
    %or;
    %inv;
    %assign/vec4 v0x142771f40_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x142775000;
T_4 ;
    %wait E_0x1427751f0;
    %load/vec4 v0x142775460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1427752f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1427753a0_0;
    %assign/vec4 v0x1427752f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1427626c0;
T_5 ;
    %wait E_0x14275d7e0;
    %load/vec4 v0x142777f40_0;
    %load/vec4 v0x142777eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x142778200_0;
    %load/vec4 v0x142778b90_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142778b00_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1427787b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x142778200_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142778710_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142778b00_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x142778850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x142778c30_0;
    %store/vec4 v0x142778b00_0, 0, 32;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14275b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142779390_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x142779390_0;
    %inv;
    %store/vec4 v0x142779390_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14275b320;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142779a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142779a50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142779a50_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x142779800_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_7.1 ;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x142779930_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x142779610_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 8388616, 0, 32;
    %store/vec4 v0x142779930_0, 0, 32;
    %vpi_call/w 3 61 "$display", v0x142779800_0 {0 0 0};
    %vpi_call/w 3 62 "$display", v0x1427799c0_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "succ" {0 0 0};
    %vpi_call/w 3 65 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14275a240;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142779ff0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x142779ff0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x142779ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14277a0a0, 0, 4;
    %load/vec4 v0x142779ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142779ff0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x14275a240;
T_9 ;
    %wait E_0x142779ae0;
    %load/vec4 v0x142779ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142779f40_0;
    %ix/getv 3, v0x142779c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14277a0a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14274c810;
T_10 ;
    %fork t_1, S_0x14277a230;
    %jmp t_0;
    .scope S_0x14277a230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14277a3f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x14277a3f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14277a3f0_0;
    %store/vec4a v0x14277a8d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14277a3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14277a3f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14277a8d0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14277a8d0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14277a8d0, 4, 0;
    %end;
    .scope S_0x14274c810;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
