<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_pwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_pwr.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of PWR LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__pwr_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga68a17eea64f1f4568b87f4b2c39b873b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga68a17eea64f1f4568b87f4b2c39b873b">LL_PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a></td></tr>
<tr class="separator:ga68a17eea64f1f4568b87f4b2c39b873b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e080e8a3a860a28a53750e34de5c199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga5e080e8a3a860a28a53750e34de5c199">LL_PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a></td></tr>
<tr class="separator:ga5e080e8a3a860a28a53750e34de5c199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef586c359e137f61cb80f634c7c5bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___g_e_t___f_l_a_g.html#ga3ef586c359e137f61cb80f634c7c5bfc">LL_PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a></td></tr>
<tr class="separator:ga3ef586c359e137f61cb80f634c7c5bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8186ec7c9ac6596a34622d379a407189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___g_e_t___f_l_a_g.html#ga8186ec7c9ac6596a34622d379a407189">LL_PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a></td></tr>
<tr class="separator:ga8186ec7c9ac6596a34622d379a407189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb01f00e4a6981b2fd1fa803b9a2ebb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___g_e_t___f_l_a_g.html#gadb01f00e4a6981b2fd1fa803b9a2ebb6">LL_PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a></td></tr>
<tr class="separator:gadb01f00e4a6981b2fd1fa803b9a2ebb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff00545fb190ff455abc346d24a4b39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___g_e_t___f_l_a_g.html#gaff00545fb190ff455abc346d24a4b39c">LL_PWR_CSR_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a></td></tr>
<tr class="separator:gaff00545fb190ff455abc346d24a4b39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a920723f1209af876316dc519d1b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___g_e_t___f_l_a_g.html#ga98a920723f1209af876316dc519d1b8a">LL_PWR_CSR_EWUP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a></td></tr>
<tr class="separator:ga98a920723f1209af876316dc519d1b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0458300d225d53c860c3fb85e536bbe5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_PWR_REGU_VOLTAGE_SCALE3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>)</td></tr>
<tr class="separator:ga0458300d225d53c860c3fb85e536bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3d680633faf3f5deb87869b8996ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_PWR_REGU_VOLTAGE_SCALE2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>)</td></tr>
<tr class="separator:ga50e3d680633faf3f5deb87869b8996ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698039bef14f3ec48f1a7710edda446b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_PWR_REGU_VOLTAGE_SCALE1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>) /* The SCALE1 is not available for STM32F401xx devices */</td></tr>
<tr class="separator:ga698039bef14f3ec48f1a7710edda446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580d9c37c422dc9524b25c03b654f5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___m_o_d_e___p_w_r.html#ga580d9c37c422dc9524b25c03b654f5de">LL_PWR_MODE_STOP_MAINREGU</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga580d9c37c422dc9524b25c03b654f5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c83a23f43e6a9bbf8cc79e36b4c333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___m_o_d_e___p_w_r.html#gaf6c83a23f43e6a9bbf8cc79e36b4c333">LL_PWR_MODE_STOP_LPREGU</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>)</td></tr>
<tr class="separator:gaf6c83a23f43e6a9bbf8cc79e36b4c333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2887ebb9b186a89b671409d3dee52244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___m_o_d_e___p_w_r.html#ga2887ebb9b186a89b671409d3dee52244">LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>)</td></tr>
<tr class="separator:ga2887ebb9b186a89b671409d3dee52244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac313d324832e3fc26463b9ed14a77c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___m_o_d_e___p_w_r.html#gac313d324832e3fc26463b9ed14a77c61">LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>)</td></tr>
<tr class="separator:gac313d324832e3fc26463b9ed14a77c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a1859c212d8049bb19ccd8b309ff71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___m_o_d_e___p_w_r.html#ga00a1859c212d8049bb19ccd8b309ff71">LL_PWR_MODE_STANDBY</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>)</td></tr>
<tr class="separator:ga00a1859c212d8049bb19ccd8b309ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7fb944bc27b8846dcea848a7871317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___r_e_g_u___m_o_d_e___d_s___m_o_d_e.html#ga8e7fb944bc27b8846dcea848a7871317">LL_PWR_REGU_DSMODE_MAIN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8e7fb944bc27b8846dcea848a7871317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cd3370a988c8b9fe5ef7871c78b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___r_e_g_u___m_o_d_e___d_s___m_o_d_e.html#gac8cd3370a988c8b9fe5ef7871c78b5ba">LL_PWR_REGU_DSMODE_LOW_POWER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>)</td></tr>
<tr class="separator:gac8cd3370a988c8b9fe5ef7871c78b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dc575ec7b3590f34e8ae4dc0455a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#gab6dc575ec7b3590f34e8ae4dc0455a6c">LL_PWR_PVDLEVEL_0</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>)</td></tr>
<tr class="separator:gab6dc575ec7b3590f34e8ae4dc0455a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd182136d30880a3d3c5076d93ffb41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#gadd182136d30880a3d3c5076d93ffb41e">LL_PWR_PVDLEVEL_1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>)</td></tr>
<tr class="separator:gadd182136d30880a3d3c5076d93ffb41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaceb7f2715599facb45e15ab0e8c7d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#gaaceb7f2715599facb45e15ab0e8c7d2d">LL_PWR_PVDLEVEL_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>)</td></tr>
<tr class="separator:gaaceb7f2715599facb45e15ab0e8c7d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60323168821b76ece134950a964258b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#ga60323168821b76ece134950a964258b8">LL_PWR_PVDLEVEL_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>)</td></tr>
<tr class="separator:ga60323168821b76ece134950a964258b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f64d387b35fa26e4796e8b7a60061d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#ga61f64d387b35fa26e4796e8b7a60061d">LL_PWR_PVDLEVEL_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>)</td></tr>
<tr class="separator:ga61f64d387b35fa26e4796e8b7a60061d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7047e4c3c8881e95c9567e040d2e2659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#ga7047e4c3c8881e95c9567e040d2e2659">LL_PWR_PVDLEVEL_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>)</td></tr>
<tr class="separator:ga7047e4c3c8881e95c9567e040d2e2659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212bc69f6ded4e10c07157a2f0c9dc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#ga212bc69f6ded4e10c07157a2f0c9dc8f">LL_PWR_PVDLEVEL_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>)</td></tr>
<tr class="separator:ga212bc69f6ded4e10c07157a2f0c9dc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3efdcd7053d22a234bc54827c3cdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___p_v_d_l_e_v_e_l.html#gaea3efdcd7053d22a234bc54827c3cdf2">LL_PWR_PVDLEVEL_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>)</td></tr>
<tr class="separator:gaea3efdcd7053d22a234bc54827c3cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fc89df8952cd9f6b5832652b1c09b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_c___w_a_k_e_u_p___p_i_n.html#ga02fc89df8952cd9f6b5832652b1c09b1">LL_PWR_WAKEUP_PIN1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>)</td></tr>
<tr class="separator:ga02fc89df8952cd9f6b5832652b1c09b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb3767f019a5e0acfe57a28f3c0fb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga4cb3767f019a5e0acfe57a28f3c0fb7f">LL_PWR_WriteReg</a>(__REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(PWR-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:ga4cb3767f019a5e0acfe57a28f3c0fb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in PWR register.  <a href="group___p_w_r___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga4cb3767f019a5e0acfe57a28f3c0fb7f">More...</a><br /></td></tr>
<tr class="separator:ga4cb3767f019a5e0acfe57a28f3c0fb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ec4353eb79e8c5e758e7fe3c74405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga08ec4353eb79e8c5e758e7fe3c74405c">LL_PWR_ReadReg</a>(__REG__)&#160;&#160;&#160;READ_REG(PWR-&gt;__REG__)</td></tr>
<tr class="memdesc:ga08ec4353eb79e8c5e758e7fe3c74405c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in PWR register.  <a href="group___p_w_r___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga08ec4353eb79e8c5e758e7fe3c74405c">More...</a><br /></td></tr>
<tr class="separator:ga08ec4353eb79e8c5e758e7fe3c74405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaab06ae5a46847295d471b23001c6930d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaab06ae5a46847295d471b23001c6930d">LL_PWR_EnableMainRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:gaab06ae5a46847295d471b23001c6930d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Main Regulator low voltage Mode @rmtoll CR MRLVDS LL_PWR_EnableMainRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaab06ae5a46847295d471b23001c6930d">More...</a><br /></td></tr>
<tr class="separator:gaab06ae5a46847295d471b23001c6930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c5bba51702c01a64d6df4ae13ec9b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga29c5bba51702c01a64d6df4ae13ec9b2">LL_PWR_DisableMainRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:ga29c5bba51702c01a64d6df4ae13ec9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Main Regulator low voltage Mode @rmtoll CR MRLVDS LL_PWR_DisableMainRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga29c5bba51702c01a64d6df4ae13ec9b2">More...</a><br /></td></tr>
<tr class="separator:ga29c5bba51702c01a64d6df4ae13ec9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96c39a48d6eccd61378d8b85e464b0b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf96c39a48d6eccd61378d8b85e464b0b">LL_PWR_IsEnabledMainRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:gaf96c39a48d6eccd61378d8b85e464b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Main Regulator low voltage Mode is enabled @rmtoll CR MRLVDS LL_PWR_IsEnabledMainRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf96c39a48d6eccd61378d8b85e464b0b">More...</a><br /></td></tr>
<tr class="separator:gaf96c39a48d6eccd61378d8b85e464b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ddfb09a413593329b549737014e4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga1e0ddfb09a413593329b549737014e4e">LL_PWR_EnableLowPowerRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:ga1e0ddfb09a413593329b549737014e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Power Regulator low voltage Mode @rmtoll CR LPLVDS LL_PWR_EnableLowPowerRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga1e0ddfb09a413593329b549737014e4e">More...</a><br /></td></tr>
<tr class="separator:ga1e0ddfb09a413593329b549737014e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d7ad1951334445668a04aaa19c94a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gad3d7ad1951334445668a04aaa19c94a8">LL_PWR_DisableLowPowerRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:gad3d7ad1951334445668a04aaa19c94a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Power Regulator low voltage Mode @rmtoll CR LPLVDS LL_PWR_DisableLowPowerRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gad3d7ad1951334445668a04aaa19c94a8">More...</a><br /></td></tr>
<tr class="separator:gad3d7ad1951334445668a04aaa19c94a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc0a94d084493e1c48ee529f2150ab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gabfc0a94d084493e1c48ee529f2150ab3">LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode</a> (void)</td></tr>
<tr class="memdesc:gabfc0a94d084493e1c48ee529f2150ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Low Power Regulator low voltage Mode is enabled @rmtoll CR LPLVDS LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gabfc0a94d084493e1c48ee529f2150ab3">More...</a><br /></td></tr>
<tr class="separator:gabfc0a94d084493e1c48ee529f2150ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaca167d25e86bcf02ff8ebfa0dfa36f8d">LL_PWR_SetRegulVoltageScaling</a> (uint32_t VoltageScaling)</td></tr>
<tr class="memdesc:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the main internal Regulator output voltage @rmtoll CR VOS LL_PWR_SetRegulVoltageScaling.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaca167d25e86bcf02ff8ebfa0dfa36f8d">More...</a><br /></td></tr>
<tr class="separator:gaca167d25e86bcf02ff8ebfa0dfa36f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ed844d4f691c88a1102453331ce470"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga36ed844d4f691c88a1102453331ce470">LL_PWR_GetRegulVoltageScaling</a> (void)</td></tr>
<tr class="memdesc:ga36ed844d4f691c88a1102453331ce470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the main internal Regulator output voltage @rmtoll CR VOS LL_PWR_GetRegulVoltageScaling.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga36ed844d4f691c88a1102453331ce470">More...</a><br /></td></tr>
<tr class="separator:ga36ed844d4f691c88a1102453331ce470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c54a5095ff100d218e3695be681669"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae3c54a5095ff100d218e3695be681669">LL_PWR_EnableFlashPowerDown</a> (void)</td></tr>
<tr class="memdesc:gae3c54a5095ff100d218e3695be681669"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Flash Power Down in Stop Mode @rmtoll CR FPDS LL_PWR_EnableFlashPowerDown.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae3c54a5095ff100d218e3695be681669">More...</a><br /></td></tr>
<tr class="separator:gae3c54a5095ff100d218e3695be681669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffd84b36a534a7b2d8867ce1f75533b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga6ffd84b36a534a7b2d8867ce1f75533b">LL_PWR_DisableFlashPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga6ffd84b36a534a7b2d8867ce1f75533b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Flash Power Down in Stop Mode @rmtoll CR FPDS LL_PWR_DisableFlashPowerDown.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga6ffd84b36a534a7b2d8867ce1f75533b">More...</a><br /></td></tr>
<tr class="separator:ga6ffd84b36a534a7b2d8867ce1f75533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999184310a7cf45666dd9c3a020c1207"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga999184310a7cf45666dd9c3a020c1207">LL_PWR_IsEnabledFlashPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga999184310a7cf45666dd9c3a020c1207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the Flash Power Down in Stop Mode is enabled @rmtoll CR FPDS LL_PWR_IsEnabledFlashPowerDown.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga999184310a7cf45666dd9c3a020c1207">More...</a><br /></td></tr>
<tr class="separator:ga999184310a7cf45666dd9c3a020c1207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cbf3eda55b076a29311084b030ff04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga86cbf3eda55b076a29311084b030ff04">LL_PWR_EnableBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga86cbf3eda55b076a29311084b030ff04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the backup domain @rmtoll CR DBP LL_PWR_EnableBkUpAccess.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga86cbf3eda55b076a29311084b030ff04">More...</a><br /></td></tr>
<tr class="separator:ga86cbf3eda55b076a29311084b030ff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511c064ce14b997ef8621c6cd9045a1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga511c064ce14b997ef8621c6cd9045a1c">LL_PWR_DisableBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga511c064ce14b997ef8621c6cd9045a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable access to the backup domain @rmtoll CR DBP LL_PWR_DisableBkUpAccess.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga511c064ce14b997ef8621c6cd9045a1c">More...</a><br /></td></tr>
<tr class="separator:ga511c064ce14b997ef8621c6cd9045a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga19e8ac53f8820ae7669e737eb217cbf6">LL_PWR_IsEnabledBkUpAccess</a> (void)</td></tr>
<tr class="memdesc:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the backup domain is enabled @rmtoll CR DBP LL_PWR_IsEnabledBkUpAccess.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga19e8ac53f8820ae7669e737eb217cbf6">More...</a><br /></td></tr>
<tr class="separator:ga19e8ac53f8820ae7669e737eb217cbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a697b64c418b982f79939361f3cdf61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga6a697b64c418b982f79939361f3cdf61">LL_PWR_EnableBkUpRegulator</a> (void)</td></tr>
<tr class="memdesc:ga6a697b64c418b982f79939361f3cdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the backup Regulator @rmtoll CSR BRE LL_PWR_EnableBkUpRegulator.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga6a697b64c418b982f79939361f3cdf61">More...</a><br /></td></tr>
<tr class="separator:ga6a697b64c418b982f79939361f3cdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60764318a2cf93dac4371ff8939fa824"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga60764318a2cf93dac4371ff8939fa824">LL_PWR_DisableBkUpRegulator</a> (void)</td></tr>
<tr class="memdesc:ga60764318a2cf93dac4371ff8939fa824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the backup Regulator @rmtoll CSR BRE LL_PWR_DisableBkUpRegulator.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga60764318a2cf93dac4371ff8939fa824">More...</a><br /></td></tr>
<tr class="separator:ga60764318a2cf93dac4371ff8939fa824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fa4d1adc0ca9b5069ecc5865320565"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga19fa4d1adc0ca9b5069ecc5865320565">LL_PWR_IsEnabledBkUpRegulator</a> (void)</td></tr>
<tr class="memdesc:ga19fa4d1adc0ca9b5069ecc5865320565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the backup Regulator is enabled @rmtoll CSR BRE LL_PWR_IsEnabledBkUpRegulator.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga19fa4d1adc0ca9b5069ecc5865320565">More...</a><br /></td></tr>
<tr class="separator:ga19fa4d1adc0ca9b5069ecc5865320565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33947ad693a5981d77f9df41d847ac17"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga33947ad693a5981d77f9df41d847ac17">LL_PWR_SetRegulModeDS</a> (uint32_t RegulMode)</td></tr>
<tr class="memdesc:ga33947ad693a5981d77f9df41d847ac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set voltage Regulator mode during deep sleep mode @rmtoll CR LPDS LL_PWR_SetRegulModeDS.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga33947ad693a5981d77f9df41d847ac17">More...</a><br /></td></tr>
<tr class="separator:ga33947ad693a5981d77f9df41d847ac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa967c71fb008587d5f13201032d33fd9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa967c71fb008587d5f13201032d33fd9">LL_PWR_GetRegulModeDS</a> (void)</td></tr>
<tr class="memdesc:gaa967c71fb008587d5f13201032d33fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get voltage Regulator mode during deep sleep mode @rmtoll CR LPDS LL_PWR_GetRegulModeDS.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa967c71fb008587d5f13201032d33fd9">More...</a><br /></td></tr>
<tr class="separator:gaa967c71fb008587d5f13201032d33fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed9d7795e6d1a04beffd19ef04c24f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga9ed9d7795e6d1a04beffd19ef04c24f4">LL_PWR_SetPowerMode</a> (uint32_t PDMode)</td></tr>
<tr class="memdesc:ga9ed9d7795e6d1a04beffd19ef04c24f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Power Down mode when CPU enters deepsleep @rmtoll CR PDDS LL_PWR_SetPowerMode<br  />
@rmtoll CR MRUDS LL_PWR_SetPowerMode<br  />
@rmtoll CR LPUDS LL_PWR_SetPowerMode<br  />
@rmtoll CR FPDS LL_PWR_SetPowerMode<br  />
@rmtoll CR MRLVDS LL_PWR_SetPowerMode<br  />
@rmtoll CR LPlVDS LL_PWR_SetPowerMode<br  />
@rmtoll CR FPDS LL_PWR_SetPowerMode<br  />
@rmtoll CR LPDS LL_PWR_SetPowerMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga9ed9d7795e6d1a04beffd19ef04c24f4">More...</a><br /></td></tr>
<tr class="separator:ga9ed9d7795e6d1a04beffd19ef04c24f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478e1dcd1e211b76c8e849843ae880b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga478e1dcd1e211b76c8e849843ae880b3">LL_PWR_GetPowerMode</a> (void)</td></tr>
<tr class="memdesc:ga478e1dcd1e211b76c8e849843ae880b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Power Down mode when CPU enters deepsleep @rmtoll CR PDDS LL_PWR_GetPowerMode<br  />
@rmtoll CR MRUDS LL_PWR_GetPowerMode<br  />
@rmtoll CR LPUDS LL_PWR_GetPowerMode<br  />
@rmtoll CR FPDS LL_PWR_GetPowerMode<br  />
@rmtoll CR MRLVDS LL_PWR_GetPowerMode<br  />
@rmtoll CR LPLVDS LL_PWR_GetPowerMode<br  />
@rmtoll CR FPDS LL_PWR_GetPowerMode<br  />
@rmtoll CR LPDS LL_PWR_GetPowerMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga478e1dcd1e211b76c8e849843ae880b3">More...</a><br /></td></tr>
<tr class="separator:ga478e1dcd1e211b76c8e849843ae880b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga0df6ed95e52f0004ad63cd3c30a8a7a5">LL_PWR_SetPVDLevel</a> (uint32_t PVDLevel)</td></tr>
<tr class="memdesc:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the voltage threshold detected by the Power Voltage Detector @rmtoll CR PLS LL_PWR_SetPVDLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga0df6ed95e52f0004ad63cd3c30a8a7a5">More...</a><br /></td></tr>
<tr class="separator:ga0df6ed95e52f0004ad63cd3c30a8a7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">LL_PWR_GetPVDLevel</a> (void)</td></tr>
<tr class="memdesc:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the voltage threshold detection @rmtoll CR PLS LL_PWR_GetPVDLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">More...</a><br /></td></tr>
<tr class="separator:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43379adf0201ef24f173044ba733179e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga43379adf0201ef24f173044ba733179e">LL_PWR_EnablePVD</a> (void)</td></tr>
<tr class="memdesc:ga43379adf0201ef24f173044ba733179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Power Voltage Detector @rmtoll CR PVDE LL_PWR_EnablePVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga43379adf0201ef24f173044ba733179e">More...</a><br /></td></tr>
<tr class="separator:ga43379adf0201ef24f173044ba733179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">LL_PWR_DisablePVD</a> (void)</td></tr>
<tr class="memdesc:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Power Voltage Detector @rmtoll CR PVDE LL_PWR_DisablePVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">More...</a><br /></td></tr>
<tr class="separator:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b334c62331b206689d9e800152b455"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae9b334c62331b206689d9e800152b455">LL_PWR_IsEnabledPVD</a> (void)</td></tr>
<tr class="memdesc:gae9b334c62331b206689d9e800152b455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Power Voltage Detector is enabled @rmtoll CR PVDE LL_PWR_IsEnabledPVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae9b334c62331b206689d9e800152b455">More...</a><br /></td></tr>
<tr class="separator:gae9b334c62331b206689d9e800152b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf6be28dfed1944b1c8a63a443a0ddf61">LL_PWR_EnableWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the WakeUp PINx functionality @rmtoll CSR EWUP LL_PWR_EnableWakeUpPin<br  />
@rmtoll CSR EWUP1 LL_PWR_EnableWakeUpPin<br  />
@rmtoll CSR EWUP2 LL_PWR_EnableWakeUpPin<br  />
@rmtoll CSR EWUP3 LL_PWR_EnableWakeUpPin.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf6be28dfed1944b1c8a63a443a0ddf61">More...</a><br /></td></tr>
<tr class="separator:gaf6be28dfed1944b1c8a63a443a0ddf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48cf38650334e732bf6affcf39384aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gab48cf38650334e732bf6affcf39384aa">LL_PWR_DisableWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gab48cf38650334e732bf6affcf39384aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the WakeUp PINx functionality @rmtoll CSR EWUP LL_PWR_DisableWakeUpPin<br  />
@rmtoll CSR EWUP1 LL_PWR_DisableWakeUpPin<br  />
@rmtoll CSR EWUP2 LL_PWR_DisableWakeUpPin<br  />
@rmtoll CSR EWUP3 LL_PWR_DisableWakeUpPin.  <a href="group___p_w_r___l_l___e_f___configuration.html#gab48cf38650334e732bf6affcf39384aa">More...</a><br /></td></tr>
<tr class="separator:gab48cf38650334e732bf6affcf39384aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab626a239693b73a6f825a0ca80dc1422"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gab626a239693b73a6f825a0ca80dc1422">LL_PWR_IsEnabledWakeUpPin</a> (uint32_t WakeUpPin)</td></tr>
<tr class="memdesc:gab626a239693b73a6f825a0ca80dc1422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the WakeUp PINx functionality is enabled @rmtoll CSR EWUP LL_PWR_IsEnabledWakeUpPin<br  />
@rmtoll CSR EWUP1 LL_PWR_IsEnabledWakeUpPin<br  />
@rmtoll CSR EWUP2 LL_PWR_IsEnabledWakeUpPin<br  />
@rmtoll CSR EWUP3 LL_PWR_IsEnabledWakeUpPin.  <a href="group___p_w_r___l_l___e_f___configuration.html#gab626a239693b73a6f825a0ca80dc1422">More...</a><br /></td></tr>
<tr class="separator:gab626a239693b73a6f825a0ca80dc1422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47d6b3f8f577553d4af585d34672af7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gad47d6b3f8f577553d4af585d34672af7">LL_PWR_IsActiveFlag_WU</a> (void)</td></tr>
<tr class="memdesc:gad47d6b3f8f577553d4af585d34672af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Wake-up Flag @rmtoll CSR WUF LL_PWR_IsActiveFlag_WU.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gad47d6b3f8f577553d4af585d34672af7">More...</a><br /></td></tr>
<tr class="separator:gad47d6b3f8f577553d4af585d34672af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9807a5083ffbb17f34346518055102b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga9807a5083ffbb17f34346518055102b1">LL_PWR_IsActiveFlag_SB</a> (void)</td></tr>
<tr class="memdesc:ga9807a5083ffbb17f34346518055102b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Standby Flag @rmtoll CSR SBF LL_PWR_IsActiveFlag_SB.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga9807a5083ffbb17f34346518055102b1">More...</a><br /></td></tr>
<tr class="separator:ga9807a5083ffbb17f34346518055102b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932c71c49849114262f0d38a19638aa7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga932c71c49849114262f0d38a19638aa7">LL_PWR_IsActiveFlag_BRR</a> (void)</td></tr>
<tr class="memdesc:ga932c71c49849114262f0d38a19638aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Backup Regulator ready Flag @rmtoll CSR BRR LL_PWR_IsActiveFlag_BRR.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga932c71c49849114262f0d38a19638aa7">More...</a><br /></td></tr>
<tr class="separator:ga932c71c49849114262f0d38a19638aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7ebe36181826cc0f221a45c783a343"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga4f7ebe36181826cc0f221a45c783a343">LL_PWR_IsActiveFlag_PVDO</a> (void)</td></tr>
<tr class="memdesc:ga4f7ebe36181826cc0f221a45c783a343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether VDD voltage is below the selected PVD threshold @rmtoll CSR PVDO LL_PWR_IsActiveFlag_PVDO.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga4f7ebe36181826cc0f221a45c783a343">More...</a><br /></td></tr>
<tr class="separator:ga4f7ebe36181826cc0f221a45c783a343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6a47f79b276993bd8ff0a42be8220a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gadc6a47f79b276993bd8ff0a42be8220a">LL_PWR_IsActiveFlag_VOS</a> (void)</td></tr>
<tr class="memdesc:gadc6a47f79b276993bd8ff0a42be8220a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level @rmtoll CSR VOS LL_PWR_IsActiveFlag_VOS.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gadc6a47f79b276993bd8ff0a42be8220a">More...</a><br /></td></tr>
<tr class="separator:gadc6a47f79b276993bd8ff0a42be8220a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga17b1e631e2aa07459a95ef7cf3b67e72">LL_PWR_ClearFlag_SB</a> (void)</td></tr>
<tr class="memdesc:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Standby Flag @rmtoll CR CSBF LL_PWR_ClearFlag_SB.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#ga17b1e631e2aa07459a95ef7cf3b67e72">More...</a><br /></td></tr>
<tr class="separator:ga17b1e631e2aa07459a95ef7cf3b67e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gab9b69cf0a54debfc5e485f597efd5b0a">LL_PWR_ClearFlag_WU</a> (void)</td></tr>
<tr class="memdesc:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Wake-up Flags @rmtoll CR CWUF LL_PWR_ClearFlag_WU.  <a href="group___p_w_r___l_l___e_f___f_l_a_g___management.html#gab9b69cf0a54debfc5e485f597efd5b0a">More...</a><br /></td></tr>
<tr class="separator:gab9b69cf0a54debfc5e485f597efd5b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of PWR LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
