// Seed: 259521478
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3
    , id_26,
    output wire id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    output uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14,
    input supply0 id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri id_19,
    input tri0 id_20,
    output tri1 id_21,
    input supply0 id_22,
    output wand id_23,
    input wor id_24
);
  logic [1 'h0 : -1] id_27;
  always @(1 or posedge 1) release id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    output uwire id_4,
    output uwire id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_5,
      id_3,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2
  );
endmodule
