// Seed: 1688110317
module module_0;
  wire id_1;
  parameter id_2 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd82
) (
    output supply0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wor id_10,
    input uwire id_11
    , id_19,
    input tri _id_12,
    input tri id_13,
    output wand id_14,
    input wire id_15,
    input supply0 id_16,
    input wand id_17
    , id_20
);
  always_comb @(posedge id_19 or posedge id_3 & id_16 * -1) begin : LABEL_0
    id_20 = -1 + (id_7);
  end
  module_0 modCall_1 ();
  wire [id_12 : 1] id_21;
  wire id_22;
endmodule
