
nuj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003080  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003140  08003140  00004140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031ac  080031ac  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080031ac  080031ac  000041ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031b4  080031b4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031b4  080031b4  000041b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031b8  080031b8  000041b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080031bc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  2000000c  080031c8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  080031c8  000050f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae89  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000186e  00000000  00000000  0000febd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  00011730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007fd  00000000  00000000  00012170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001073e  00000000  00000000  0001296d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c0b1  00000000  00000000  000230ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000676cf  00000000  00000000  0002f15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009682b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024a4  00000000  00000000  00096870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000035  00000000  00000000  00098d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003128 	.word	0x08003128

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003128 	.word	0x08003128

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000452:	f000 fabd 	bl	80009d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000456:	f000 f833 	bl	80004c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800045a:	f000 f94f 	bl	80006fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800045e:	f000 f91d 	bl	800069c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000462:	f000 f899 	bl	8000598 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000466:	4b13      	ldr	r3, [pc, #76]	@ (80004b4 <main+0x68>)
 8000468:	2100      	movs	r1, #0
 800046a:	0018      	movs	r0, r3
 800046c:	f001 fcc8 	bl	8001e00 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int brightness = 0;
 8000470:	2300      	movs	r3, #0
 8000472:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
	      /* USER CODE END WHILE */
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000474:	2380      	movs	r3, #128	@ 0x80
 8000476:	019b      	lsls	r3, r3, #6
 8000478:	4a0f      	ldr	r2, [pc, #60]	@ (80004b8 <main+0x6c>)
 800047a:	0019      	movs	r1, r3
 800047c:	0010      	movs	r0, r2
 800047e:	f000 fd6d 	bl	8000f5c <HAL_GPIO_ReadPin>
 8000482:	1e03      	subs	r3, r0, #0
 8000484:	d107      	bne.n	8000496 <main+0x4a>
	          // Buton apÄƒsat - fade rapid UP
	          if(brightness < 999) brightness += 100;  // Mai rapid!
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a0c      	ldr	r2, [pc, #48]	@ (80004bc <main+0x70>)
 800048a:	4293      	cmp	r3, r2
 800048c:	dc09      	bgt.n	80004a2 <main+0x56>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	3364      	adds	r3, #100	@ 0x64
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	e005      	b.n	80004a2 <main+0x56>
	      } else {
	          // Buton eliberat - fade rapid DOWN
	          if(brightness > 0) brightness -= 100;    // Mai rapid!
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	2b00      	cmp	r3, #0
 800049a:	dd02      	ble.n	80004a2 <main+0x56>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	3b64      	subs	r3, #100	@ 0x64
 80004a0:	607b      	str	r3, [r7, #4]
	      }

	      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightness);
 80004a2:	4b04      	ldr	r3, [pc, #16]	@ (80004b4 <main+0x68>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	635a      	str	r2, [r3, #52]	@ 0x34
	      HAL_Delay(1); // Delay mai mic = mai rapid
 80004aa:	2001      	movs	r0, #1
 80004ac:	f000 fb00 	bl	8000ab0 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 80004b0:	e7e0      	b.n	8000474 <main+0x28>
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	20000028 	.word	0x20000028
 80004b8:	50000800 	.word	0x50000800
 80004bc:	000003e6 	.word	0x000003e6

080004c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	b099      	sub	sp, #100	@ 0x64
 80004c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c6:	242c      	movs	r4, #44	@ 0x2c
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	0018      	movs	r0, r3
 80004cc:	2334      	movs	r3, #52	@ 0x34
 80004ce:	001a      	movs	r2, r3
 80004d0:	2100      	movs	r1, #0
 80004d2:	f002 fdfd 	bl	80030d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d6:	2318      	movs	r3, #24
 80004d8:	18fb      	adds	r3, r7, r3
 80004da:	0018      	movs	r0, r3
 80004dc:	2314      	movs	r3, #20
 80004de:	001a      	movs	r2, r3
 80004e0:	2100      	movs	r1, #0
 80004e2:	f002 fdf5 	bl	80030d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e6:	003b      	movs	r3, r7
 80004e8:	0018      	movs	r0, r3
 80004ea:	2318      	movs	r3, #24
 80004ec:	001a      	movs	r2, r3
 80004ee:	2100      	movs	r1, #0
 80004f0:	f002 fdee 	bl	80030d0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f4:	4b26      	ldr	r3, [pc, #152]	@ (8000590 <SystemClock_Config+0xd0>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a26      	ldr	r2, [pc, #152]	@ (8000594 <SystemClock_Config+0xd4>)
 80004fa:	401a      	ands	r2, r3
 80004fc:	4b24      	ldr	r3, [pc, #144]	@ (8000590 <SystemClock_Config+0xd0>)
 80004fe:	2180      	movs	r1, #128	@ 0x80
 8000500:	0109      	lsls	r1, r1, #4
 8000502:	430a      	orrs	r2, r1
 8000504:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000506:	0021      	movs	r1, r4
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2210      	movs	r2, #16
 800050c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800050e:	187b      	adds	r3, r7, r1
 8000510:	2201      	movs	r2, #1
 8000512:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000514:	187b      	adds	r3, r7, r1
 8000516:	2200      	movs	r2, #0
 8000518:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	22a0      	movs	r2, #160	@ 0xa0
 800051e:	0212      	lsls	r2, r2, #8
 8000520:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000522:	187b      	adds	r3, r7, r1
 8000524:	2200      	movs	r2, #0
 8000526:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000528:	187b      	adds	r3, r7, r1
 800052a:	0018      	movs	r0, r3
 800052c:	f000 fd34 	bl	8000f98 <HAL_RCC_OscConfig>
 8000530:	1e03      	subs	r3, r0, #0
 8000532:	d001      	beq.n	8000538 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000534:	f000 f93c 	bl	80007b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000538:	2118      	movs	r1, #24
 800053a:	187b      	adds	r3, r7, r1
 800053c:	220f      	movs	r2, #15
 800053e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2200      	movs	r2, #0
 8000550:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2200      	movs	r2, #0
 8000556:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2100      	movs	r1, #0
 800055c:	0018      	movs	r0, r3
 800055e:	f001 f897 	bl	8001690 <HAL_RCC_ClockConfig>
 8000562:	1e03      	subs	r3, r0, #0
 8000564:	d001      	beq.n	800056a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000566:	f000 f923 	bl	80007b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800056a:	003b      	movs	r3, r7
 800056c:	2202      	movs	r2, #2
 800056e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000570:	003b      	movs	r3, r7
 8000572:	2200      	movs	r2, #0
 8000574:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000576:	003b      	movs	r3, r7
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fa8d 	bl	8001a98 <HAL_RCCEx_PeriphCLKConfig>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000582:	f000 f915 	bl	80007b0 <Error_Handler>
  }
}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	b019      	add	sp, #100	@ 0x64
 800058c:	bd90      	pop	{r4, r7, pc}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	40007000 	.word	0x40007000
 8000594:	ffffe7ff 	.word	0xffffe7ff

08000598 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08a      	sub	sp, #40	@ 0x28
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800059e:	2318      	movs	r3, #24
 80005a0:	18fb      	adds	r3, r7, r3
 80005a2:	0018      	movs	r0, r3
 80005a4:	2310      	movs	r3, #16
 80005a6:	001a      	movs	r2, r3
 80005a8:	2100      	movs	r1, #0
 80005aa:	f002 fd91 	bl	80030d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ae:	2310      	movs	r3, #16
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	0018      	movs	r0, r3
 80005b4:	2308      	movs	r3, #8
 80005b6:	001a      	movs	r2, r3
 80005b8:	2100      	movs	r1, #0
 80005ba:	f002 fd89 	bl	80030d0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005be:	003b      	movs	r3, r7
 80005c0:	0018      	movs	r0, r3
 80005c2:	2310      	movs	r3, #16
 80005c4:	001a      	movs	r2, r3
 80005c6:	2100      	movs	r1, #0
 80005c8:	f002 fd82 	bl	80030d0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005cc:	4b30      	ldr	r3, [pc, #192]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005ce:	2280      	movs	r2, #128	@ 0x80
 80005d0:	05d2      	lsls	r2, r2, #23
 80005d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80005d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005d6:	4a2f      	ldr	r2, [pc, #188]	@ (8000694 <MX_TIM2_Init+0xfc>)
 80005d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005da:	4b2d      	ldr	r3, [pc, #180]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80005e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005e2:	4a2d      	ldr	r2, [pc, #180]	@ (8000698 <MX_TIM2_Init+0x100>)
 80005e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005ec:	4b28      	ldr	r3, [pc, #160]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005ee:	2280      	movs	r2, #128	@ 0x80
 80005f0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005f2:	4b27      	ldr	r3, [pc, #156]	@ (8000690 <MX_TIM2_Init+0xf8>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 fb7b 	bl	8001cf0 <HAL_TIM_Base_Init>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80005fe:	f000 f8d7 	bl	80007b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000602:	2118      	movs	r1, #24
 8000604:	187b      	adds	r3, r7, r1
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	0152      	lsls	r2, r2, #5
 800060a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800060c:	187a      	adds	r2, r7, r1
 800060e:	4b20      	ldr	r3, [pc, #128]	@ (8000690 <MX_TIM2_Init+0xf8>)
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f001 fd46 	bl	80020a4 <HAL_TIM_ConfigClockSource>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800061c:	f000 f8c8 	bl	80007b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000620:	4b1b      	ldr	r3, [pc, #108]	@ (8000690 <MX_TIM2_Init+0xf8>)
 8000622:	0018      	movs	r0, r3
 8000624:	f001 fba4 	bl	8001d70 <HAL_TIM_PWM_Init>
 8000628:	1e03      	subs	r3, r0, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800062c:	f000 f8c0 	bl	80007b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000630:	2110      	movs	r1, #16
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800063e:	187a      	adds	r2, r7, r1
 8000640:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <MX_TIM2_Init+0xf8>)
 8000642:	0011      	movs	r1, r2
 8000644:	0018      	movs	r0, r3
 8000646:	f002 f81d 	bl	8002684 <HAL_TIMEx_MasterConfigSynchronization>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800064e:	f000 f8af 	bl	80007b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000652:	003b      	movs	r3, r7
 8000654:	2260      	movs	r2, #96	@ 0x60
 8000656:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000658:	003b      	movs	r3, r7
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800065e:	003b      	movs	r3, r7
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000664:	003b      	movs	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800066a:	0039      	movs	r1, r7
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <MX_TIM2_Init+0xf8>)
 800066e:	2200      	movs	r2, #0
 8000670:	0018      	movs	r0, r3
 8000672:	f001 fc51 	bl	8001f18 <HAL_TIM_PWM_ConfigChannel>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800067a:	f000 f899 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800067e:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <MX_TIM2_Init+0xf8>)
 8000680:	0018      	movs	r0, r3
 8000682:	f000 f8c5 	bl	8000810 <HAL_TIM_MspPostInit>

}
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b00a      	add	sp, #40	@ 0x28
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	20000028 	.word	0x20000028
 8000694:	00001f3f 	.word	0x00001f3f
 8000698:	000003e7 	.word	0x000003e7

0800069c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006a0:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006a2:	4a15      	ldr	r2, [pc, #84]	@ (80006f8 <MX_USART2_UART_Init+0x5c>)
 80006a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006a6:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006a8:	22e1      	movs	r2, #225	@ 0xe1
 80006aa:	0252      	lsls	r2, r2, #9
 80006ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ae:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006c0:	4b0c      	ldr	r3, [pc, #48]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006c6:	4b0b      	ldr	r3, [pc, #44]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006cc:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006d2:	4b08      	ldr	r3, [pc, #32]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d8:	4b06      	ldr	r3, [pc, #24]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006da:	2200      	movs	r2, #0
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006de:	4b05      	ldr	r3, [pc, #20]	@ (80006f4 <MX_USART2_UART_Init+0x58>)
 80006e0:	0018      	movs	r0, r3
 80006e2:	f002 f827 	bl	8002734 <HAL_UART_Init>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d001      	beq.n	80006ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006ea:	f000 f861 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000068 	.word	0x20000068
 80006f8:	40004400 	.word	0x40004400

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	240c      	movs	r4, #12
 8000704:	193b      	adds	r3, r7, r4
 8000706:	0018      	movs	r0, r3
 8000708:	2314      	movs	r3, #20
 800070a:	001a      	movs	r2, r3
 800070c:	2100      	movs	r1, #0
 800070e:	f002 fcdf 	bl	80030d0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000712:	4b25      	ldr	r3, [pc, #148]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000716:	4b24      	ldr	r3, [pc, #144]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000718:	2104      	movs	r1, #4
 800071a:	430a      	orrs	r2, r1
 800071c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800071e:	4b22      	ldr	r3, [pc, #136]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000722:	2204      	movs	r2, #4
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072a:	4b1f      	ldr	r3, [pc, #124]	@ (80007a8 <MX_GPIO_Init+0xac>)
 800072c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800072e:	4b1e      	ldr	r3, [pc, #120]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000730:	2180      	movs	r1, #128	@ 0x80
 8000732:	430a      	orrs	r2, r1
 8000734:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000736:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800073a:	2280      	movs	r2, #128	@ 0x80
 800073c:	4013      	ands	r3, r2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000746:	4b18      	ldr	r3, [pc, #96]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800074e:	4b16      	ldr	r3, [pc, #88]	@ (80007a8 <MX_GPIO_Init+0xac>)
 8000750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800075a:	193b      	adds	r3, r7, r4
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	0192      	lsls	r2, r2, #6
 8000760:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000762:	193b      	adds	r3, r7, r4
 8000764:	2200      	movs	r2, #0
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000768:	193b      	adds	r3, r7, r4
 800076a:	2201      	movs	r2, #1
 800076c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800076e:	193b      	adds	r3, r7, r4
 8000770:	4a0e      	ldr	r2, [pc, #56]	@ (80007ac <MX_GPIO_Init+0xb0>)
 8000772:	0019      	movs	r1, r3
 8000774:	0010      	movs	r0, r2
 8000776:	f000 fa73 	bl	8000c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800077a:	0021      	movs	r1, r4
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2280      	movs	r2, #128	@ 0x80
 8000780:	0192      	lsls	r2, r2, #6
 8000782:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000790:	187a      	adds	r2, r7, r1
 8000792:	23a0      	movs	r3, #160	@ 0xa0
 8000794:	05db      	lsls	r3, r3, #23
 8000796:	0011      	movs	r1, r2
 8000798:	0018      	movs	r0, r3
 800079a:	f000 fa61 	bl	8000c60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	b009      	add	sp, #36	@ 0x24
 80007a4:	bd90      	pop	{r4, r7, pc}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	40021000 	.word	0x40021000
 80007ac:	50000800 	.word	0x50000800

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b4:	b672      	cpsid	i
}
 80007b6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b8:	46c0      	nop			@ (mov r8, r8)
 80007ba:	e7fd      	b.n	80007b8 <Error_Handler+0x8>

080007bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <HAL_MspInit+0x24>)
 80007c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <HAL_MspInit+0x24>)
 80007c6:	2101      	movs	r1, #1
 80007c8:	430a      	orrs	r2, r1
 80007ca:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007cc:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <HAL_MspInit+0x24>)
 80007ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007d0:	4b03      	ldr	r3, [pc, #12]	@ (80007e0 <HAL_MspInit+0x24>)
 80007d2:	2180      	movs	r1, #128	@ 0x80
 80007d4:	0549      	lsls	r1, r1, #21
 80007d6:	430a      	orrs	r2, r1
 80007d8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40021000 	.word	0x40021000

080007e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	05db      	lsls	r3, r3, #23
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d105      	bne.n	8000804 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007f8:	4b04      	ldr	r3, [pc, #16]	@ (800080c <HAL_TIM_Base_MspInit+0x28>)
 80007fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007fc:	4b03      	ldr	r3, [pc, #12]	@ (800080c <HAL_TIM_Base_MspInit+0x28>)
 80007fe:	2101      	movs	r1, #1
 8000800:	430a      	orrs	r2, r1
 8000802:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b002      	add	sp, #8
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40021000 	.word	0x40021000

08000810 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b089      	sub	sp, #36	@ 0x24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	240c      	movs	r4, #12
 800081a:	193b      	adds	r3, r7, r4
 800081c:	0018      	movs	r0, r3
 800081e:	2314      	movs	r3, #20
 8000820:	001a      	movs	r2, r3
 8000822:	2100      	movs	r1, #0
 8000824:	f002 fc54 	bl	80030d0 <memset>
  if(htim->Instance==TIM2)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	2380      	movs	r3, #128	@ 0x80
 800082e:	05db      	lsls	r3, r3, #23
 8000830:	429a      	cmp	r2, r3
 8000832:	d122      	bne.n	800087a <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <HAL_TIM_MspPostInit+0x74>)
 8000836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000838:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <HAL_TIM_MspPostInit+0x74>)
 800083a:	2101      	movs	r1, #1
 800083c:	430a      	orrs	r2, r1
 800083e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000840:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <HAL_TIM_MspPostInit+0x74>)
 8000842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000844:	2201      	movs	r2, #1
 8000846:	4013      	ands	r3, r2
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800084c:	0021      	movs	r1, r4
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2220      	movs	r2, #32
 8000852:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2202      	movs	r2, #2
 8000858:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	187b      	adds	r3, r7, r1
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2205      	movs	r2, #5
 800086a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	187a      	adds	r2, r7, r1
 800086e:	23a0      	movs	r3, #160	@ 0xa0
 8000870:	05db      	lsls	r3, r3, #23
 8000872:	0011      	movs	r1, r2
 8000874:	0018      	movs	r0, r3
 8000876:	f000 f9f3 	bl	8000c60 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b009      	add	sp, #36	@ 0x24
 8000880:	bd90      	pop	{r4, r7, pc}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	40021000 	.word	0x40021000

08000888 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b089      	sub	sp, #36	@ 0x24
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	240c      	movs	r4, #12
 8000892:	193b      	adds	r3, r7, r4
 8000894:	0018      	movs	r0, r3
 8000896:	2314      	movs	r3, #20
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f002 fc18 	bl	80030d0 <memset>
  if(huart->Instance==USART2)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a18      	ldr	r2, [pc, #96]	@ (8000908 <HAL_UART_MspInit+0x80>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d129      	bne.n	80008fe <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008aa:	4b18      	ldr	r3, [pc, #96]	@ (800090c <HAL_UART_MspInit+0x84>)
 80008ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008ae:	4b17      	ldr	r3, [pc, #92]	@ (800090c <HAL_UART_MspInit+0x84>)
 80008b0:	2180      	movs	r1, #128	@ 0x80
 80008b2:	0289      	lsls	r1, r1, #10
 80008b4:	430a      	orrs	r2, r1
 80008b6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b8:	4b14      	ldr	r3, [pc, #80]	@ (800090c <HAL_UART_MspInit+0x84>)
 80008ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008bc:	4b13      	ldr	r3, [pc, #76]	@ (800090c <HAL_UART_MspInit+0x84>)
 80008be:	2101      	movs	r1, #1
 80008c0:	430a      	orrs	r2, r1
 80008c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008c4:	4b11      	ldr	r3, [pc, #68]	@ (800090c <HAL_UART_MspInit+0x84>)
 80008c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c8:	2201      	movs	r2, #1
 80008ca:	4013      	ands	r3, r2
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008d0:	0021      	movs	r1, r4
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	220c      	movs	r2, #12
 80008d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2202      	movs	r2, #2
 80008dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2203      	movs	r2, #3
 80008e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2204      	movs	r2, #4
 80008ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	187a      	adds	r2, r7, r1
 80008f2:	23a0      	movs	r3, #160	@ 0xa0
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f000 f9b1 	bl	8000c60 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b009      	add	sp, #36	@ 0x24
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	40004400 	.word	0x40004400
 800090c:	40021000 	.word	0x40021000

08000910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000914:	46c0      	nop			@ (mov r8, r8)
 8000916:	e7fd      	b.n	8000914 <NMI_Handler+0x4>

08000918 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091c:	46c0      	nop			@ (mov r8, r8)
 800091e:	e7fd      	b.n	800091c <HardFault_Handler+0x4>

08000920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000938:	f000 f89e 	bl	8000a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800094c:	4813      	ldr	r0, [pc, #76]	@ (800099c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800094e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000950:	f7ff fff7 	bl	8000942 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000954:	4812      	ldr	r0, [pc, #72]	@ (80009a0 <LoopForever+0x6>)
    LDR R1, [R0]
 8000956:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000958:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800095a:	4a12      	ldr	r2, [pc, #72]	@ (80009a4 <LoopForever+0xa>)
    CMP R1, R2
 800095c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800095e:	d105      	bne.n	800096c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000960:	4811      	ldr	r0, [pc, #68]	@ (80009a8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000962:	4912      	ldr	r1, [pc, #72]	@ (80009ac <LoopForever+0x12>)
    STR R1, [R0]
 8000964:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000966:	4812      	ldr	r0, [pc, #72]	@ (80009b0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000968:	4912      	ldr	r1, [pc, #72]	@ (80009b4 <LoopForever+0x1a>)
    STR R1, [R0]
 800096a:	6001      	str	r1, [r0, #0]

0800096c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800096c:	4812      	ldr	r0, [pc, #72]	@ (80009b8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800096e:	4913      	ldr	r1, [pc, #76]	@ (80009bc <LoopForever+0x22>)
  ldr r2, =_sidata
 8000970:	4a13      	ldr	r2, [pc, #76]	@ (80009c0 <LoopForever+0x26>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000974:	e002      	b.n	800097c <LoopCopyDataInit>

08000976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097a:	3304      	adds	r3, #4

0800097c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800097c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000980:	d3f9      	bcc.n	8000976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000982:	4a10      	ldr	r2, [pc, #64]	@ (80009c4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000984:	4c10      	ldr	r4, [pc, #64]	@ (80009c8 <LoopForever+0x2e>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000988:	e001      	b.n	800098e <LoopFillZerobss>

0800098a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800098c:	3204      	adds	r2, #4

0800098e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000990:	d3fb      	bcc.n	800098a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000992:	f002 fba5 	bl	80030e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000996:	f7ff fd59 	bl	800044c <main>

0800099a <LoopForever>:

LoopForever:
    b LoopForever
 800099a:	e7fe      	b.n	800099a <LoopForever>
   ldr   r0, =_estack
 800099c:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 80009a0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80009a4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80009a8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80009ac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80009b0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80009b4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80009b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009c0:	080031bc 	.word	0x080031bc
  ldr r2, =_sbss
 80009c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009c8:	200000f4 	.word	0x200000f4

080009cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009cc:	e7fe      	b.n	80009cc <ADC1_IRQHandler>
	...

080009d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009d6:	1dfb      	adds	r3, r7, #7
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80009dc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <HAL_Init+0x3c>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_Init+0x3c>)
 80009e2:	2140      	movs	r1, #64	@ 0x40
 80009e4:	430a      	orrs	r2, r1
 80009e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009e8:	2000      	movs	r0, #0
 80009ea:	f000 f811 	bl	8000a10 <HAL_InitTick>
 80009ee:	1e03      	subs	r3, r0, #0
 80009f0:	d003      	beq.n	80009fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80009f2:	1dfb      	adds	r3, r7, #7
 80009f4:	2201      	movs	r2, #1
 80009f6:	701a      	strb	r2, [r3, #0]
 80009f8:	e001      	b.n	80009fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009fa:	f7ff fedf 	bl	80007bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
}
 8000a02:	0018      	movs	r0, r3
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b002      	add	sp, #8
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	40022000 	.word	0x40022000

08000a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <HAL_InitTick+0x5c>)
 8000a1a:	681c      	ldr	r4, [r3, #0]
 8000a1c:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <HAL_InitTick+0x60>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	0019      	movs	r1, r3
 8000a22:	23fa      	movs	r3, #250	@ 0xfa
 8000a24:	0098      	lsls	r0, r3, #2
 8000a26:	f7ff fb6f 	bl	8000108 <__udivsi3>
 8000a2a:	0003      	movs	r3, r0
 8000a2c:	0019      	movs	r1, r3
 8000a2e:	0020      	movs	r0, r4
 8000a30:	f7ff fb6a 	bl	8000108 <__udivsi3>
 8000a34:	0003      	movs	r3, r0
 8000a36:	0018      	movs	r0, r3
 8000a38:	f000 f905 	bl	8000c46 <HAL_SYSTICK_Config>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a40:	2301      	movs	r3, #1
 8000a42:	e00f      	b.n	8000a64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b03      	cmp	r3, #3
 8000a48:	d80b      	bhi.n	8000a62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a4a:	6879      	ldr	r1, [r7, #4]
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	425b      	negs	r3, r3
 8000a50:	2200      	movs	r2, #0
 8000a52:	0018      	movs	r0, r3
 8000a54:	f000 f8e2 	bl	8000c1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a58:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <HAL_InitTick+0x64>)
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e000      	b.n	8000a64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
}
 8000a64:	0018      	movs	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	b003      	add	sp, #12
 8000a6a:	bd90      	pop	{r4, r7, pc}
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	20000008 	.word	0x20000008
 8000a74:	20000004 	.word	0x20000004

08000a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <HAL_IncTick+0x1c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	001a      	movs	r2, r3
 8000a82:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <HAL_IncTick+0x20>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	18d2      	adds	r2, r2, r3
 8000a88:	4b03      	ldr	r3, [pc, #12]	@ (8000a98 <HAL_IncTick+0x20>)
 8000a8a:	601a      	str	r2, [r3, #0]
}
 8000a8c:	46c0      	nop			@ (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	20000008 	.word	0x20000008
 8000a98:	200000f0 	.word	0x200000f0

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b02      	ldr	r3, [pc, #8]	@ (8000aac <HAL_GetTick+0x10>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	200000f0 	.word	0x200000f0

08000ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ab8:	f7ff fff0 	bl	8000a9c <HAL_GetTick>
 8000abc:	0003      	movs	r3, r0
 8000abe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	d005      	beq.n	8000ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aca:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <HAL_Delay+0x44>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	001a      	movs	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	189b      	adds	r3, r3, r2
 8000ad4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	f7ff ffe0 	bl	8000a9c <HAL_GetTick>
 8000adc:	0002      	movs	r2, r0
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d8f7      	bhi.n	8000ad8 <HAL_Delay+0x28>
  {
  }
}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	20000008 	.word	0x20000008

08000af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	0002      	movs	r2, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b0c:	d828      	bhi.n	8000b60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0e:	4a2f      	ldr	r2, [pc, #188]	@ (8000bcc <__NVIC_SetPriority+0xd4>)
 8000b10:	1dfb      	adds	r3, r7, #7
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	b25b      	sxtb	r3, r3
 8000b16:	089b      	lsrs	r3, r3, #2
 8000b18:	33c0      	adds	r3, #192	@ 0xc0
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	589b      	ldr	r3, [r3, r2]
 8000b1e:	1dfa      	adds	r2, r7, #7
 8000b20:	7812      	ldrb	r2, [r2, #0]
 8000b22:	0011      	movs	r1, r2
 8000b24:	2203      	movs	r2, #3
 8000b26:	400a      	ands	r2, r1
 8000b28:	00d2      	lsls	r2, r2, #3
 8000b2a:	21ff      	movs	r1, #255	@ 0xff
 8000b2c:	4091      	lsls	r1, r2
 8000b2e:	000a      	movs	r2, r1
 8000b30:	43d2      	mvns	r2, r2
 8000b32:	401a      	ands	r2, r3
 8000b34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	019b      	lsls	r3, r3, #6
 8000b3a:	22ff      	movs	r2, #255	@ 0xff
 8000b3c:	401a      	ands	r2, r3
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	0018      	movs	r0, r3
 8000b44:	2303      	movs	r3, #3
 8000b46:	4003      	ands	r3, r0
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b4c:	481f      	ldr	r0, [pc, #124]	@ (8000bcc <__NVIC_SetPriority+0xd4>)
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	b25b      	sxtb	r3, r3
 8000b54:	089b      	lsrs	r3, r3, #2
 8000b56:	430a      	orrs	r2, r1
 8000b58:	33c0      	adds	r3, #192	@ 0xc0
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b5e:	e031      	b.n	8000bc4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b60:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd0 <__NVIC_SetPriority+0xd8>)
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	0019      	movs	r1, r3
 8000b68:	230f      	movs	r3, #15
 8000b6a:	400b      	ands	r3, r1
 8000b6c:	3b08      	subs	r3, #8
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	3306      	adds	r3, #6
 8000b72:	009b      	lsls	r3, r3, #2
 8000b74:	18d3      	adds	r3, r2, r3
 8000b76:	3304      	adds	r3, #4
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	1dfa      	adds	r2, r7, #7
 8000b7c:	7812      	ldrb	r2, [r2, #0]
 8000b7e:	0011      	movs	r1, r2
 8000b80:	2203      	movs	r2, #3
 8000b82:	400a      	ands	r2, r1
 8000b84:	00d2      	lsls	r2, r2, #3
 8000b86:	21ff      	movs	r1, #255	@ 0xff
 8000b88:	4091      	lsls	r1, r2
 8000b8a:	000a      	movs	r2, r1
 8000b8c:	43d2      	mvns	r2, r2
 8000b8e:	401a      	ands	r2, r3
 8000b90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	019b      	lsls	r3, r3, #6
 8000b96:	22ff      	movs	r2, #255	@ 0xff
 8000b98:	401a      	ands	r2, r3
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	4003      	ands	r3, r0
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba8:	4809      	ldr	r0, [pc, #36]	@ (8000bd0 <__NVIC_SetPriority+0xd8>)
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	001c      	movs	r4, r3
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	4023      	ands	r3, r4
 8000bb4:	3b08      	subs	r3, #8
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	3306      	adds	r3, #6
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	18c3      	adds	r3, r0, r3
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	601a      	str	r2, [r3, #0]
}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	b003      	add	sp, #12
 8000bca:	bd90      	pop	{r4, r7, pc}
 8000bcc:	e000e100 	.word	0xe000e100
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	1e5a      	subs	r2, r3, #1
 8000be0:	2380      	movs	r3, #128	@ 0x80
 8000be2:	045b      	lsls	r3, r3, #17
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d301      	bcc.n	8000bec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000be8:	2301      	movs	r3, #1
 8000bea:	e010      	b.n	8000c0e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bec:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <SysTick_Config+0x44>)
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	3a01      	subs	r2, #1
 8000bf2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	425b      	negs	r3, r3
 8000bf8:	2103      	movs	r1, #3
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f7ff ff7c 	bl	8000af8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c00:	4b05      	ldr	r3, [pc, #20]	@ (8000c18 <SysTick_Config+0x44>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c06:	4b04      	ldr	r3, [pc, #16]	@ (8000c18 <SysTick_Config+0x44>)
 8000c08:	2207      	movs	r2, #7
 8000c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	0018      	movs	r0, r3
 8000c10:	46bd      	mov	sp, r7
 8000c12:	b002      	add	sp, #8
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	46c0      	nop			@ (mov r8, r8)
 8000c18:	e000e010 	.word	0xe000e010

08000c1c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60b9      	str	r1, [r7, #8]
 8000c24:	607a      	str	r2, [r7, #4]
 8000c26:	210f      	movs	r1, #15
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	1c02      	adds	r2, r0, #0
 8000c2c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	b25b      	sxtb	r3, r3
 8000c36:	0011      	movs	r1, r2
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f7ff ff5d 	bl	8000af8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b004      	add	sp, #16
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	0018      	movs	r0, r3
 8000c52:	f7ff ffbf 	bl	8000bd4 <SysTick_Config>
 8000c56:	0003      	movs	r3, r0
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c76:	e155      	b.n	8000f24 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	4091      	lsls	r1, r2
 8000c82:	000a      	movs	r2, r1
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d100      	bne.n	8000c90 <HAL_GPIO_Init+0x30>
 8000c8e:	e146      	b.n	8000f1e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2203      	movs	r2, #3
 8000c96:	4013      	ands	r3, r2
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d005      	beq.n	8000ca8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d130      	bne.n	8000d0a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	409a      	lsls	r2, r3
 8000cb6:	0013      	movs	r3, r2
 8000cb8:	43da      	mvns	r2, r3
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	68da      	ldr	r2, [r3, #12]
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	409a      	lsls	r2, r3
 8000cca:	0013      	movs	r3, r2
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cde:	2201      	movs	r2, #1
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	43da      	mvns	r2, r3
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	091b      	lsrs	r3, r3, #4
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	0013      	movs	r3, r2
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2203      	movs	r2, #3
 8000d10:	4013      	ands	r3, r2
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	d017      	beq.n	8000d46 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	2203      	movs	r2, #3
 8000d22:	409a      	lsls	r2, r3
 8000d24:	0013      	movs	r3, r2
 8000d26:	43da      	mvns	r2, r3
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	689a      	ldr	r2, [r3, #8]
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	409a      	lsls	r2, r3
 8000d38:	0013      	movs	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d123      	bne.n	8000d9a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	08da      	lsrs	r2, r3, #3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	3208      	adds	r2, #8
 8000d5a:	0092      	lsls	r2, r2, #2
 8000d5c:	58d3      	ldr	r3, [r2, r3]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	2207      	movs	r2, #7
 8000d64:	4013      	ands	r3, r2
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	220f      	movs	r2, #15
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	43da      	mvns	r2, r3
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	691a      	ldr	r2, [r3, #16]
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	2107      	movs	r1, #7
 8000d7e:	400b      	ands	r3, r1
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	409a      	lsls	r2, r3
 8000d84:	0013      	movs	r3, r2
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	08da      	lsrs	r2, r3, #3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3208      	adds	r2, #8
 8000d94:	0092      	lsls	r2, r2, #2
 8000d96:	6939      	ldr	r1, [r7, #16]
 8000d98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2203      	movs	r2, #3
 8000da6:	409a      	lsls	r2, r3
 8000da8:	0013      	movs	r3, r2
 8000daa:	43da      	mvns	r2, r3
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	4013      	ands	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2203      	movs	r2, #3
 8000db8:	401a      	ands	r2, r3
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	23c0      	movs	r3, #192	@ 0xc0
 8000dd4:	029b      	lsls	r3, r3, #10
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d100      	bne.n	8000ddc <HAL_GPIO_Init+0x17c>
 8000dda:	e0a0      	b.n	8000f1e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ddc:	4b57      	ldr	r3, [pc, #348]	@ (8000f3c <HAL_GPIO_Init+0x2dc>)
 8000dde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000de0:	4b56      	ldr	r3, [pc, #344]	@ (8000f3c <HAL_GPIO_Init+0x2dc>)
 8000de2:	2101      	movs	r1, #1
 8000de4:	430a      	orrs	r2, r1
 8000de6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000de8:	4a55      	ldr	r2, [pc, #340]	@ (8000f40 <HAL_GPIO_Init+0x2e0>)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	3302      	adds	r3, #2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	589b      	ldr	r3, [r3, r2]
 8000df4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	2203      	movs	r2, #3
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	220f      	movs	r2, #15
 8000e00:	409a      	lsls	r2, r3
 8000e02:	0013      	movs	r3, r2
 8000e04:	43da      	mvns	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	23a0      	movs	r3, #160	@ 0xa0
 8000e10:	05db      	lsls	r3, r3, #23
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d01f      	beq.n	8000e56 <HAL_GPIO_Init+0x1f6>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a4a      	ldr	r2, [pc, #296]	@ (8000f44 <HAL_GPIO_Init+0x2e4>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d019      	beq.n	8000e52 <HAL_GPIO_Init+0x1f2>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a49      	ldr	r2, [pc, #292]	@ (8000f48 <HAL_GPIO_Init+0x2e8>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d013      	beq.n	8000e4e <HAL_GPIO_Init+0x1ee>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a48      	ldr	r2, [pc, #288]	@ (8000f4c <HAL_GPIO_Init+0x2ec>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d00d      	beq.n	8000e4a <HAL_GPIO_Init+0x1ea>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a47      	ldr	r2, [pc, #284]	@ (8000f50 <HAL_GPIO_Init+0x2f0>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d007      	beq.n	8000e46 <HAL_GPIO_Init+0x1e6>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a46      	ldr	r2, [pc, #280]	@ (8000f54 <HAL_GPIO_Init+0x2f4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d101      	bne.n	8000e42 <HAL_GPIO_Init+0x1e2>
 8000e3e:	2305      	movs	r3, #5
 8000e40:	e00a      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e42:	2306      	movs	r3, #6
 8000e44:	e008      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e46:	2304      	movs	r3, #4
 8000e48:	e006      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e004      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e4e:	2302      	movs	r3, #2
 8000e50:	e002      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e52:	2301      	movs	r3, #1
 8000e54:	e000      	b.n	8000e58 <HAL_GPIO_Init+0x1f8>
 8000e56:	2300      	movs	r3, #0
 8000e58:	697a      	ldr	r2, [r7, #20]
 8000e5a:	2103      	movs	r1, #3
 8000e5c:	400a      	ands	r2, r1
 8000e5e:	0092      	lsls	r2, r2, #2
 8000e60:	4093      	lsls	r3, r2
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e68:	4935      	ldr	r1, [pc, #212]	@ (8000f40 <HAL_GPIO_Init+0x2e0>)
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	089b      	lsrs	r3, r3, #2
 8000e6e:	3302      	adds	r3, #2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e76:	4b38      	ldr	r3, [pc, #224]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685a      	ldr	r2, [r3, #4]
 8000e8a:	2380      	movs	r3, #128	@ 0x80
 8000e8c:	035b      	lsls	r3, r3, #13
 8000e8e:	4013      	ands	r3, r2
 8000e90:	d003      	beq.n	8000e9a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	43da      	mvns	r2, r3
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	4013      	ands	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685a      	ldr	r2, [r3, #4]
 8000eb4:	2380      	movs	r3, #128	@ 0x80
 8000eb6:	039b      	lsls	r3, r3, #14
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d003      	beq.n	8000ec4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ec4:	4b24      	ldr	r3, [pc, #144]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000eca:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	43da      	mvns	r2, r3
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	2380      	movs	r3, #128	@ 0x80
 8000ee0:	029b      	lsls	r3, r3, #10
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000eee:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ef4:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	43da      	mvns	r2, r3
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685a      	ldr	r2, [r3, #4]
 8000f08:	2380      	movs	r3, #128	@ 0x80
 8000f0a:	025b      	lsls	r3, r3, #9
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d003      	beq.n	8000f18 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_GPIO_Init+0x2f8>)
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3301      	adds	r3, #1
 8000f22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	40da      	lsrs	r2, r3
 8000f2c:	1e13      	subs	r3, r2, #0
 8000f2e:	d000      	beq.n	8000f32 <HAL_GPIO_Init+0x2d2>
 8000f30:	e6a2      	b.n	8000c78 <HAL_GPIO_Init+0x18>
  }
}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	46c0      	nop			@ (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b006      	add	sp, #24
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010000 	.word	0x40010000
 8000f44:	50000400 	.word	0x50000400
 8000f48:	50000800 	.word	0x50000800
 8000f4c:	50000c00 	.word	0x50000c00
 8000f50:	50001000 	.word	0x50001000
 8000f54:	50001c00 	.word	0x50001c00
 8000f58:	40010400 	.word	0x40010400

08000f5c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	000a      	movs	r2, r1
 8000f66:	1cbb      	adds	r3, r7, #2
 8000f68:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	691b      	ldr	r3, [r3, #16]
 8000f6e:	1cba      	adds	r2, r7, #2
 8000f70:	8812      	ldrh	r2, [r2, #0]
 8000f72:	4013      	ands	r3, r2
 8000f74:	d004      	beq.n	8000f80 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000f76:	230f      	movs	r3, #15
 8000f78:	18fb      	adds	r3, r7, r3
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
 8000f7e:	e003      	b.n	8000f88 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f80:	230f      	movs	r3, #15
 8000f82:	18fb      	adds	r3, r7, r3
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	781b      	ldrb	r3, [r3, #0]
}
 8000f8e:	0018      	movs	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b004      	add	sp, #16
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f98:	b5b0      	push	{r4, r5, r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d102      	bne.n	8000fac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f000 fb6c 	bl	8001684 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fac:	4bc8      	ldr	r3, [pc, #800]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	220c      	movs	r2, #12
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fb6:	4bc6      	ldr	r3, [pc, #792]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8000fb8:	68da      	ldr	r2, [r3, #12]
 8000fba:	2380      	movs	r3, #128	@ 0x80
 8000fbc:	025b      	lsls	r3, r3, #9
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d100      	bne.n	8000fce <HAL_RCC_OscConfig+0x36>
 8000fcc:	e07d      	b.n	80010ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	2b08      	cmp	r3, #8
 8000fd2:	d007      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	2b0c      	cmp	r3, #12
 8000fd8:	d112      	bne.n	8001000 <HAL_RCC_OscConfig+0x68>
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	2380      	movs	r3, #128	@ 0x80
 8000fde:	025b      	lsls	r3, r3, #9
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d10d      	bne.n	8001000 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe4:	4bba      	ldr	r3, [pc, #744]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	2380      	movs	r3, #128	@ 0x80
 8000fea:	029b      	lsls	r3, r3, #10
 8000fec:	4013      	ands	r3, r2
 8000fee:	d100      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x5a>
 8000ff0:	e06a      	b.n	80010c8 <HAL_RCC_OscConfig+0x130>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d166      	bne.n	80010c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	f000 fb42 	bl	8001684 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	025b      	lsls	r3, r3, #9
 8001008:	429a      	cmp	r2, r3
 800100a:	d107      	bne.n	800101c <HAL_RCC_OscConfig+0x84>
 800100c:	4bb0      	ldr	r3, [pc, #704]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4baf      	ldr	r3, [pc, #700]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001012:	2180      	movs	r1, #128	@ 0x80
 8001014:	0249      	lsls	r1, r1, #9
 8001016:	430a      	orrs	r2, r1
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e027      	b.n	800106c <HAL_RCC_OscConfig+0xd4>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	23a0      	movs	r3, #160	@ 0xa0
 8001022:	02db      	lsls	r3, r3, #11
 8001024:	429a      	cmp	r2, r3
 8001026:	d10e      	bne.n	8001046 <HAL_RCC_OscConfig+0xae>
 8001028:	4ba9      	ldr	r3, [pc, #676]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4ba8      	ldr	r3, [pc, #672]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800102e:	2180      	movs	r1, #128	@ 0x80
 8001030:	02c9      	lsls	r1, r1, #11
 8001032:	430a      	orrs	r2, r1
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	4ba6      	ldr	r3, [pc, #664]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	4ba5      	ldr	r3, [pc, #660]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800103c:	2180      	movs	r1, #128	@ 0x80
 800103e:	0249      	lsls	r1, r1, #9
 8001040:	430a      	orrs	r2, r1
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	e012      	b.n	800106c <HAL_RCC_OscConfig+0xd4>
 8001046:	4ba2      	ldr	r3, [pc, #648]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	4ba1      	ldr	r3, [pc, #644]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800104c:	49a1      	ldr	r1, [pc, #644]	@ (80012d4 <HAL_RCC_OscConfig+0x33c>)
 800104e:	400a      	ands	r2, r1
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	4b9f      	ldr	r3, [pc, #636]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	2380      	movs	r3, #128	@ 0x80
 8001058:	025b      	lsls	r3, r3, #9
 800105a:	4013      	ands	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4b9b      	ldr	r3, [pc, #620]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b9a      	ldr	r3, [pc, #616]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001066:	499c      	ldr	r1, [pc, #624]	@ (80012d8 <HAL_RCC_OscConfig+0x340>)
 8001068:	400a      	ands	r2, r1
 800106a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d014      	beq.n	800109e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff fd12 	bl	8000a9c <HAL_GetTick>
 8001078:	0003      	movs	r3, r0
 800107a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800107e:	f7ff fd0d 	bl	8000a9c <HAL_GetTick>
 8001082:	0002      	movs	r2, r0
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b64      	cmp	r3, #100	@ 0x64
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e2f9      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001090:	4b8f      	ldr	r3, [pc, #572]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	2380      	movs	r3, #128	@ 0x80
 8001096:	029b      	lsls	r3, r3, #10
 8001098:	4013      	ands	r3, r2
 800109a:	d0f0      	beq.n	800107e <HAL_RCC_OscConfig+0xe6>
 800109c:	e015      	b.n	80010ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109e:	f7ff fcfd 	bl	8000a9c <HAL_GetTick>
 80010a2:	0003      	movs	r3, r0
 80010a4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010a6:	e008      	b.n	80010ba <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a8:	f7ff fcf8 	bl	8000a9c <HAL_GetTick>
 80010ac:	0002      	movs	r2, r0
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b64      	cmp	r3, #100	@ 0x64
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e2e4      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010ba:	4b85      	ldr	r3, [pc, #532]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	2380      	movs	r3, #128	@ 0x80
 80010c0:	029b      	lsls	r3, r3, #10
 80010c2:	4013      	ands	r3, r2
 80010c4:	d1f0      	bne.n	80010a8 <HAL_RCC_OscConfig+0x110>
 80010c6:	e000      	b.n	80010ca <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2202      	movs	r2, #2
 80010d0:	4013      	ands	r3, r2
 80010d2:	d100      	bne.n	80010d6 <HAL_RCC_OscConfig+0x13e>
 80010d4:	e099      	b.n	800120a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80010dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010de:	2220      	movs	r2, #32
 80010e0:	4013      	ands	r3, r2
 80010e2:	d009      	beq.n	80010f8 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80010e4:	4b7a      	ldr	r3, [pc, #488]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b79      	ldr	r3, [pc, #484]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80010ea:	2120      	movs	r1, #32
 80010ec:	430a      	orrs	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80010f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f2:	2220      	movs	r2, #32
 80010f4:	4393      	bics	r3, r2
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d005      	beq.n	800110a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	2b0c      	cmp	r3, #12
 8001102:	d13e      	bne.n	8001182 <HAL_RCC_OscConfig+0x1ea>
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d13b      	bne.n	8001182 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800110a:	4b71      	ldr	r3, [pc, #452]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2204      	movs	r2, #4
 8001110:	4013      	ands	r3, r2
 8001112:	d004      	beq.n	800111e <HAL_RCC_OscConfig+0x186>
 8001114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e2b2      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111e:	4b6c      	ldr	r3, [pc, #432]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	4a6e      	ldr	r2, [pc, #440]	@ (80012dc <HAL_RCC_OscConfig+0x344>)
 8001124:	4013      	ands	r3, r2
 8001126:	0019      	movs	r1, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	021a      	lsls	r2, r3, #8
 800112e:	4b68      	ldr	r3, [pc, #416]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001130:	430a      	orrs	r2, r1
 8001132:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001134:	4b66      	ldr	r3, [pc, #408]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2209      	movs	r2, #9
 800113a:	4393      	bics	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	4b64      	ldr	r3, [pc, #400]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001142:	430a      	orrs	r2, r1
 8001144:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001146:	f000 fbeb 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 800114a:	0001      	movs	r1, r0
 800114c:	4b60      	ldr	r3, [pc, #384]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	091b      	lsrs	r3, r3, #4
 8001152:	220f      	movs	r2, #15
 8001154:	4013      	ands	r3, r2
 8001156:	4a62      	ldr	r2, [pc, #392]	@ (80012e0 <HAL_RCC_OscConfig+0x348>)
 8001158:	5cd3      	ldrb	r3, [r2, r3]
 800115a:	000a      	movs	r2, r1
 800115c:	40da      	lsrs	r2, r3
 800115e:	4b61      	ldr	r3, [pc, #388]	@ (80012e4 <HAL_RCC_OscConfig+0x34c>)
 8001160:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001162:	4b61      	ldr	r3, [pc, #388]	@ (80012e8 <HAL_RCC_OscConfig+0x350>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2513      	movs	r5, #19
 8001168:	197c      	adds	r4, r7, r5
 800116a:	0018      	movs	r0, r3
 800116c:	f7ff fc50 	bl	8000a10 <HAL_InitTick>
 8001170:	0003      	movs	r3, r0
 8001172:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001174:	197b      	adds	r3, r7, r5
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d046      	beq.n	800120a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800117c:	197b      	adds	r3, r7, r5
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	e280      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001184:	2b00      	cmp	r3, #0
 8001186:	d027      	beq.n	80011d8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001188:	4b51      	ldr	r3, [pc, #324]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2209      	movs	r2, #9
 800118e:	4393      	bics	r3, r2
 8001190:	0019      	movs	r1, r3
 8001192:	4b4f      	ldr	r3, [pc, #316]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001196:	430a      	orrs	r2, r1
 8001198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119a:	f7ff fc7f 	bl	8000a9c <HAL_GetTick>
 800119e:	0003      	movs	r3, r0
 80011a0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011a4:	f7ff fc7a 	bl	8000a9c <HAL_GetTick>
 80011a8:	0002      	movs	r2, r0
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e266      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011b6:	4b46      	ldr	r3, [pc, #280]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2204      	movs	r2, #4
 80011bc:	4013      	ands	r3, r2
 80011be:	d0f1      	beq.n	80011a4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c0:	4b43      	ldr	r3, [pc, #268]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	4a45      	ldr	r2, [pc, #276]	@ (80012dc <HAL_RCC_OscConfig+0x344>)
 80011c6:	4013      	ands	r3, r2
 80011c8:	0019      	movs	r1, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	691b      	ldr	r3, [r3, #16]
 80011ce:	021a      	lsls	r2, r3, #8
 80011d0:	4b3f      	ldr	r3, [pc, #252]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80011d2:	430a      	orrs	r2, r1
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	e018      	b.n	800120a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011d8:	4b3d      	ldr	r3, [pc, #244]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b3c      	ldr	r3, [pc, #240]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80011de:	2101      	movs	r1, #1
 80011e0:	438a      	bics	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e4:	f7ff fc5a 	bl	8000a9c <HAL_GetTick>
 80011e8:	0003      	movs	r3, r0
 80011ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ee:	f7ff fc55 	bl	8000a9c <HAL_GetTick>
 80011f2:	0002      	movs	r2, r0
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e241      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001200:	4b33      	ldr	r3, [pc, #204]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2204      	movs	r2, #4
 8001206:	4013      	ands	r3, r2
 8001208:	d1f1      	bne.n	80011ee <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2210      	movs	r2, #16
 8001210:	4013      	ands	r3, r2
 8001212:	d100      	bne.n	8001216 <HAL_RCC_OscConfig+0x27e>
 8001214:	e0a1      	b.n	800135a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d140      	bne.n	800129e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800121c:	4b2c      	ldr	r3, [pc, #176]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	@ 0x80
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4013      	ands	r3, r2
 8001226:	d005      	beq.n	8001234 <HAL_RCC_OscConfig+0x29c>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d101      	bne.n	8001234 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e227      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001234:	4b26      	ldr	r3, [pc, #152]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	4a2c      	ldr	r2, [pc, #176]	@ (80012ec <HAL_RCC_OscConfig+0x354>)
 800123a:	4013      	ands	r3, r2
 800123c:	0019      	movs	r1, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a1a      	ldr	r2, [r3, #32]
 8001242:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001244:	430a      	orrs	r2, r1
 8001246:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001248:	4b21      	ldr	r3, [pc, #132]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	0a19      	lsrs	r1, r3, #8
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	061a      	lsls	r2, r3, #24
 8001256:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001258:	430a      	orrs	r2, r1
 800125a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	0b5b      	lsrs	r3, r3, #13
 8001262:	3301      	adds	r3, #1
 8001264:	2280      	movs	r2, #128	@ 0x80
 8001266:	0212      	lsls	r2, r2, #8
 8001268:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800126a:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	091b      	lsrs	r3, r3, #4
 8001270:	210f      	movs	r1, #15
 8001272:	400b      	ands	r3, r1
 8001274:	491a      	ldr	r1, [pc, #104]	@ (80012e0 <HAL_RCC_OscConfig+0x348>)
 8001276:	5ccb      	ldrb	r3, [r1, r3]
 8001278:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800127a:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <HAL_RCC_OscConfig+0x34c>)
 800127c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800127e:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <HAL_RCC_OscConfig+0x350>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2513      	movs	r5, #19
 8001284:	197c      	adds	r4, r7, r5
 8001286:	0018      	movs	r0, r3
 8001288:	f7ff fbc2 	bl	8000a10 <HAL_InitTick>
 800128c:	0003      	movs	r3, r0
 800128e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001290:	197b      	adds	r3, r7, r5
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d060      	beq.n	800135a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001298:	197b      	adds	r3, r7, r5
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	e1f2      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d03f      	beq.n	8001326 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012a6:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_RCC_OscConfig+0x338>)
 80012ac:	2180      	movs	r1, #128	@ 0x80
 80012ae:	0049      	lsls	r1, r1, #1
 80012b0:	430a      	orrs	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fbf2 	bl	8000a9c <HAL_GetTick>
 80012b8:	0003      	movs	r3, r0
 80012ba:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012bc:	e018      	b.n	80012f0 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012be:	f7ff fbed 	bl	8000a9c <HAL_GetTick>
 80012c2:	0002      	movs	r2, r0
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d911      	bls.n	80012f0 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e1d9      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
 80012d0:	40021000 	.word	0x40021000
 80012d4:	fffeffff 	.word	0xfffeffff
 80012d8:	fffbffff 	.word	0xfffbffff
 80012dc:	ffffe0ff 	.word	0xffffe0ff
 80012e0:	08003140 	.word	0x08003140
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000004 	.word	0x20000004
 80012ec:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012f0:	4bc9      	ldr	r3, [pc, #804]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4013      	ands	r3, r2
 80012fa:	d0e0      	beq.n	80012be <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012fc:	4bc6      	ldr	r3, [pc, #792]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	4ac6      	ldr	r2, [pc, #792]	@ (800161c <HAL_RCC_OscConfig+0x684>)
 8001302:	4013      	ands	r3, r2
 8001304:	0019      	movs	r1, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a1a      	ldr	r2, [r3, #32]
 800130a:	4bc3      	ldr	r3, [pc, #780]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800130c:	430a      	orrs	r2, r1
 800130e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001310:	4bc1      	ldr	r3, [pc, #772]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	0a19      	lsrs	r1, r3, #8
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	061a      	lsls	r2, r3, #24
 800131e:	4bbe      	ldr	r3, [pc, #760]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001320:	430a      	orrs	r2, r1
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	e019      	b.n	800135a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001326:	4bbc      	ldr	r3, [pc, #752]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4bbb      	ldr	r3, [pc, #748]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800132c:	49bc      	ldr	r1, [pc, #752]	@ (8001620 <HAL_RCC_OscConfig+0x688>)
 800132e:	400a      	ands	r2, r1
 8001330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fbb3 	bl	8000a9c <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800133c:	f7ff fbae 	bl	8000a9c <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e19a      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800134e:	4bb2      	ldr	r3, [pc, #712]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	2380      	movs	r3, #128	@ 0x80
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4013      	ands	r3, r2
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2208      	movs	r2, #8
 8001360:	4013      	ands	r3, r2
 8001362:	d036      	beq.n	80013d2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d019      	beq.n	80013a0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800136c:	4baa      	ldr	r3, [pc, #680]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800136e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001370:	4ba9      	ldr	r3, [pc, #676]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001372:	2101      	movs	r1, #1
 8001374:	430a      	orrs	r2, r1
 8001376:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff fb90 	bl	8000a9c <HAL_GetTick>
 800137c:	0003      	movs	r3, r0
 800137e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001380:	e008      	b.n	8001394 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001382:	f7ff fb8b 	bl	8000a9c <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d901      	bls.n	8001394 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e177      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001394:	4ba0      	ldr	r3, [pc, #640]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001398:	2202      	movs	r2, #2
 800139a:	4013      	ands	r3, r2
 800139c:	d0f1      	beq.n	8001382 <HAL_RCC_OscConfig+0x3ea>
 800139e:	e018      	b.n	80013d2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013a0:	4b9d      	ldr	r3, [pc, #628]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013a4:	4b9c      	ldr	r3, [pc, #624]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	438a      	bics	r2, r1
 80013aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ac:	f7ff fb76 	bl	8000a9c <HAL_GetTick>
 80013b0:	0003      	movs	r3, r0
 80013b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b6:	f7ff fb71 	bl	8000a9c <HAL_GetTick>
 80013ba:	0002      	movs	r2, r0
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e15d      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013c8:	4b93      	ldr	r3, [pc, #588]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013cc:	2202      	movs	r2, #2
 80013ce:	4013      	ands	r3, r2
 80013d0:	d1f1      	bne.n	80013b6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2204      	movs	r2, #4
 80013d8:	4013      	ands	r3, r2
 80013da:	d100      	bne.n	80013de <HAL_RCC_OscConfig+0x446>
 80013dc:	e0ae      	b.n	800153c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013de:	2023      	movs	r0, #35	@ 0x23
 80013e0:	183b      	adds	r3, r7, r0
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e6:	4b8c      	ldr	r3, [pc, #560]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013ea:	2380      	movs	r3, #128	@ 0x80
 80013ec:	055b      	lsls	r3, r3, #21
 80013ee:	4013      	ands	r3, r2
 80013f0:	d109      	bne.n	8001406 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	4b89      	ldr	r3, [pc, #548]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013f6:	4b88      	ldr	r3, [pc, #544]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80013f8:	2180      	movs	r1, #128	@ 0x80
 80013fa:	0549      	lsls	r1, r1, #21
 80013fc:	430a      	orrs	r2, r1
 80013fe:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001400:	183b      	adds	r3, r7, r0
 8001402:	2201      	movs	r2, #1
 8001404:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001406:	4b87      	ldr	r3, [pc, #540]	@ (8001624 <HAL_RCC_OscConfig+0x68c>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	2380      	movs	r3, #128	@ 0x80
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4013      	ands	r3, r2
 8001410:	d11a      	bne.n	8001448 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001412:	4b84      	ldr	r3, [pc, #528]	@ (8001624 <HAL_RCC_OscConfig+0x68c>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b83      	ldr	r3, [pc, #524]	@ (8001624 <HAL_RCC_OscConfig+0x68c>)
 8001418:	2180      	movs	r1, #128	@ 0x80
 800141a:	0049      	lsls	r1, r1, #1
 800141c:	430a      	orrs	r2, r1
 800141e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001420:	f7ff fb3c 	bl	8000a9c <HAL_GetTick>
 8001424:	0003      	movs	r3, r0
 8001426:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001428:	e008      	b.n	800143c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800142a:	f7ff fb37 	bl	8000a9c <HAL_GetTick>
 800142e:	0002      	movs	r2, r0
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b64      	cmp	r3, #100	@ 0x64
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e123      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800143c:	4b79      	ldr	r3, [pc, #484]	@ (8001624 <HAL_RCC_OscConfig+0x68c>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	2380      	movs	r3, #128	@ 0x80
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	4013      	ands	r3, r2
 8001446:	d0f0      	beq.n	800142a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	2380      	movs	r3, #128	@ 0x80
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	429a      	cmp	r2, r3
 8001452:	d107      	bne.n	8001464 <HAL_RCC_OscConfig+0x4cc>
 8001454:	4b70      	ldr	r3, [pc, #448]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001456:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001458:	4b6f      	ldr	r3, [pc, #444]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800145a:	2180      	movs	r1, #128	@ 0x80
 800145c:	0049      	lsls	r1, r1, #1
 800145e:	430a      	orrs	r2, r1
 8001460:	651a      	str	r2, [r3, #80]	@ 0x50
 8001462:	e031      	b.n	80014c8 <HAL_RCC_OscConfig+0x530>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d10c      	bne.n	8001486 <HAL_RCC_OscConfig+0x4ee>
 800146c:	4b6a      	ldr	r3, [pc, #424]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800146e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001470:	4b69      	ldr	r3, [pc, #420]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001472:	496b      	ldr	r1, [pc, #428]	@ (8001620 <HAL_RCC_OscConfig+0x688>)
 8001474:	400a      	ands	r2, r1
 8001476:	651a      	str	r2, [r3, #80]	@ 0x50
 8001478:	4b67      	ldr	r3, [pc, #412]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800147a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800147c:	4b66      	ldr	r3, [pc, #408]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800147e:	496a      	ldr	r1, [pc, #424]	@ (8001628 <HAL_RCC_OscConfig+0x690>)
 8001480:	400a      	ands	r2, r1
 8001482:	651a      	str	r2, [r3, #80]	@ 0x50
 8001484:	e020      	b.n	80014c8 <HAL_RCC_OscConfig+0x530>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	23a0      	movs	r3, #160	@ 0xa0
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	429a      	cmp	r2, r3
 8001490:	d10e      	bne.n	80014b0 <HAL_RCC_OscConfig+0x518>
 8001492:	4b61      	ldr	r3, [pc, #388]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001494:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001496:	4b60      	ldr	r3, [pc, #384]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001498:	2180      	movs	r1, #128	@ 0x80
 800149a:	00c9      	lsls	r1, r1, #3
 800149c:	430a      	orrs	r2, r1
 800149e:	651a      	str	r2, [r3, #80]	@ 0x50
 80014a0:	4b5d      	ldr	r3, [pc, #372]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014a4:	4b5c      	ldr	r3, [pc, #368]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014a6:	2180      	movs	r1, #128	@ 0x80
 80014a8:	0049      	lsls	r1, r1, #1
 80014aa:	430a      	orrs	r2, r1
 80014ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80014ae:	e00b      	b.n	80014c8 <HAL_RCC_OscConfig+0x530>
 80014b0:	4b59      	ldr	r3, [pc, #356]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014b4:	4b58      	ldr	r3, [pc, #352]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014b6:	495a      	ldr	r1, [pc, #360]	@ (8001620 <HAL_RCC_OscConfig+0x688>)
 80014b8:	400a      	ands	r2, r1
 80014ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80014bc:	4b56      	ldr	r3, [pc, #344]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014c0:	4b55      	ldr	r3, [pc, #340]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014c2:	4959      	ldr	r1, [pc, #356]	@ (8001628 <HAL_RCC_OscConfig+0x690>)
 80014c4:	400a      	ands	r2, r1
 80014c6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d015      	beq.n	80014fc <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d0:	f7ff fae4 	bl	8000a9c <HAL_GetTick>
 80014d4:	0003      	movs	r3, r0
 80014d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014d8:	e009      	b.n	80014ee <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014da:	f7ff fadf 	bl	8000a9c <HAL_GetTick>
 80014de:	0002      	movs	r2, r0
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	4a51      	ldr	r2, [pc, #324]	@ (800162c <HAL_RCC_OscConfig+0x694>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e0ca      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80014f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d0ef      	beq.n	80014da <HAL_RCC_OscConfig+0x542>
 80014fa:	e014      	b.n	8001526 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fc:	f7ff face 	bl	8000a9c <HAL_GetTick>
 8001500:	0003      	movs	r3, r0
 8001502:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001504:	e009      	b.n	800151a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001506:	f7ff fac9 	bl	8000a9c <HAL_GetTick>
 800150a:	0002      	movs	r2, r0
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	4a46      	ldr	r2, [pc, #280]	@ (800162c <HAL_RCC_OscConfig+0x694>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e0b4      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800151a:	4b3f      	ldr	r3, [pc, #252]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800151c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800151e:	2380      	movs	r3, #128	@ 0x80
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4013      	ands	r3, r2
 8001524:	d1ef      	bne.n	8001506 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001526:	2323      	movs	r3, #35	@ 0x23
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d105      	bne.n	800153c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001530:	4b39      	ldr	r3, [pc, #228]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001532:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001534:	4b38      	ldr	r3, [pc, #224]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001536:	493e      	ldr	r1, [pc, #248]	@ (8001630 <HAL_RCC_OscConfig+0x698>)
 8001538:	400a      	ands	r2, r1
 800153a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001540:	2b00      	cmp	r3, #0
 8001542:	d100      	bne.n	8001546 <HAL_RCC_OscConfig+0x5ae>
 8001544:	e09d      	b.n	8001682 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	2b0c      	cmp	r3, #12
 800154a:	d100      	bne.n	800154e <HAL_RCC_OscConfig+0x5b6>
 800154c:	e076      	b.n	800163c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001552:	2b02      	cmp	r3, #2
 8001554:	d145      	bne.n	80015e2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001556:	4b30      	ldr	r3, [pc, #192]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	4b2f      	ldr	r3, [pc, #188]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800155c:	4935      	ldr	r1, [pc, #212]	@ (8001634 <HAL_RCC_OscConfig+0x69c>)
 800155e:	400a      	ands	r2, r1
 8001560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001562:	f7ff fa9b 	bl	8000a9c <HAL_GetTick>
 8001566:	0003      	movs	r3, r0
 8001568:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156c:	f7ff fa96 	bl	8000a9c <HAL_GetTick>
 8001570:	0002      	movs	r2, r0
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e082      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800157e:	4b26      	ldr	r3, [pc, #152]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	2380      	movs	r3, #128	@ 0x80
 8001584:	049b      	lsls	r3, r3, #18
 8001586:	4013      	ands	r3, r2
 8001588:	d1f0      	bne.n	800156c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158a:	4b23      	ldr	r3, [pc, #140]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	4a2a      	ldr	r2, [pc, #168]	@ (8001638 <HAL_RCC_OscConfig+0x6a0>)
 8001590:	4013      	ands	r3, r2
 8001592:	0019      	movs	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	431a      	orrs	r2, r3
 80015a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015a6:	430a      	orrs	r2, r1
 80015a8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015b0:	2180      	movs	r1, #128	@ 0x80
 80015b2:	0449      	lsls	r1, r1, #17
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fa70 	bl	8000a9c <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015c2:	f7ff fa6b 	bl	8000a9c <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e057      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80015d4:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	2380      	movs	r3, #128	@ 0x80
 80015da:	049b      	lsls	r3, r3, #18
 80015dc:	4013      	ands	r3, r2
 80015de:	d0f0      	beq.n	80015c2 <HAL_RCC_OscConfig+0x62a>
 80015e0:	e04f      	b.n	8001682 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 80015e8:	4912      	ldr	r1, [pc, #72]	@ (8001634 <HAL_RCC_OscConfig+0x69c>)
 80015ea:	400a      	ands	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff fa55 	bl	8000a9c <HAL_GetTick>
 80015f2:	0003      	movs	r3, r0
 80015f4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015f8:	f7ff fa50 	bl	8000a9c <HAL_GetTick>
 80015fc:	0002      	movs	r2, r0
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e03c      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800160a:	4b03      	ldr	r3, [pc, #12]	@ (8001618 <HAL_RCC_OscConfig+0x680>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	049b      	lsls	r3, r3, #18
 8001612:	4013      	ands	r3, r2
 8001614:	d1f0      	bne.n	80015f8 <HAL_RCC_OscConfig+0x660>
 8001616:	e034      	b.n	8001682 <HAL_RCC_OscConfig+0x6ea>
 8001618:	40021000 	.word	0x40021000
 800161c:	ffff1fff 	.word	0xffff1fff
 8001620:	fffffeff 	.word	0xfffffeff
 8001624:	40007000 	.word	0x40007000
 8001628:	fffffbff 	.word	0xfffffbff
 800162c:	00001388 	.word	0x00001388
 8001630:	efffffff 	.word	0xefffffff
 8001634:	feffffff 	.word	0xfeffffff
 8001638:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001640:	2b01      	cmp	r3, #1
 8001642:	d101      	bne.n	8001648 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e01d      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <HAL_RCC_OscConfig+0x6f4>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	2380      	movs	r3, #128	@ 0x80
 8001652:	025b      	lsls	r3, r3, #9
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165a:	429a      	cmp	r2, r3
 800165c:	d10f      	bne.n	800167e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	23f0      	movs	r3, #240	@ 0xf0
 8001662:	039b      	lsls	r3, r3, #14
 8001664:	401a      	ands	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800166a:	429a      	cmp	r2, r3
 800166c:	d107      	bne.n	800167e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	23c0      	movs	r3, #192	@ 0xc0
 8001672:	041b      	lsls	r3, r3, #16
 8001674:	401a      	ands	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800167a:	429a      	cmp	r2, r3
 800167c:	d001      	beq.n	8001682 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	0018      	movs	r0, r3
 8001686:	46bd      	mov	sp, r7
 8001688:	b00a      	add	sp, #40	@ 0x28
 800168a:	bdb0      	pop	{r4, r5, r7, pc}
 800168c:	40021000 	.word	0x40021000

08001690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e128      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a4:	4b96      	ldr	r3, [pc, #600]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2201      	movs	r2, #1
 80016aa:	4013      	ands	r3, r2
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d91e      	bls.n	80016f0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b2:	4b93      	ldr	r3, [pc, #588]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2201      	movs	r2, #1
 80016b8:	4393      	bics	r3, r2
 80016ba:	0019      	movs	r1, r3
 80016bc:	4b90      	ldr	r3, [pc, #576]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	430a      	orrs	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016c4:	f7ff f9ea 	bl	8000a9c <HAL_GetTick>
 80016c8:	0003      	movs	r3, r0
 80016ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016cc:	e009      	b.n	80016e2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ce:	f7ff f9e5 	bl	8000a9c <HAL_GetTick>
 80016d2:	0002      	movs	r2, r0
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	4a8a      	ldr	r2, [pc, #552]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e109      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e2:	4b87      	ldr	r3, [pc, #540]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2201      	movs	r2, #1
 80016e8:	4013      	ands	r3, r2
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d1ee      	bne.n	80016ce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2202      	movs	r2, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d009      	beq.n	800170e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fa:	4b83      	ldr	r3, [pc, #524]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	22f0      	movs	r2, #240	@ 0xf0
 8001700:	4393      	bics	r3, r2
 8001702:	0019      	movs	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	4b7f      	ldr	r3, [pc, #508]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 800170a:	430a      	orrs	r2, r1
 800170c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2201      	movs	r2, #1
 8001714:	4013      	ands	r3, r2
 8001716:	d100      	bne.n	800171a <HAL_RCC_ClockConfig+0x8a>
 8001718:	e089      	b.n	800182e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b02      	cmp	r3, #2
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001722:	4b79      	ldr	r3, [pc, #484]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	@ 0x80
 8001728:	029b      	lsls	r3, r3, #10
 800172a:	4013      	ands	r3, r2
 800172c:	d120      	bne.n	8001770 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e0e1      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b03      	cmp	r3, #3
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800173a:	4b73      	ldr	r3, [pc, #460]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	049b      	lsls	r3, r3, #18
 8001742:	4013      	ands	r3, r2
 8001744:	d114      	bne.n	8001770 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0d5      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d106      	bne.n	8001760 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001752:	4b6d      	ldr	r3, [pc, #436]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2204      	movs	r2, #4
 8001758:	4013      	ands	r3, r2
 800175a:	d109      	bne.n	8001770 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e0ca      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001760:	4b69      	ldr	r3, [pc, #420]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	2380      	movs	r3, #128	@ 0x80
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4013      	ands	r3, r2
 800176a:	d101      	bne.n	8001770 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0c2      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001770:	4b65      	ldr	r3, [pc, #404]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2203      	movs	r2, #3
 8001776:	4393      	bics	r3, r2
 8001778:	0019      	movs	r1, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	4b62      	ldr	r3, [pc, #392]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001780:	430a      	orrs	r2, r1
 8001782:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001784:	f7ff f98a 	bl	8000a9c <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d111      	bne.n	80017b8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001794:	e009      	b.n	80017aa <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001796:	f7ff f981 	bl	8000a9c <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4a58      	ldr	r2, [pc, #352]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e0a5      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80017aa:	4b57      	ldr	r3, [pc, #348]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	220c      	movs	r2, #12
 80017b0:	4013      	ands	r3, r2
 80017b2:	2b08      	cmp	r3, #8
 80017b4:	d1ef      	bne.n	8001796 <HAL_RCC_ClockConfig+0x106>
 80017b6:	e03a      	b.n	800182e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b03      	cmp	r3, #3
 80017be:	d111      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c0:	e009      	b.n	80017d6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017c2:	f7ff f96b 	bl	8000a9c <HAL_GetTick>
 80017c6:	0002      	movs	r2, r0
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	4a4d      	ldr	r2, [pc, #308]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e08f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	220c      	movs	r2, #12
 80017dc:	4013      	ands	r3, r2
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d1ef      	bne.n	80017c2 <HAL_RCC_ClockConfig+0x132>
 80017e2:	e024      	b.n	800182e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d11b      	bne.n	8001824 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ec:	e009      	b.n	8001802 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ee:	f7ff f955 	bl	8000a9c <HAL_GetTick>
 80017f2:	0002      	movs	r2, r0
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	4a42      	ldr	r2, [pc, #264]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e079      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001802:	4b41      	ldr	r3, [pc, #260]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	220c      	movs	r2, #12
 8001808:	4013      	ands	r3, r2
 800180a:	2b04      	cmp	r3, #4
 800180c:	d1ef      	bne.n	80017ee <HAL_RCC_ClockConfig+0x15e>
 800180e:	e00e      	b.n	800182e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001810:	f7ff f944 	bl	8000a9c <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	4a3a      	ldr	r2, [pc, #232]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e068      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001824:	4b38      	ldr	r3, [pc, #224]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	220c      	movs	r2, #12
 800182a:	4013      	ands	r3, r2
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800182e:	4b34      	ldr	r3, [pc, #208]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2201      	movs	r2, #1
 8001834:	4013      	ands	r3, r2
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d21e      	bcs.n	800187a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183c:	4b30      	ldr	r3, [pc, #192]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2201      	movs	r2, #1
 8001842:	4393      	bics	r3, r2
 8001844:	0019      	movs	r1, r3
 8001846:	4b2e      	ldr	r3, [pc, #184]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800184e:	f7ff f925 	bl	8000a9c <HAL_GetTick>
 8001852:	0003      	movs	r3, r0
 8001854:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	e009      	b.n	800186c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001858:	f7ff f920 	bl	8000a9c <HAL_GetTick>
 800185c:	0002      	movs	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	4a28      	ldr	r2, [pc, #160]	@ (8001904 <HAL_RCC_ClockConfig+0x274>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d901      	bls.n	800186c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e044      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <HAL_RCC_ClockConfig+0x270>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2201      	movs	r2, #1
 8001872:	4013      	ands	r3, r2
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d1ee      	bne.n	8001858 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2204      	movs	r2, #4
 8001880:	4013      	ands	r3, r2
 8001882:	d009      	beq.n	8001898 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001884:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	4a20      	ldr	r2, [pc, #128]	@ (800190c <HAL_RCC_ClockConfig+0x27c>)
 800188a:	4013      	ands	r3, r2
 800188c:	0019      	movs	r1, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68da      	ldr	r2, [r3, #12]
 8001892:	4b1d      	ldr	r3, [pc, #116]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 8001894:	430a      	orrs	r2, r1
 8001896:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2208      	movs	r2, #8
 800189e:	4013      	ands	r3, r2
 80018a0:	d00a      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018a2:	4b19      	ldr	r3, [pc, #100]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	4a1a      	ldr	r2, [pc, #104]	@ (8001910 <HAL_RCC_ClockConfig+0x280>)
 80018a8:	4013      	ands	r3, r2
 80018aa:	0019      	movs	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	00da      	lsls	r2, r3, #3
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80018b4:	430a      	orrs	r2, r1
 80018b6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018b8:	f000 f832 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 80018bc:	0001      	movs	r1, r0
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_RCC_ClockConfig+0x278>)
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	091b      	lsrs	r3, r3, #4
 80018c4:	220f      	movs	r2, #15
 80018c6:	4013      	ands	r3, r2
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_RCC_ClockConfig+0x284>)
 80018ca:	5cd3      	ldrb	r3, [r2, r3]
 80018cc:	000a      	movs	r2, r1
 80018ce:	40da      	lsrs	r2, r3
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <HAL_RCC_ClockConfig+0x288>)
 80018d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_RCC_ClockConfig+0x28c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	250b      	movs	r5, #11
 80018da:	197c      	adds	r4, r7, r5
 80018dc:	0018      	movs	r0, r3
 80018de:	f7ff f897 	bl	8000a10 <HAL_InitTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80018e6:	197b      	adds	r3, r7, r5
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d002      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80018ee:	197b      	adds	r3, r7, r5
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	e000      	b.n	80018f6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	0018      	movs	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	b004      	add	sp, #16
 80018fc:	bdb0      	pop	{r4, r5, r7, pc}
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	40022000 	.word	0x40022000
 8001904:	00001388 	.word	0x00001388
 8001908:	40021000 	.word	0x40021000
 800190c:	fffff8ff 	.word	0xfffff8ff
 8001910:	ffffc7ff 	.word	0xffffc7ff
 8001914:	08003140 	.word	0x08003140
 8001918:	20000000 	.word	0x20000000
 800191c:	20000004 	.word	0x20000004

08001920 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001926:	4b3c      	ldr	r3, [pc, #240]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	220c      	movs	r2, #12
 8001930:	4013      	ands	r3, r2
 8001932:	2b0c      	cmp	r3, #12
 8001934:	d013      	beq.n	800195e <HAL_RCC_GetSysClockFreq+0x3e>
 8001936:	d85c      	bhi.n	80019f2 <HAL_RCC_GetSysClockFreq+0xd2>
 8001938:	2b04      	cmp	r3, #4
 800193a:	d002      	beq.n	8001942 <HAL_RCC_GetSysClockFreq+0x22>
 800193c:	2b08      	cmp	r3, #8
 800193e:	d00b      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x38>
 8001940:	e057      	b.n	80019f2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001942:	4b35      	ldr	r3, [pc, #212]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2210      	movs	r2, #16
 8001948:	4013      	ands	r3, r2
 800194a:	d002      	beq.n	8001952 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800194c:	4b33      	ldr	r3, [pc, #204]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0xfc>)
 800194e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001950:	e05d      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001952:	4b33      	ldr	r3, [pc, #204]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x100>)
 8001954:	613b      	str	r3, [r7, #16]
      break;
 8001956:	e05a      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001958:	4b32      	ldr	r3, [pc, #200]	@ (8001a24 <HAL_RCC_GetSysClockFreq+0x104>)
 800195a:	613b      	str	r3, [r7, #16]
      break;
 800195c:	e057      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	0c9b      	lsrs	r3, r3, #18
 8001962:	220f      	movs	r2, #15
 8001964:	4013      	ands	r3, r2
 8001966:	4a30      	ldr	r2, [pc, #192]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	0d9b      	lsrs	r3, r3, #22
 8001970:	2203      	movs	r2, #3
 8001972:	4013      	ands	r3, r2
 8001974:	3301      	adds	r3, #1
 8001976:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001978:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	025b      	lsls	r3, r3, #9
 8001980:	4013      	ands	r3, r2
 8001982:	d00f      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	000a      	movs	r2, r1
 8001988:	0152      	lsls	r2, r2, #5
 800198a:	1a52      	subs	r2, r2, r1
 800198c:	0193      	lsls	r3, r2, #6
 800198e:	1a9b      	subs	r3, r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	185b      	adds	r3, r3, r1
 8001994:	025b      	lsls	r3, r3, #9
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	0018      	movs	r0, r3
 800199a:	f7fe fbb5 	bl	8000108 <__udivsi3>
 800199e:	0003      	movs	r3, r0
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	e023      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80019a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2210      	movs	r2, #16
 80019aa:	4013      	ands	r3, r2
 80019ac:	d00f      	beq.n	80019ce <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80019ae:	68b9      	ldr	r1, [r7, #8]
 80019b0:	000a      	movs	r2, r1
 80019b2:	0152      	lsls	r2, r2, #5
 80019b4:	1a52      	subs	r2, r2, r1
 80019b6:	0193      	lsls	r3, r2, #6
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	185b      	adds	r3, r3, r1
 80019be:	021b      	lsls	r3, r3, #8
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	0018      	movs	r0, r3
 80019c4:	f7fe fba0 	bl	8000108 <__udivsi3>
 80019c8:	0003      	movs	r3, r0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e00e      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80019ce:	68b9      	ldr	r1, [r7, #8]
 80019d0:	000a      	movs	r2, r1
 80019d2:	0152      	lsls	r2, r2, #5
 80019d4:	1a52      	subs	r2, r2, r1
 80019d6:	0193      	lsls	r3, r2, #6
 80019d8:	1a9b      	subs	r3, r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	185b      	adds	r3, r3, r1
 80019de:	029b      	lsls	r3, r3, #10
 80019e0:	6879      	ldr	r1, [r7, #4]
 80019e2:	0018      	movs	r0, r3
 80019e4:	f7fe fb90 	bl	8000108 <__udivsi3>
 80019e8:	0003      	movs	r3, r0
 80019ea:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	613b      	str	r3, [r7, #16]
      break;
 80019f0:	e00d      	b.n	8001a0e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	0b5b      	lsrs	r3, r3, #13
 80019f8:	2207      	movs	r2, #7
 80019fa:	4013      	ands	r3, r2
 80019fc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	3301      	adds	r3, #1
 8001a02:	2280      	movs	r2, #128	@ 0x80
 8001a04:	0212      	lsls	r2, r2, #8
 8001a06:	409a      	lsls	r2, r3
 8001a08:	0013      	movs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
      break;
 8001a0c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001a0e:	693b      	ldr	r3, [r7, #16]
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b006      	add	sp, #24
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	003d0900 	.word	0x003d0900
 8001a20:	00f42400 	.word	0x00f42400
 8001a24:	007a1200 	.word	0x007a1200
 8001a28:	08003158 	.word	0x08003158

08001a2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a30:	4b02      	ldr	r3, [pc, #8]	@ (8001a3c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a32:	681b      	ldr	r3, [r3, #0]
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			@ (mov r8, r8)
 8001a3c:	20000000 	.word	0x20000000

08001a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a44:	f7ff fff2 	bl	8001a2c <HAL_RCC_GetHCLKFreq>
 8001a48:	0001      	movs	r1, r0
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	0a1b      	lsrs	r3, r3, #8
 8001a50:	2207      	movs	r2, #7
 8001a52:	4013      	ands	r3, r2
 8001a54:	4a04      	ldr	r2, [pc, #16]	@ (8001a68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	40d9      	lsrs	r1, r3
 8001a5a:	000b      	movs	r3, r1
}
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	40021000 	.word	0x40021000
 8001a68:	08003150 	.word	0x08003150

08001a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a70:	f7ff ffdc 	bl	8001a2c <HAL_RCC_GetHCLKFreq>
 8001a74:	0001      	movs	r1, r0
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	0adb      	lsrs	r3, r3, #11
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	4013      	ands	r3, r2
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a82:	5cd3      	ldrb	r3, [r2, r3]
 8001a84:	40d9      	lsrs	r1, r3
 8001a86:	000b      	movs	r3, r1
}
 8001a88:	0018      	movs	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	40021000 	.word	0x40021000
 8001a94:	08003150 	.word	0x08003150

08001a98 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001aa0:	2017      	movs	r0, #23
 8001aa2:	183b      	adds	r3, r7, r0
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2220      	movs	r2, #32
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d100      	bne.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001ab2:	e0c7      	b.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab4:	4b84      	ldr	r3, [pc, #528]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ab6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ab8:	2380      	movs	r3, #128	@ 0x80
 8001aba:	055b      	lsls	r3, r3, #21
 8001abc:	4013      	ands	r3, r2
 8001abe:	d109      	bne.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	4b81      	ldr	r3, [pc, #516]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ac4:	4b80      	ldr	r3, [pc, #512]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac6:	2180      	movs	r1, #128	@ 0x80
 8001ac8:	0549      	lsls	r1, r1, #21
 8001aca:	430a      	orrs	r2, r1
 8001acc:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001ace:	183b      	adds	r3, r7, r0
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad4:	4b7d      	ldr	r3, [pc, #500]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4013      	ands	r3, r2
 8001ade:	d11a      	bne.n	8001b16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae0:	4b7a      	ldr	r3, [pc, #488]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4b79      	ldr	r3, [pc, #484]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	0049      	lsls	r1, r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aee:	f7fe ffd5 	bl	8000a9c <HAL_GetTick>
 8001af2:	0003      	movs	r3, r0
 8001af4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af6:	e008      	b.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af8:	f7fe ffd0 	bl	8000a9c <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b64      	cmp	r3, #100	@ 0x64
 8001b04:	d901      	bls.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e0d9      	b.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b70      	ldr	r3, [pc, #448]	@ (8001ccc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001b16:	4b6c      	ldr	r3, [pc, #432]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	23c0      	movs	r3, #192	@ 0xc0
 8001b1c:	039b      	lsls	r3, r3, #14
 8001b1e:	4013      	ands	r3, r2
 8001b20:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	23c0      	movs	r3, #192	@ 0xc0
 8001b28:	039b      	lsls	r3, r3, #14
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d013      	beq.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	23c0      	movs	r3, #192	@ 0xc0
 8001b38:	029b      	lsls	r3, r3, #10
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	23c0      	movs	r3, #192	@ 0xc0
 8001b3e:	029b      	lsls	r3, r3, #10
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10a      	bne.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001b44:	4b60      	ldr	r3, [pc, #384]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	029b      	lsls	r3, r3, #10
 8001b4c:	401a      	ands	r2, r3
 8001b4e:	2380      	movs	r3, #128	@ 0x80
 8001b50:	029b      	lsls	r3, r3, #10
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d101      	bne.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0b1      	b.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b5e:	23c0      	movs	r3, #192	@ 0xc0
 8001b60:	029b      	lsls	r3, r3, #10
 8001b62:	4013      	ands	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d03b      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	23c0      	movs	r3, #192	@ 0xc0
 8001b72:	029b      	lsls	r3, r3, #10
 8001b74:	4013      	ands	r3, r2
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d033      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2220      	movs	r2, #32
 8001b82:	4013      	ands	r3, r2
 8001b84:	d02e      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b86:	4b50      	ldr	r3, [pc, #320]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b8a:	4a51      	ldr	r2, [pc, #324]	@ (8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b90:	4b4d      	ldr	r3, [pc, #308]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b94:	4b4c      	ldr	r3, [pc, #304]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	0309      	lsls	r1, r1, #12
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b9e:	4b4a      	ldr	r3, [pc, #296]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ba0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ba2:	4b49      	ldr	r3, [pc, #292]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ba4:	494b      	ldr	r1, [pc, #300]	@ (8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001ba6:	400a      	ands	r2, r1
 8001ba8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001baa:	4b47      	ldr	r3, [pc, #284]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d014      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bba:	f7fe ff6f 	bl	8000a9c <HAL_GetTick>
 8001bbe:	0003      	movs	r3, r0
 8001bc0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bc2:	e009      	b.n	8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc4:	f7fe ff6a 	bl	8000a9c <HAL_GetTick>
 8001bc8:	0002      	movs	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	4a42      	ldr	r2, [pc, #264]	@ (8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d901      	bls.n	8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	e072      	b.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bd8:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001bdc:	2380      	movs	r3, #128	@ 0x80
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4013      	ands	r3, r2
 8001be2:	d0ef      	beq.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2220      	movs	r2, #32
 8001bea:	4013      	ands	r3, r2
 8001bec:	d01f      	beq.n	8001c2e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	23c0      	movs	r3, #192	@ 0xc0
 8001bf4:	029b      	lsls	r3, r3, #10
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	23c0      	movs	r3, #192	@ 0xc0
 8001bfa:	029b      	lsls	r3, r3, #10
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d10c      	bne.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001c00:	4b31      	ldr	r3, [pc, #196]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a35      	ldr	r2, [pc, #212]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001c06:	4013      	ands	r3, r2
 8001c08:	0019      	movs	r1, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	23c0      	movs	r3, #192	@ 0xc0
 8001c10:	039b      	lsls	r3, r3, #14
 8001c12:	401a      	ands	r2, r3
 8001c14:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c1c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	23c0      	movs	r3, #192	@ 0xc0
 8001c24:	029b      	lsls	r3, r3, #10
 8001c26:	401a      	ands	r2, r3
 8001c28:	4b27      	ldr	r3, [pc, #156]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c2e:	2317      	movs	r3, #23
 8001c30:	18fb      	adds	r3, r7, r3
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d105      	bne.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c38:	4b23      	ldr	r3, [pc, #140]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c3c:	4b22      	ldr	r3, [pc, #136]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c3e:	4928      	ldr	r1, [pc, #160]	@ (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c40:	400a      	ands	r2, r1
 8001c42:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2202      	movs	r2, #2
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d009      	beq.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c52:	220c      	movs	r2, #12
 8001c54:	4393      	bics	r3, r2
 8001c56:	0019      	movs	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2204      	movs	r2, #4
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d009      	beq.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c6c:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c72:	4013      	ands	r3, r2
 8001c74:	0019      	movs	r1, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2208      	movs	r2, #8
 8001c86:	4013      	ands	r3, r2
 8001c88:	d009      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8e:	4a16      	ldr	r2, [pc, #88]	@ (8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	0019      	movs	r1, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2280      	movs	r2, #128	@ 0x80
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d009      	beq.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cac:	4a0f      	ldr	r2, [pc, #60]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	695a      	ldr	r2, [r3, #20]
 8001cb6:	4b04      	ldr	r3, [pc, #16]	@ (8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	b006      	add	sp, #24
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	40007000 	.word	0x40007000
 8001cd0:	fffcffff 	.word	0xfffcffff
 8001cd4:	fff7ffff 	.word	0xfff7ffff
 8001cd8:	00001388 	.word	0x00001388
 8001cdc:	ffcfffff 	.word	0xffcfffff
 8001ce0:	efffffff 	.word	0xefffffff
 8001ce4:	fffff3ff 	.word	0xfffff3ff
 8001ce8:	ffffcfff 	.word	0xffffcfff
 8001cec:	fff3ffff 	.word	0xfff3ffff

08001cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e032      	b.n	8001d68 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2239      	movs	r2, #57	@ 0x39
 8001d06:	5c9b      	ldrb	r3, [r3, r2]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d107      	bne.n	8001d1e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2238      	movs	r2, #56	@ 0x38
 8001d12:	2100      	movs	r1, #0
 8001d14:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f7fe fd63 	bl	80007e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2239      	movs	r2, #57	@ 0x39
 8001d22:	2102      	movs	r1, #2
 8001d24:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	0019      	movs	r1, r3
 8001d30:	0010      	movs	r0, r2
 8001d32:	f000 fa8b 	bl	800224c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	223e      	movs	r2, #62	@ 0x3e
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	223a      	movs	r2, #58	@ 0x3a
 8001d42:	2101      	movs	r1, #1
 8001d44:	5499      	strb	r1, [r3, r2]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	223b      	movs	r2, #59	@ 0x3b
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	5499      	strb	r1, [r3, r2]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	223c      	movs	r2, #60	@ 0x3c
 8001d52:	2101      	movs	r1, #1
 8001d54:	5499      	strb	r1, [r3, r2]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	223d      	movs	r2, #61	@ 0x3d
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2239      	movs	r2, #57	@ 0x39
 8001d62:	2101      	movs	r1, #1
 8001d64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b002      	add	sp, #8
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e032      	b.n	8001de8 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2239      	movs	r2, #57	@ 0x39
 8001d86:	5c9b      	ldrb	r3, [r3, r2]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d107      	bne.n	8001d9e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2238      	movs	r2, #56	@ 0x38
 8001d92:	2100      	movs	r1, #0
 8001d94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f000 f829 	bl	8001df0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2239      	movs	r2, #57	@ 0x39
 8001da2:	2102      	movs	r1, #2
 8001da4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3304      	adds	r3, #4
 8001dae:	0019      	movs	r1, r3
 8001db0:	0010      	movs	r0, r2
 8001db2:	f000 fa4b 	bl	800224c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	223e      	movs	r2, #62	@ 0x3e
 8001dba:	2101      	movs	r1, #1
 8001dbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	223a      	movs	r2, #58	@ 0x3a
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	5499      	strb	r1, [r3, r2]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	223b      	movs	r2, #59	@ 0x3b
 8001dca:	2101      	movs	r1, #1
 8001dcc:	5499      	strb	r1, [r3, r2]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	223c      	movs	r2, #60	@ 0x3c
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	5499      	strb	r1, [r3, r2]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	223d      	movs	r2, #61	@ 0x3d
 8001dda:	2101      	movs	r1, #1
 8001ddc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2239      	movs	r2, #57	@ 0x39
 8001de2:	2101      	movs	r1, #1
 8001de4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	0018      	movs	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b002      	add	sp, #8
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001df8:	46c0      	nop			@ (mov r8, r8)
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b002      	add	sp, #8
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d108      	bne.n	8001e22 <HAL_TIM_PWM_Start+0x22>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	223a      	movs	r2, #58	@ 0x3a
 8001e14:	5c9b      	ldrb	r3, [r3, r2]
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	1e5a      	subs	r2, r3, #1
 8001e1c:	4193      	sbcs	r3, r2
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	e01f      	b.n	8001e62 <HAL_TIM_PWM_Start+0x62>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d108      	bne.n	8001e3a <HAL_TIM_PWM_Start+0x3a>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	223b      	movs	r2, #59	@ 0x3b
 8001e2c:	5c9b      	ldrb	r3, [r3, r2]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	3b01      	subs	r3, #1
 8001e32:	1e5a      	subs	r2, r3, #1
 8001e34:	4193      	sbcs	r3, r2
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	e013      	b.n	8001e62 <HAL_TIM_PWM_Start+0x62>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d108      	bne.n	8001e52 <HAL_TIM_PWM_Start+0x52>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	223c      	movs	r2, #60	@ 0x3c
 8001e44:	5c9b      	ldrb	r3, [r3, r2]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	1e5a      	subs	r2, r3, #1
 8001e4c:	4193      	sbcs	r3, r2
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	e007      	b.n	8001e62 <HAL_TIM_PWM_Start+0x62>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	223d      	movs	r2, #61	@ 0x3d
 8001e56:	5c9b      	ldrb	r3, [r3, r2]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	1e5a      	subs	r2, r3, #1
 8001e5e:	4193      	sbcs	r3, r2
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e04d      	b.n	8001f06 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d104      	bne.n	8001e7a <HAL_TIM_PWM_Start+0x7a>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	223a      	movs	r2, #58	@ 0x3a
 8001e74:	2102      	movs	r1, #2
 8001e76:	5499      	strb	r1, [r3, r2]
 8001e78:	e013      	b.n	8001ea2 <HAL_TIM_PWM_Start+0xa2>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d104      	bne.n	8001e8a <HAL_TIM_PWM_Start+0x8a>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	223b      	movs	r2, #59	@ 0x3b
 8001e84:	2102      	movs	r1, #2
 8001e86:	5499      	strb	r1, [r3, r2]
 8001e88:	e00b      	b.n	8001ea2 <HAL_TIM_PWM_Start+0xa2>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d104      	bne.n	8001e9a <HAL_TIM_PWM_Start+0x9a>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	223c      	movs	r2, #60	@ 0x3c
 8001e94:	2102      	movs	r1, #2
 8001e96:	5499      	strb	r1, [r3, r2]
 8001e98:	e003      	b.n	8001ea2 <HAL_TIM_PWM_Start+0xa2>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	223d      	movs	r2, #61	@ 0x3d
 8001e9e:	2102      	movs	r1, #2
 8001ea0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	6839      	ldr	r1, [r7, #0]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f000 fbc6 	bl	800263c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	2380      	movs	r3, #128	@ 0x80
 8001eb6:	05db      	lsls	r3, r3, #23
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d009      	beq.n	8001ed0 <HAL_TIM_PWM_Start+0xd0>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a13      	ldr	r2, [pc, #76]	@ (8001f10 <HAL_TIM_PWM_Start+0x110>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d004      	beq.n	8001ed0 <HAL_TIM_PWM_Start+0xd0>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a12      	ldr	r2, [pc, #72]	@ (8001f14 <HAL_TIM_PWM_Start+0x114>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d111      	bne.n	8001ef4 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2207      	movs	r2, #7
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	d010      	beq.n	8001f04 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2101      	movs	r1, #1
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef2:	e007      	b.n	8001f04 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2101      	movs	r1, #1
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b004      	add	sp, #16
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	40010800 	.word	0x40010800
 8001f14:	40011400 	.word	0x40011400

08001f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f24:	2317      	movs	r3, #23
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2238      	movs	r2, #56	@ 0x38
 8001f30:	5c9b      	ldrb	r3, [r3, r2]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_TIM_PWM_ConfigChannel+0x22>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e0ad      	b.n	8002096 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2238      	movs	r2, #56	@ 0x38
 8001f3e:	2101      	movs	r1, #1
 8001f40:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	d100      	bne.n	8001f4a <HAL_TIM_PWM_ConfigChannel+0x32>
 8001f48:	e076      	b.n	8002038 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b0c      	cmp	r3, #12
 8001f4e:	d900      	bls.n	8001f52 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001f50:	e095      	b.n	800207e <HAL_TIM_PWM_ConfigChannel+0x166>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	d04e      	beq.n	8001ff6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d900      	bls.n	8001f60 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001f5e:	e08e      	b.n	800207e <HAL_TIM_PWM_ConfigChannel+0x166>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_TIM_PWM_ConfigChannel+0x56>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d021      	beq.n	8001fb0 <HAL_TIM_PWM_ConfigChannel+0x98>
 8001f6c:	e087      	b.n	800207e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	0011      	movs	r1, r2
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 f9c2 	bl	8002300 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2108      	movs	r1, #8
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	699a      	ldr	r2, [r3, #24]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2104      	movs	r1, #4
 8001f98:	438a      	bics	r2, r1
 8001f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6999      	ldr	r1, [r3, #24]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	619a      	str	r2, [r3, #24]
      break;
 8001fae:	e06b      	b.n	8002088 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	0011      	movs	r1, r2
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f000 f9dd 	bl	8002378 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	699a      	ldr	r2, [r3, #24]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2180      	movs	r1, #128	@ 0x80
 8001fca:	0109      	lsls	r1, r1, #4
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	699a      	ldr	r2, [r3, #24]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4931      	ldr	r1, [pc, #196]	@ (80020a0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	6999      	ldr	r1, [r3, #24]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	021a      	lsls	r2, r3, #8
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	619a      	str	r2, [r3, #24]
      break;
 8001ff4:	e048      	b.n	8002088 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	0011      	movs	r1, r2
 8001ffe:	0018      	movs	r0, r3
 8002000:	f000 f9fc 	bl	80023fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	69da      	ldr	r2, [r3, #28]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2108      	movs	r1, #8
 8002010:	430a      	orrs	r2, r1
 8002012:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	69da      	ldr	r2, [r3, #28]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2104      	movs	r1, #4
 8002020:	438a      	bics	r2, r1
 8002022:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	69d9      	ldr	r1, [r3, #28]
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	61da      	str	r2, [r3, #28]
      break;
 8002036:	e027      	b.n	8002088 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68ba      	ldr	r2, [r7, #8]
 800203e:	0011      	movs	r1, r2
 8002040:	0018      	movs	r0, r3
 8002042:	f000 fa1b 	bl	800247c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	69da      	ldr	r2, [r3, #28]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2180      	movs	r1, #128	@ 0x80
 8002052:	0109      	lsls	r1, r1, #4
 8002054:	430a      	orrs	r2, r1
 8002056:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	69da      	ldr	r2, [r3, #28]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	490f      	ldr	r1, [pc, #60]	@ (80020a0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002064:	400a      	ands	r2, r1
 8002066:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	69d9      	ldr	r1, [r3, #28]
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	021a      	lsls	r2, r3, #8
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	430a      	orrs	r2, r1
 800207a:	61da      	str	r2, [r3, #28]
      break;
 800207c:	e004      	b.n	8002088 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800207e:	2317      	movs	r3, #23
 8002080:	18fb      	adds	r3, r7, r3
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
      break;
 8002086:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2238      	movs	r2, #56	@ 0x38
 800208c:	2100      	movs	r1, #0
 800208e:	5499      	strb	r1, [r3, r2]

  return status;
 8002090:	2317      	movs	r3, #23
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	781b      	ldrb	r3, [r3, #0]
}
 8002096:	0018      	movs	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	b006      	add	sp, #24
 800209c:	bd80      	pop	{r7, pc}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	fffffbff 	.word	0xfffffbff

080020a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020ae:	230f      	movs	r3, #15
 80020b0:	18fb      	adds	r3, r7, r3
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2238      	movs	r2, #56	@ 0x38
 80020ba:	5c9b      	ldrb	r3, [r3, r2]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_TIM_ConfigClockSource+0x20>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e0bc      	b.n	800223e <HAL_TIM_ConfigClockSource+0x19a>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2238      	movs	r2, #56	@ 0x38
 80020c8:	2101      	movs	r1, #1
 80020ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2239      	movs	r2, #57	@ 0x39
 80020d0:	2102      	movs	r1, #2
 80020d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2277      	movs	r2, #119	@ 0x77
 80020e0:	4393      	bics	r3, r2
 80020e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	4a58      	ldr	r2, [pc, #352]	@ (8002248 <HAL_TIM_ConfigClockSource+0x1a4>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2280      	movs	r2, #128	@ 0x80
 80020fa:	0192      	lsls	r2, r2, #6
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d040      	beq.n	8002182 <HAL_TIM_ConfigClockSource+0xde>
 8002100:	2280      	movs	r2, #128	@ 0x80
 8002102:	0192      	lsls	r2, r2, #6
 8002104:	4293      	cmp	r3, r2
 8002106:	d900      	bls.n	800210a <HAL_TIM_ConfigClockSource+0x66>
 8002108:	e088      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 800210a:	2280      	movs	r2, #128	@ 0x80
 800210c:	0152      	lsls	r2, r2, #5
 800210e:	4293      	cmp	r3, r2
 8002110:	d100      	bne.n	8002114 <HAL_TIM_ConfigClockSource+0x70>
 8002112:	e088      	b.n	8002226 <HAL_TIM_ConfigClockSource+0x182>
 8002114:	2280      	movs	r2, #128	@ 0x80
 8002116:	0152      	lsls	r2, r2, #5
 8002118:	4293      	cmp	r3, r2
 800211a:	d900      	bls.n	800211e <HAL_TIM_ConfigClockSource+0x7a>
 800211c:	e07e      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 800211e:	2b70      	cmp	r3, #112	@ 0x70
 8002120:	d018      	beq.n	8002154 <HAL_TIM_ConfigClockSource+0xb0>
 8002122:	d900      	bls.n	8002126 <HAL_TIM_ConfigClockSource+0x82>
 8002124:	e07a      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 8002126:	2b60      	cmp	r3, #96	@ 0x60
 8002128:	d04f      	beq.n	80021ca <HAL_TIM_ConfigClockSource+0x126>
 800212a:	d900      	bls.n	800212e <HAL_TIM_ConfigClockSource+0x8a>
 800212c:	e076      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 800212e:	2b50      	cmp	r3, #80	@ 0x50
 8002130:	d03b      	beq.n	80021aa <HAL_TIM_ConfigClockSource+0x106>
 8002132:	d900      	bls.n	8002136 <HAL_TIM_ConfigClockSource+0x92>
 8002134:	e072      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 8002136:	2b40      	cmp	r3, #64	@ 0x40
 8002138:	d057      	beq.n	80021ea <HAL_TIM_ConfigClockSource+0x146>
 800213a:	d900      	bls.n	800213e <HAL_TIM_ConfigClockSource+0x9a>
 800213c:	e06e      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 800213e:	2b30      	cmp	r3, #48	@ 0x30
 8002140:	d063      	beq.n	800220a <HAL_TIM_ConfigClockSource+0x166>
 8002142:	d86b      	bhi.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 8002144:	2b20      	cmp	r3, #32
 8002146:	d060      	beq.n	800220a <HAL_TIM_ConfigClockSource+0x166>
 8002148:	d868      	bhi.n	800221c <HAL_TIM_ConfigClockSource+0x178>
 800214a:	2b00      	cmp	r3, #0
 800214c:	d05d      	beq.n	800220a <HAL_TIM_ConfigClockSource+0x166>
 800214e:	2b10      	cmp	r3, #16
 8002150:	d05b      	beq.n	800220a <HAL_TIM_ConfigClockSource+0x166>
 8002152:	e063      	b.n	800221c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002164:	f000 fa4a 	bl	80025fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2277      	movs	r2, #119	@ 0x77
 8002174:	4313      	orrs	r3, r2
 8002176:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68ba      	ldr	r2, [r7, #8]
 800217e:	609a      	str	r2, [r3, #8]
      break;
 8002180:	e052      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002192:	f000 fa33 	bl	80025fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2180      	movs	r1, #128	@ 0x80
 80021a2:	01c9      	lsls	r1, r1, #7
 80021a4:	430a      	orrs	r2, r1
 80021a6:	609a      	str	r2, [r3, #8]
      break;
 80021a8:	e03e      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021b6:	001a      	movs	r2, r3
 80021b8:	f000 f9a6 	bl	8002508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2150      	movs	r1, #80	@ 0x50
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 fa00 	bl	80025c8 <TIM_ITRx_SetConfig>
      break;
 80021c8:	e02e      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021d6:	001a      	movs	r2, r3
 80021d8:	f000 f9c4 	bl	8002564 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2160      	movs	r1, #96	@ 0x60
 80021e2:	0018      	movs	r0, r3
 80021e4:	f000 f9f0 	bl	80025c8 <TIM_ITRx_SetConfig>
      break;
 80021e8:	e01e      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021f6:	001a      	movs	r2, r3
 80021f8:	f000 f986 	bl	8002508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2140      	movs	r1, #64	@ 0x40
 8002202:	0018      	movs	r0, r3
 8002204:	f000 f9e0 	bl	80025c8 <TIM_ITRx_SetConfig>
      break;
 8002208:	e00e      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	0019      	movs	r1, r3
 8002214:	0010      	movs	r0, r2
 8002216:	f000 f9d7 	bl	80025c8 <TIM_ITRx_SetConfig>
      break;
 800221a:	e005      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800221c:	230f      	movs	r3, #15
 800221e:	18fb      	adds	r3, r7, r3
 8002220:	2201      	movs	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]
      break;
 8002224:	e000      	b.n	8002228 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002226:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2239      	movs	r2, #57	@ 0x39
 800222c:	2101      	movs	r1, #1
 800222e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2238      	movs	r2, #56	@ 0x38
 8002234:	2100      	movs	r1, #0
 8002236:	5499      	strb	r1, [r3, r2]

  return status;
 8002238:	230f      	movs	r3, #15
 800223a:	18fb      	adds	r3, r7, r3
 800223c:	781b      	ldrb	r3, [r3, #0]
}
 800223e:	0018      	movs	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	b004      	add	sp, #16
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	ffff00ff 	.word	0xffff00ff

0800224c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	2380      	movs	r3, #128	@ 0x80
 8002260:	05db      	lsls	r3, r3, #23
 8002262:	429a      	cmp	r2, r3
 8002264:	d007      	beq.n	8002276 <TIM_Base_SetConfig+0x2a>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a22      	ldr	r2, [pc, #136]	@ (80022f4 <TIM_Base_SetConfig+0xa8>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d003      	beq.n	8002276 <TIM_Base_SetConfig+0x2a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a21      	ldr	r2, [pc, #132]	@ (80022f8 <TIM_Base_SetConfig+0xac>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d108      	bne.n	8002288 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2270      	movs	r2, #112	@ 0x70
 800227a:	4393      	bics	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	4313      	orrs	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	05db      	lsls	r3, r3, #23
 800228e:	429a      	cmp	r2, r3
 8002290:	d007      	beq.n	80022a2 <TIM_Base_SetConfig+0x56>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a17      	ldr	r2, [pc, #92]	@ (80022f4 <TIM_Base_SetConfig+0xa8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d003      	beq.n	80022a2 <TIM_Base_SetConfig+0x56>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a16      	ldr	r2, [pc, #88]	@ (80022f8 <TIM_Base_SetConfig+0xac>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d108      	bne.n	80022b4 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4a15      	ldr	r2, [pc, #84]	@ (80022fc <TIM_Base_SetConfig+0xb0>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2280      	movs	r2, #128	@ 0x80
 80022b8:	4393      	bics	r3, r2
 80022ba:	001a      	movs	r2, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2204      	movs	r2, #4
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]
}
 80022ec:	46c0      	nop			@ (mov r8, r8)
 80022ee:	46bd      	mov	sp, r7
 80022f0:	b004      	add	sp, #16
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40010800 	.word	0x40010800
 80022f8:	40011400 	.word	0x40011400
 80022fc:	fffffcff 	.word	0xfffffcff

08002300 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	2201      	movs	r2, #1
 8002316:	4393      	bics	r3, r2
 8002318:	001a      	movs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2270      	movs	r2, #112	@ 0x70
 800232e:	4393      	bics	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2203      	movs	r2, #3
 8002336:	4393      	bics	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4313      	orrs	r3, r2
 8002342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	2202      	movs	r2, #2
 8002348:	4393      	bics	r3, r2
 800234a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	4313      	orrs	r3, r2
 8002354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	621a      	str	r2, [r3, #32]
}
 8002370:	46c0      	nop			@ (mov r8, r8)
 8002372:	46bd      	mov	sp, r7
 8002374:	b006      	add	sp, #24
 8002376:	bd80      	pop	{r7, pc}

08002378 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	2210      	movs	r2, #16
 800238e:	4393      	bics	r3, r2
 8002390:	001a      	movs	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4a13      	ldr	r2, [pc, #76]	@ (80023f4 <TIM_OC2_SetConfig+0x7c>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	4a12      	ldr	r2, [pc, #72]	@ (80023f8 <TIM_OC2_SetConfig+0x80>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	021b      	lsls	r3, r3, #8
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2220      	movs	r2, #32
 80023c2:	4393      	bics	r3, r2
 80023c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	621a      	str	r2, [r3, #32]
}
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b006      	add	sp, #24
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	ffff8fff 	.word	0xffff8fff
 80023f8:	fffffcff 	.word	0xfffffcff

080023fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	4a18      	ldr	r2, [pc, #96]	@ (8002474 <TIM_OC3_SetConfig+0x78>)
 8002412:	401a      	ands	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2270      	movs	r2, #112	@ 0x70
 8002428:	4393      	bics	r3, r2
 800242a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2203      	movs	r2, #3
 8002430:	4393      	bics	r3, r2
 8002432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	4a0d      	ldr	r2, [pc, #52]	@ (8002478 <TIM_OC3_SetConfig+0x7c>)
 8002442:	4013      	ands	r3, r2
 8002444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	4313      	orrs	r3, r2
 8002450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	621a      	str	r2, [r3, #32]
}
 800246c:	46c0      	nop			@ (mov r8, r8)
 800246e:	46bd      	mov	sp, r7
 8002470:	b006      	add	sp, #24
 8002472:	bd80      	pop	{r7, pc}
 8002474:	fffffeff 	.word	0xfffffeff
 8002478:	fffffdff 	.word	0xfffffdff

0800247c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	4a19      	ldr	r2, [pc, #100]	@ (80024f8 <TIM_OC4_SetConfig+0x7c>)
 8002492:	401a      	ands	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4a15      	ldr	r2, [pc, #84]	@ (80024fc <TIM_OC4_SetConfig+0x80>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <TIM_OC4_SetConfig+0x84>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	4313      	orrs	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	4a10      	ldr	r2, [pc, #64]	@ (8002504 <TIM_OC4_SetConfig+0x88>)
 80024c4:	4013      	ands	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	031b      	lsls	r3, r3, #12
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	621a      	str	r2, [r3, #32]
}
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b006      	add	sp, #24
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	46c0      	nop			@ (mov r8, r8)
 80024f8:	ffffefff 	.word	0xffffefff
 80024fc:	ffff8fff 	.word	0xffff8fff
 8002500:	fffffcff 	.word	0xfffffcff
 8002504:	ffffdfff 	.word	0xffffdfff

08002508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	2201      	movs	r2, #1
 8002520:	4393      	bics	r3, r2
 8002522:	001a      	movs	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	22f0      	movs	r2, #240	@ 0xf0
 8002532:	4393      	bics	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	220a      	movs	r2, #10
 8002544:	4393      	bics	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	4313      	orrs	r3, r2
 800254e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	621a      	str	r2, [r3, #32]
}
 800255c:	46c0      	nop			@ (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b006      	add	sp, #24
 8002562:	bd80      	pop	{r7, pc}

08002564 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	2210      	movs	r2, #16
 800257c:	4393      	bics	r3, r2
 800257e:	001a      	movs	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	4a0d      	ldr	r2, [pc, #52]	@ (80025c4 <TIM_TI2_ConfigInputStage+0x60>)
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	031b      	lsls	r3, r3, #12
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	22a0      	movs	r2, #160	@ 0xa0
 80025a0:	4393      	bics	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	621a      	str	r2, [r3, #32]
}
 80025ba:	46c0      	nop			@ (mov r8, r8)
 80025bc:	46bd      	mov	sp, r7
 80025be:	b006      	add	sp, #24
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			@ (mov r8, r8)
 80025c4:	ffff0fff 	.word	0xffff0fff

080025c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2270      	movs	r2, #112	@ 0x70
 80025dc:	4393      	bics	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	2207      	movs	r2, #7
 80025e8:	4313      	orrs	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	609a      	str	r2, [r3, #8]
}
 80025f2:	46c0      	nop			@ (mov r8, r8)
 80025f4:	46bd      	mov	sp, r7
 80025f6:	b004      	add	sp, #16
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	4a09      	ldr	r2, [pc, #36]	@ (8002638 <TIM_ETR_SetConfig+0x3c>)
 8002614:	4013      	ands	r3, r2
 8002616:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	021a      	lsls	r2, r3, #8
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	431a      	orrs	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	4313      	orrs	r3, r2
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	609a      	str	r2, [r3, #8]
}
 8002630:	46c0      	nop			@ (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b006      	add	sp, #24
 8002636:	bd80      	pop	{r7, pc}
 8002638:	ffff00ff 	.word	0xffff00ff

0800263c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	221f      	movs	r2, #31
 800264c:	4013      	ands	r3, r2
 800264e:	2201      	movs	r2, #1
 8002650:	409a      	lsls	r2, r3
 8002652:	0013      	movs	r3, r2
 8002654:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	43d2      	mvns	r2, r2
 800265e:	401a      	ands	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1a      	ldr	r2, [r3, #32]
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	211f      	movs	r1, #31
 800266c:	400b      	ands	r3, r1
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4099      	lsls	r1, r3
 8002672:	000b      	movs	r3, r1
 8002674:	431a      	orrs	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	621a      	str	r2, [r3, #32]
}
 800267a:	46c0      	nop			@ (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b006      	add	sp, #24
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2238      	movs	r2, #56	@ 0x38
 8002692:	5c9b      	ldrb	r3, [r3, r2]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002698:	2302      	movs	r3, #2
 800269a:	e042      	b.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2238      	movs	r2, #56	@ 0x38
 80026a0:	2101      	movs	r1, #1
 80026a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2239      	movs	r2, #57	@ 0x39
 80026a8:	2102      	movs	r1, #2
 80026aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2270      	movs	r2, #112	@ 0x70
 80026c0:	4393      	bics	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	2380      	movs	r3, #128	@ 0x80
 80026dc:	05db      	lsls	r3, r3, #23
 80026de:	429a      	cmp	r2, r3
 80026e0:	d009      	beq.n	80026f6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a11      	ldr	r2, [pc, #68]	@ (800272c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d004      	beq.n	80026f6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002730 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d10c      	bne.n	8002710 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2280      	movs	r2, #128	@ 0x80
 80026fa:	4393      	bics	r3, r2
 80026fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	4313      	orrs	r3, r2
 8002706:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2239      	movs	r2, #57	@ 0x39
 8002714:	2101      	movs	r1, #1
 8002716:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2238      	movs	r2, #56	@ 0x38
 800271c:	2100      	movs	r1, #0
 800271e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	0018      	movs	r0, r3
 8002724:	46bd      	mov	sp, r7
 8002726:	b004      	add	sp, #16
 8002728:	bd80      	pop	{r7, pc}
 800272a:	46c0      	nop			@ (mov r8, r8)
 800272c:	40010800 	.word	0x40010800
 8002730:	40011400 	.word	0x40011400

08002734 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e044      	b.n	80027d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800274a:	2b00      	cmp	r3, #0
 800274c:	d107      	bne.n	800275e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2278      	movs	r2, #120	@ 0x78
 8002752:	2100      	movs	r1, #0
 8002754:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0018      	movs	r0, r3
 800275a:	f7fe f895 	bl	8000888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2224      	movs	r2, #36	@ 0x24
 8002762:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2101      	movs	r1, #1
 8002770:	438a      	bics	r2, r1
 8002772:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	0018      	movs	r0, r3
 8002780:	f000 fa76 	bl	8002c70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	0018      	movs	r0, r3
 8002788:	f000 f828 	bl	80027dc <UART_SetConfig>
 800278c:	0003      	movs	r3, r0
 800278e:	2b01      	cmp	r3, #1
 8002790:	d101      	bne.n	8002796 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e01c      	b.n	80027d0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	490d      	ldr	r1, [pc, #52]	@ (80027d8 <HAL_UART_Init+0xa4>)
 80027a2:	400a      	ands	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	212a      	movs	r1, #42	@ 0x2a
 80027b2:	438a      	bics	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2101      	movs	r1, #1
 80027c2:	430a      	orrs	r2, r1
 80027c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 fb05 	bl	8002dd8 <UART_CheckIdleState>
 80027ce:	0003      	movs	r3, r0
}
 80027d0:	0018      	movs	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b002      	add	sp, #8
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	ffffb7ff 	.word	0xffffb7ff

080027dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027dc:	b5b0      	push	{r4, r5, r7, lr}
 80027de:	b08e      	sub	sp, #56	@ 0x38
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80027e4:	231a      	movs	r3, #26
 80027e6:	2218      	movs	r2, #24
 80027e8:	189b      	adds	r3, r3, r2
 80027ea:	19db      	adds	r3, r3, r7
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	431a      	orrs	r2, r3
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	431a      	orrs	r2, r3
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	4313      	orrs	r3, r2
 8002806:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4ab4      	ldr	r2, [pc, #720]	@ (8002ae0 <UART_SetConfig+0x304>)
 8002810:	4013      	ands	r3, r2
 8002812:	0019      	movs	r1, r3
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800281a:	430a      	orrs	r2, r1
 800281c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	4aaf      	ldr	r2, [pc, #700]	@ (8002ae4 <UART_SetConfig+0x308>)
 8002826:	4013      	ands	r3, r2
 8002828:	0019      	movs	r1, r3
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	68da      	ldr	r2, [r3, #12]
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4aa9      	ldr	r2, [pc, #676]	@ (8002ae8 <UART_SetConfig+0x30c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d004      	beq.n	8002850 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800284c:	4313      	orrs	r3, r2
 800284e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	4aa5      	ldr	r2, [pc, #660]	@ (8002aec <UART_SetConfig+0x310>)
 8002858:	4013      	ands	r3, r2
 800285a:	0019      	movs	r1, r3
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002862:	430a      	orrs	r2, r1
 8002864:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4aa1      	ldr	r2, [pc, #644]	@ (8002af0 <UART_SetConfig+0x314>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d131      	bne.n	80028d4 <UART_SetConfig+0xf8>
 8002870:	4ba0      	ldr	r3, [pc, #640]	@ (8002af4 <UART_SetConfig+0x318>)
 8002872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002874:	220c      	movs	r2, #12
 8002876:	4013      	ands	r3, r2
 8002878:	2b0c      	cmp	r3, #12
 800287a:	d01d      	beq.n	80028b8 <UART_SetConfig+0xdc>
 800287c:	d823      	bhi.n	80028c6 <UART_SetConfig+0xea>
 800287e:	2b08      	cmp	r3, #8
 8002880:	d00c      	beq.n	800289c <UART_SetConfig+0xc0>
 8002882:	d820      	bhi.n	80028c6 <UART_SetConfig+0xea>
 8002884:	2b00      	cmp	r3, #0
 8002886:	d002      	beq.n	800288e <UART_SetConfig+0xb2>
 8002888:	2b04      	cmp	r3, #4
 800288a:	d00e      	beq.n	80028aa <UART_SetConfig+0xce>
 800288c:	e01b      	b.n	80028c6 <UART_SetConfig+0xea>
 800288e:	231b      	movs	r3, #27
 8002890:	2218      	movs	r2, #24
 8002892:	189b      	adds	r3, r3, r2
 8002894:	19db      	adds	r3, r3, r7
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]
 800289a:	e065      	b.n	8002968 <UART_SetConfig+0x18c>
 800289c:	231b      	movs	r3, #27
 800289e:	2218      	movs	r2, #24
 80028a0:	189b      	adds	r3, r3, r2
 80028a2:	19db      	adds	r3, r3, r7
 80028a4:	2202      	movs	r2, #2
 80028a6:	701a      	strb	r2, [r3, #0]
 80028a8:	e05e      	b.n	8002968 <UART_SetConfig+0x18c>
 80028aa:	231b      	movs	r3, #27
 80028ac:	2218      	movs	r2, #24
 80028ae:	189b      	adds	r3, r3, r2
 80028b0:	19db      	adds	r3, r3, r7
 80028b2:	2204      	movs	r2, #4
 80028b4:	701a      	strb	r2, [r3, #0]
 80028b6:	e057      	b.n	8002968 <UART_SetConfig+0x18c>
 80028b8:	231b      	movs	r3, #27
 80028ba:	2218      	movs	r2, #24
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	19db      	adds	r3, r3, r7
 80028c0:	2208      	movs	r2, #8
 80028c2:	701a      	strb	r2, [r3, #0]
 80028c4:	e050      	b.n	8002968 <UART_SetConfig+0x18c>
 80028c6:	231b      	movs	r3, #27
 80028c8:	2218      	movs	r2, #24
 80028ca:	189b      	adds	r3, r3, r2
 80028cc:	19db      	adds	r3, r3, r7
 80028ce:	2210      	movs	r2, #16
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	e049      	b.n	8002968 <UART_SetConfig+0x18c>
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a83      	ldr	r2, [pc, #524]	@ (8002ae8 <UART_SetConfig+0x30c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d13e      	bne.n	800295c <UART_SetConfig+0x180>
 80028de:	4b85      	ldr	r3, [pc, #532]	@ (8002af4 <UART_SetConfig+0x318>)
 80028e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028e2:	23c0      	movs	r3, #192	@ 0xc0
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	4013      	ands	r3, r2
 80028e8:	22c0      	movs	r2, #192	@ 0xc0
 80028ea:	0112      	lsls	r2, r2, #4
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d027      	beq.n	8002940 <UART_SetConfig+0x164>
 80028f0:	22c0      	movs	r2, #192	@ 0xc0
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d82a      	bhi.n	800294e <UART_SetConfig+0x172>
 80028f8:	2280      	movs	r2, #128	@ 0x80
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d011      	beq.n	8002924 <UART_SetConfig+0x148>
 8002900:	2280      	movs	r2, #128	@ 0x80
 8002902:	0112      	lsls	r2, r2, #4
 8002904:	4293      	cmp	r3, r2
 8002906:	d822      	bhi.n	800294e <UART_SetConfig+0x172>
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <UART_SetConfig+0x13a>
 800290c:	2280      	movs	r2, #128	@ 0x80
 800290e:	00d2      	lsls	r2, r2, #3
 8002910:	4293      	cmp	r3, r2
 8002912:	d00e      	beq.n	8002932 <UART_SetConfig+0x156>
 8002914:	e01b      	b.n	800294e <UART_SetConfig+0x172>
 8002916:	231b      	movs	r3, #27
 8002918:	2218      	movs	r2, #24
 800291a:	189b      	adds	r3, r3, r2
 800291c:	19db      	adds	r3, r3, r7
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	e021      	b.n	8002968 <UART_SetConfig+0x18c>
 8002924:	231b      	movs	r3, #27
 8002926:	2218      	movs	r2, #24
 8002928:	189b      	adds	r3, r3, r2
 800292a:	19db      	adds	r3, r3, r7
 800292c:	2202      	movs	r2, #2
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	e01a      	b.n	8002968 <UART_SetConfig+0x18c>
 8002932:	231b      	movs	r3, #27
 8002934:	2218      	movs	r2, #24
 8002936:	189b      	adds	r3, r3, r2
 8002938:	19db      	adds	r3, r3, r7
 800293a:	2204      	movs	r2, #4
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	e013      	b.n	8002968 <UART_SetConfig+0x18c>
 8002940:	231b      	movs	r3, #27
 8002942:	2218      	movs	r2, #24
 8002944:	189b      	adds	r3, r3, r2
 8002946:	19db      	adds	r3, r3, r7
 8002948:	2208      	movs	r2, #8
 800294a:	701a      	strb	r2, [r3, #0]
 800294c:	e00c      	b.n	8002968 <UART_SetConfig+0x18c>
 800294e:	231b      	movs	r3, #27
 8002950:	2218      	movs	r2, #24
 8002952:	189b      	adds	r3, r3, r2
 8002954:	19db      	adds	r3, r3, r7
 8002956:	2210      	movs	r2, #16
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e005      	b.n	8002968 <UART_SetConfig+0x18c>
 800295c:	231b      	movs	r3, #27
 800295e:	2218      	movs	r2, #24
 8002960:	189b      	adds	r3, r3, r2
 8002962:	19db      	adds	r3, r3, r7
 8002964:	2210      	movs	r2, #16
 8002966:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ae8 <UART_SetConfig+0x30c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d000      	beq.n	8002974 <UART_SetConfig+0x198>
 8002972:	e084      	b.n	8002a7e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002974:	231b      	movs	r3, #27
 8002976:	2218      	movs	r2, #24
 8002978:	189b      	adds	r3, r3, r2
 800297a:	19db      	adds	r3, r3, r7
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b08      	cmp	r3, #8
 8002980:	d01d      	beq.n	80029be <UART_SetConfig+0x1e2>
 8002982:	dc20      	bgt.n	80029c6 <UART_SetConfig+0x1ea>
 8002984:	2b04      	cmp	r3, #4
 8002986:	d015      	beq.n	80029b4 <UART_SetConfig+0x1d8>
 8002988:	dc1d      	bgt.n	80029c6 <UART_SetConfig+0x1ea>
 800298a:	2b00      	cmp	r3, #0
 800298c:	d002      	beq.n	8002994 <UART_SetConfig+0x1b8>
 800298e:	2b02      	cmp	r3, #2
 8002990:	d005      	beq.n	800299e <UART_SetConfig+0x1c2>
 8002992:	e018      	b.n	80029c6 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002994:	f7ff f854 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8002998:	0003      	movs	r3, r0
 800299a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800299c:	e01c      	b.n	80029d8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800299e:	4b55      	ldr	r3, [pc, #340]	@ (8002af4 <UART_SetConfig+0x318>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2210      	movs	r2, #16
 80029a4:	4013      	ands	r3, r2
 80029a6:	d002      	beq.n	80029ae <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80029a8:	4b53      	ldr	r3, [pc, #332]	@ (8002af8 <UART_SetConfig+0x31c>)
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80029ac:	e014      	b.n	80029d8 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80029ae:	4b53      	ldr	r3, [pc, #332]	@ (8002afc <UART_SetConfig+0x320>)
 80029b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029b2:	e011      	b.n	80029d8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029b4:	f7fe ffb4 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 80029b8:	0003      	movs	r3, r0
 80029ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029bc:	e00c      	b.n	80029d8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029be:	2380      	movs	r3, #128	@ 0x80
 80029c0:	021b      	lsls	r3, r3, #8
 80029c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029c4:	e008      	b.n	80029d8 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80029ca:	231a      	movs	r3, #26
 80029cc:	2218      	movs	r2, #24
 80029ce:	189b      	adds	r3, r3, r2
 80029d0:	19db      	adds	r3, r3, r7
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
        break;
 80029d6:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80029d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d100      	bne.n	80029e0 <UART_SetConfig+0x204>
 80029de:	e12f      	b.n	8002c40 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	0013      	movs	r3, r2
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	189b      	adds	r3, r3, r2
 80029ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d305      	bcc.n	80029fc <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80029f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d906      	bls.n	8002a0a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80029fc:	231a      	movs	r3, #26
 80029fe:	2218      	movs	r2, #24
 8002a00:	189b      	adds	r3, r3, r2
 8002a02:	19db      	adds	r3, r3, r7
 8002a04:	2201      	movs	r2, #1
 8002a06:	701a      	strb	r2, [r3, #0]
 8002a08:	e11a      	b.n	8002c40 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	6939      	ldr	r1, [r7, #16]
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	000b      	movs	r3, r1
 8002a18:	0e1b      	lsrs	r3, r3, #24
 8002a1a:	0010      	movs	r0, r2
 8002a1c:	0205      	lsls	r5, r0, #8
 8002a1e:	431d      	orrs	r5, r3
 8002a20:	000b      	movs	r3, r1
 8002a22:	021c      	lsls	r4, r3, #8
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	085b      	lsrs	r3, r3, #1
 8002a2a:	60bb      	str	r3, [r7, #8]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68b8      	ldr	r0, [r7, #8]
 8002a32:	68f9      	ldr	r1, [r7, #12]
 8002a34:	1900      	adds	r0, r0, r4
 8002a36:	4169      	adcs	r1, r5
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f7fd fbeb 	bl	8000220 <__aeabi_uldivmod>
 8002a4a:	0002      	movs	r2, r0
 8002a4c:	000b      	movs	r3, r1
 8002a4e:	0013      	movs	r3, r2
 8002a50:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a54:	23c0      	movs	r3, #192	@ 0xc0
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d309      	bcc.n	8002a70 <UART_SetConfig+0x294>
 8002a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	035b      	lsls	r3, r3, #13
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d204      	bcs.n	8002a70 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	e0e7      	b.n	8002c40 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8002a70:	231a      	movs	r3, #26
 8002a72:	2218      	movs	r2, #24
 8002a74:	189b      	adds	r3, r3, r2
 8002a76:	19db      	adds	r3, r3, r7
 8002a78:	2201      	movs	r2, #1
 8002a7a:	701a      	strb	r2, [r3, #0]
 8002a7c:	e0e0      	b.n	8002c40 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	69da      	ldr	r2, [r3, #28]
 8002a82:	2380      	movs	r3, #128	@ 0x80
 8002a84:	021b      	lsls	r3, r3, #8
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d000      	beq.n	8002a8c <UART_SetConfig+0x2b0>
 8002a8a:	e082      	b.n	8002b92 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8002a8c:	231b      	movs	r3, #27
 8002a8e:	2218      	movs	r2, #24
 8002a90:	189b      	adds	r3, r3, r2
 8002a92:	19db      	adds	r3, r3, r7
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d834      	bhi.n	8002b04 <UART_SetConfig+0x328>
 8002a9a:	009a      	lsls	r2, r3, #2
 8002a9c:	4b18      	ldr	r3, [pc, #96]	@ (8002b00 <UART_SetConfig+0x324>)
 8002a9e:	18d3      	adds	r3, r2, r3
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aa4:	f7fe ffcc 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002aac:	e033      	b.n	8002b16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002aae:	f7fe ffdd 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ab6:	e02e      	b.n	8002b16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8002af4 <UART_SetConfig+0x318>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2210      	movs	r2, #16
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d002      	beq.n	8002ac8 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8002af8 <UART_SetConfig+0x31c>)
 8002ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ac6:	e026      	b.n	8002b16 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <UART_SetConfig+0x320>)
 8002aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002acc:	e023      	b.n	8002b16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ace:	f7fe ff27 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 8002ad2:	0003      	movs	r3, r0
 8002ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ad6:	e01e      	b.n	8002b16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ad8:	2380      	movs	r3, #128	@ 0x80
 8002ada:	021b      	lsls	r3, r3, #8
 8002adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002ade:	e01a      	b.n	8002b16 <UART_SetConfig+0x33a>
 8002ae0:	efff69f3 	.word	0xefff69f3
 8002ae4:	ffffcfff 	.word	0xffffcfff
 8002ae8:	40004800 	.word	0x40004800
 8002aec:	fffff4ff 	.word	0xfffff4ff
 8002af0:	40004400 	.word	0x40004400
 8002af4:	40021000 	.word	0x40021000
 8002af8:	003d0900 	.word	0x003d0900
 8002afc:	00f42400 	.word	0x00f42400
 8002b00:	08003164 	.word	0x08003164
      default:
        pclk = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002b08:	231a      	movs	r3, #26
 8002b0a:	2218      	movs	r2, #24
 8002b0c:	189b      	adds	r3, r3, r2
 8002b0e:	19db      	adds	r3, r3, r7
 8002b10:	2201      	movs	r2, #1
 8002b12:	701a      	strb	r2, [r3, #0]
        break;
 8002b14:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d100      	bne.n	8002b1e <UART_SetConfig+0x342>
 8002b1c:	e090      	b.n	8002c40 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b20:	005a      	lsls	r2, r3, #1
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	085b      	lsrs	r3, r3, #1
 8002b28:	18d2      	adds	r2, r2, r3
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	0019      	movs	r1, r3
 8002b30:	0010      	movs	r0, r2
 8002b32:	f7fd fae9 	bl	8000108 <__udivsi3>
 8002b36:	0003      	movs	r3, r0
 8002b38:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3c:	2b0f      	cmp	r3, #15
 8002b3e:	d921      	bls.n	8002b84 <UART_SetConfig+0x3a8>
 8002b40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b42:	2380      	movs	r3, #128	@ 0x80
 8002b44:	025b      	lsls	r3, r3, #9
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d21c      	bcs.n	8002b84 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	200e      	movs	r0, #14
 8002b50:	2418      	movs	r4, #24
 8002b52:	1903      	adds	r3, r0, r4
 8002b54:	19db      	adds	r3, r3, r7
 8002b56:	210f      	movs	r1, #15
 8002b58:	438a      	bics	r2, r1
 8002b5a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b5e:	085b      	lsrs	r3, r3, #1
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2207      	movs	r2, #7
 8002b64:	4013      	ands	r3, r2
 8002b66:	b299      	uxth	r1, r3
 8002b68:	1903      	adds	r3, r0, r4
 8002b6a:	19db      	adds	r3, r3, r7
 8002b6c:	1902      	adds	r2, r0, r4
 8002b6e:	19d2      	adds	r2, r2, r7
 8002b70:	8812      	ldrh	r2, [r2, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1902      	adds	r2, r0, r4
 8002b7c:	19d2      	adds	r2, r2, r7
 8002b7e:	8812      	ldrh	r2, [r2, #0]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	e05d      	b.n	8002c40 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002b84:	231a      	movs	r3, #26
 8002b86:	2218      	movs	r2, #24
 8002b88:	189b      	adds	r3, r3, r2
 8002b8a:	19db      	adds	r3, r3, r7
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	701a      	strb	r2, [r3, #0]
 8002b90:	e056      	b.n	8002c40 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b92:	231b      	movs	r3, #27
 8002b94:	2218      	movs	r2, #24
 8002b96:	189b      	adds	r3, r3, r2
 8002b98:	19db      	adds	r3, r3, r7
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d822      	bhi.n	8002be6 <UART_SetConfig+0x40a>
 8002ba0:	009a      	lsls	r2, r3, #2
 8002ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c60 <UART_SetConfig+0x484>)
 8002ba4:	18d3      	adds	r3, r2, r3
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002baa:	f7fe ff49 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8002bae:	0003      	movs	r3, r0
 8002bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002bb2:	e021      	b.n	8002bf8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002bb4:	f7fe ff5a 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 8002bb8:	0003      	movs	r3, r0
 8002bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002bbc:	e01c      	b.n	8002bf8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bbe:	4b29      	ldr	r3, [pc, #164]	@ (8002c64 <UART_SetConfig+0x488>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d002      	beq.n	8002bce <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002bc8:	4b27      	ldr	r3, [pc, #156]	@ (8002c68 <UART_SetConfig+0x48c>)
 8002bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002bcc:	e014      	b.n	8002bf8 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8002bce:	4b27      	ldr	r3, [pc, #156]	@ (8002c6c <UART_SetConfig+0x490>)
 8002bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002bd2:	e011      	b.n	8002bf8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bd4:	f7fe fea4 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002bdc:	e00c      	b.n	8002bf8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bde:	2380      	movs	r3, #128	@ 0x80
 8002be0:	021b      	lsls	r3, r3, #8
 8002be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002be4:	e008      	b.n	8002bf8 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002bea:	231a      	movs	r3, #26
 8002bec:	2218      	movs	r2, #24
 8002bee:	189b      	adds	r3, r3, r2
 8002bf0:	19db      	adds	r3, r3, r7
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
        break;
 8002bf6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d020      	beq.n	8002c40 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	085a      	lsrs	r2, r3, #1
 8002c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c06:	18d2      	adds	r2, r2, r3
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	0010      	movs	r0, r2
 8002c10:	f7fd fa7a 	bl	8000108 <__udivsi3>
 8002c14:	0003      	movs	r3, r0
 8002c16:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1a:	2b0f      	cmp	r3, #15
 8002c1c:	d90a      	bls.n	8002c34 <UART_SetConfig+0x458>
 8002c1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	025b      	lsls	r3, r3, #9
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d205      	bcs.n	8002c34 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	e005      	b.n	8002c40 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002c34:	231a      	movs	r3, #26
 8002c36:	2218      	movs	r2, #24
 8002c38:	189b      	adds	r3, r3, r2
 8002c3a:	19db      	adds	r3, r3, r7
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	2200      	movs	r2, #0
 8002c44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002c4c:	231a      	movs	r3, #26
 8002c4e:	2218      	movs	r2, #24
 8002c50:	189b      	adds	r3, r3, r2
 8002c52:	19db      	adds	r3, r3, r7
 8002c54:	781b      	ldrb	r3, [r3, #0]
}
 8002c56:	0018      	movs	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b00e      	add	sp, #56	@ 0x38
 8002c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002c5e:	46c0      	nop			@ (mov r8, r8)
 8002c60:	08003188 	.word	0x08003188
 8002c64:	40021000 	.word	0x40021000
 8002c68:	003d0900 	.word	0x003d0900
 8002c6c:	00f42400 	.word	0x00f42400

08002c70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	2208      	movs	r2, #8
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d00b      	beq.n	8002c9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	4a4a      	ldr	r2, [pc, #296]	@ (8002db4 <UART_AdvFeatureConfig+0x144>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	0019      	movs	r1, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d00b      	beq.n	8002cbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	4a43      	ldr	r2, [pc, #268]	@ (8002db8 <UART_AdvFeatureConfig+0x148>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	0019      	movs	r1, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d00b      	beq.n	8002cde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	4a3b      	ldr	r2, [pc, #236]	@ (8002dbc <UART_AdvFeatureConfig+0x14c>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	0019      	movs	r1, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce2:	2204      	movs	r2, #4
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	d00b      	beq.n	8002d00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	4a34      	ldr	r2, [pc, #208]	@ (8002dc0 <UART_AdvFeatureConfig+0x150>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	2210      	movs	r2, #16
 8002d06:	4013      	ands	r3, r2
 8002d08:	d00b      	beq.n	8002d22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	4a2c      	ldr	r2, [pc, #176]	@ (8002dc4 <UART_AdvFeatureConfig+0x154>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	2220      	movs	r2, #32
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d00b      	beq.n	8002d44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4a25      	ldr	r2, [pc, #148]	@ (8002dc8 <UART_AdvFeatureConfig+0x158>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	2240      	movs	r2, #64	@ 0x40
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d01d      	beq.n	8002d8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a1d      	ldr	r2, [pc, #116]	@ (8002dcc <UART_AdvFeatureConfig+0x15c>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	0019      	movs	r1, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d6a:	2380      	movs	r3, #128	@ 0x80
 8002d6c:	035b      	lsls	r3, r3, #13
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d10b      	bne.n	8002d8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	4a15      	ldr	r2, [pc, #84]	@ (8002dd0 <UART_AdvFeatureConfig+0x160>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8e:	2280      	movs	r2, #128	@ 0x80
 8002d90:	4013      	ands	r3, r2
 8002d92:	d00b      	beq.n	8002dac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd4 <UART_AdvFeatureConfig+0x164>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	0019      	movs	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	605a      	str	r2, [r3, #4]
  }
}
 8002dac:	46c0      	nop			@ (mov r8, r8)
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b002      	add	sp, #8
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	ffff7fff 	.word	0xffff7fff
 8002db8:	fffdffff 	.word	0xfffdffff
 8002dbc:	fffeffff 	.word	0xfffeffff
 8002dc0:	fffbffff 	.word	0xfffbffff
 8002dc4:	ffffefff 	.word	0xffffefff
 8002dc8:	ffffdfff 	.word	0xffffdfff
 8002dcc:	ffefffff 	.word	0xffefffff
 8002dd0:	ff9fffff 	.word	0xff9fffff
 8002dd4:	fff7ffff 	.word	0xfff7ffff

08002dd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b092      	sub	sp, #72	@ 0x48
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2284      	movs	r2, #132	@ 0x84
 8002de4:	2100      	movs	r1, #0
 8002de6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002de8:	f7fd fe58 	bl	8000a9c <HAL_GetTick>
 8002dec:	0003      	movs	r3, r0
 8002dee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2208      	movs	r2, #8
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d12c      	bne.n	8002e58 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e00:	2280      	movs	r2, #128	@ 0x80
 8002e02:	0391      	lsls	r1, r2, #14
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	4a46      	ldr	r2, [pc, #280]	@ (8002f20 <UART_CheckIdleState+0x148>)
 8002e08:	9200      	str	r2, [sp, #0]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f000 f88c 	bl	8002f28 <UART_WaitOnFlagUntilTimeout>
 8002e10:	1e03      	subs	r3, r0, #0
 8002e12:	d021      	beq.n	8002e58 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e14:	f3ef 8310 	mrs	r3, PRIMASK
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e1e:	2301      	movs	r3, #1
 8002e20:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e24:	f383 8810 	msr	PRIMASK, r3
}
 8002e28:	46c0      	nop			@ (mov r8, r8)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2180      	movs	r1, #128	@ 0x80
 8002e36:	438a      	bics	r2, r1
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e40:	f383 8810 	msr	PRIMASK, r3
}
 8002e44:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2220      	movs	r2, #32
 8002e4a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2278      	movs	r2, #120	@ 0x78
 8002e50:	2100      	movs	r1, #0
 8002e52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e05f      	b.n	8002f18 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2204      	movs	r2, #4
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d146      	bne.n	8002ef4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e68:	2280      	movs	r2, #128	@ 0x80
 8002e6a:	03d1      	lsls	r1, r2, #15
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f20 <UART_CheckIdleState+0x148>)
 8002e70:	9200      	str	r2, [sp, #0]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f000 f858 	bl	8002f28 <UART_WaitOnFlagUntilTimeout>
 8002e78:	1e03      	subs	r3, r0, #0
 8002e7a:	d03b      	beq.n	8002ef4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002e80:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e82:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e86:	2301      	movs	r3, #1
 8002e88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	f383 8810 	msr	PRIMASK, r3
}
 8002e90:	46c0      	nop			@ (mov r8, r8)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4921      	ldr	r1, [pc, #132]	@ (8002f24 <UART_CheckIdleState+0x14c>)
 8002e9e:	400a      	ands	r2, r1
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ea4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eae:	f3ef 8310 	mrs	r3, PRIMASK
 8002eb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002eb4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002eb8:	2301      	movs	r3, #1
 8002eba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2101      	movs	r1, #1
 8002ed0:	438a      	bics	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	f383 8810 	msr	PRIMASK, r3
}
 8002ede:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2280      	movs	r2, #128	@ 0x80
 8002ee4:	2120      	movs	r1, #32
 8002ee6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2278      	movs	r2, #120	@ 0x78
 8002eec:	2100      	movs	r1, #0
 8002eee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e011      	b.n	8002f18 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2280      	movs	r2, #128	@ 0x80
 8002efe:	2120      	movs	r1, #32
 8002f00:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2278      	movs	r2, #120	@ 0x78
 8002f12:	2100      	movs	r1, #0
 8002f14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b010      	add	sp, #64	@ 0x40
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	01ffffff 	.word	0x01ffffff
 8002f24:	fffffedf 	.word	0xfffffedf

08002f28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	1dfb      	adds	r3, r7, #7
 8002f36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f38:	e051      	b.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	d04e      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f40:	f7fd fdac 	bl	8000a9c <HAL_GetTick>
 8002f44:	0002      	movs	r2, r0
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d302      	bcc.n	8002f56 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e051      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2204      	movs	r2, #4
 8002f62:	4013      	ands	r3, r2
 8002f64:	d03b      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	2b80      	cmp	r3, #128	@ 0x80
 8002f6a:	d038      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b40      	cmp	r3, #64	@ 0x40
 8002f70:	d035      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	2208      	movs	r2, #8
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d111      	bne.n	8002fa4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2208      	movs	r2, #8
 8002f86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f000 f83c 	bl	8003008 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2284      	movs	r2, #132	@ 0x84
 8002f94:	2108      	movs	r1, #8
 8002f96:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2278      	movs	r2, #120	@ 0x78
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e02c      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	2380      	movs	r3, #128	@ 0x80
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	401a      	ands	r2, r3
 8002fb0:	2380      	movs	r3, #128	@ 0x80
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d112      	bne.n	8002fde <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2280      	movs	r2, #128	@ 0x80
 8002fbe:	0112      	lsls	r2, r2, #4
 8002fc0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 f81f 	bl	8003008 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2284      	movs	r2, #132	@ 0x84
 8002fce:	2120      	movs	r1, #32
 8002fd0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2278      	movs	r2, #120	@ 0x78
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e00f      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	425a      	negs	r2, r3
 8002fee:	4153      	adcs	r3, r2
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	001a      	movs	r2, r3
 8002ff4:	1dfb      	adds	r3, r7, #7
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d09e      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	0018      	movs	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	b004      	add	sp, #16
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08e      	sub	sp, #56	@ 0x38
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003010:	f3ef 8310 	mrs	r3, PRIMASK
 8003014:	617b      	str	r3, [r7, #20]
  return(result);
 8003016:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003018:	637b      	str	r3, [r7, #52]	@ 0x34
 800301a:	2301      	movs	r3, #1
 800301c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	f383 8810 	msr	PRIMASK, r3
}
 8003024:	46c0      	nop			@ (mov r8, r8)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4926      	ldr	r1, [pc, #152]	@ (80030cc <UART_EndRxTransfer+0xc4>)
 8003032:	400a      	ands	r2, r1
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003038:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f383 8810 	msr	PRIMASK, r3
}
 8003040:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003042:	f3ef 8310 	mrs	r3, PRIMASK
 8003046:	623b      	str	r3, [r7, #32]
  return(result);
 8003048:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304a:	633b      	str	r3, [r7, #48]	@ 0x30
 800304c:	2301      	movs	r3, #1
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003052:	f383 8810 	msr	PRIMASK, r3
}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2101      	movs	r1, #1
 8003064:	438a      	bics	r2, r1
 8003066:	609a      	str	r2, [r3, #8]
 8003068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800306c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306e:	f383 8810 	msr	PRIMASK, r3
}
 8003072:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003078:	2b01      	cmp	r3, #1
 800307a:	d118      	bne.n	80030ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307c:	f3ef 8310 	mrs	r3, PRIMASK
 8003080:	60bb      	str	r3, [r7, #8]
  return(result);
 8003082:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003084:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003086:	2301      	movs	r3, #1
 8003088:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f383 8810 	msr	PRIMASK, r3
}
 8003090:	46c0      	nop			@ (mov r8, r8)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2110      	movs	r1, #16
 800309e:	438a      	bics	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]
 80030a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f383 8810 	msr	PRIMASK, r3
}
 80030ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2280      	movs	r2, #128	@ 0x80
 80030b2:	2120      	movs	r1, #32
 80030b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80030c2:	46c0      	nop			@ (mov r8, r8)
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b00e      	add	sp, #56	@ 0x38
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	46c0      	nop			@ (mov r8, r8)
 80030cc:	fffffedf 	.word	0xfffffedf

080030d0 <memset>:
 80030d0:	0003      	movs	r3, r0
 80030d2:	1882      	adds	r2, r0, r2
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d100      	bne.n	80030da <memset+0xa>
 80030d8:	4770      	bx	lr
 80030da:	7019      	strb	r1, [r3, #0]
 80030dc:	3301      	adds	r3, #1
 80030de:	e7f9      	b.n	80030d4 <memset+0x4>

080030e0 <__libc_init_array>:
 80030e0:	b570      	push	{r4, r5, r6, lr}
 80030e2:	2600      	movs	r6, #0
 80030e4:	4c0c      	ldr	r4, [pc, #48]	@ (8003118 <__libc_init_array+0x38>)
 80030e6:	4d0d      	ldr	r5, [pc, #52]	@ (800311c <__libc_init_array+0x3c>)
 80030e8:	1b64      	subs	r4, r4, r5
 80030ea:	10a4      	asrs	r4, r4, #2
 80030ec:	42a6      	cmp	r6, r4
 80030ee:	d109      	bne.n	8003104 <__libc_init_array+0x24>
 80030f0:	2600      	movs	r6, #0
 80030f2:	f000 f819 	bl	8003128 <_init>
 80030f6:	4c0a      	ldr	r4, [pc, #40]	@ (8003120 <__libc_init_array+0x40>)
 80030f8:	4d0a      	ldr	r5, [pc, #40]	@ (8003124 <__libc_init_array+0x44>)
 80030fa:	1b64      	subs	r4, r4, r5
 80030fc:	10a4      	asrs	r4, r4, #2
 80030fe:	42a6      	cmp	r6, r4
 8003100:	d105      	bne.n	800310e <__libc_init_array+0x2e>
 8003102:	bd70      	pop	{r4, r5, r6, pc}
 8003104:	00b3      	lsls	r3, r6, #2
 8003106:	58eb      	ldr	r3, [r5, r3]
 8003108:	4798      	blx	r3
 800310a:	3601      	adds	r6, #1
 800310c:	e7ee      	b.n	80030ec <__libc_init_array+0xc>
 800310e:	00b3      	lsls	r3, r6, #2
 8003110:	58eb      	ldr	r3, [r5, r3]
 8003112:	4798      	blx	r3
 8003114:	3601      	adds	r6, #1
 8003116:	e7f2      	b.n	80030fe <__libc_init_array+0x1e>
 8003118:	080031b4 	.word	0x080031b4
 800311c:	080031b4 	.word	0x080031b4
 8003120:	080031b8 	.word	0x080031b8
 8003124:	080031b4 	.word	0x080031b4

08003128 <_init>:
 8003128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312e:	bc08      	pop	{r3}
 8003130:	469e      	mov	lr, r3
 8003132:	4770      	bx	lr

08003134 <_fini>:
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800313a:	bc08      	pop	{r3}
 800313c:	469e      	mov	lr, r3
 800313e:	4770      	bx	lr
