{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696996564657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696996564657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 10:56:04 2023 " "Processing started: Wed Oct 11 10:56:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696996564657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996564657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_divide_IP -c Test_divide_IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_divide_IP -c Test_divide_IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996564658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696996564930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696996564930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDC_to_7_segmen-data_process " "Found design unit 1: BDC_to_7_segmen-data_process" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/BDC_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570758 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDC_to_7_segmen " "Found entity 1: BDC_to_7_segmen" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/BDC_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_3-SYN " "Found design unit 1: divide_digit_3-SYN" {  } { { "divide_digit_3.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_3.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570759 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_3 " "Found entity 1: divide_digit_3" {  } { { "divide_digit_3.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_divide_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_divide_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_divide_IP-Behavioral " "Found design unit 1: Test_divide_IP-Behavioral" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570762 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_divide_IP " "Found entity 1: Test_divide_IP" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_2-SYN " "Found design unit 1: divide_digit_2-SYN" {  } { { "divide_digit_2.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570763 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_2 " "Found entity 1: divide_digit_2" {  } { { "divide_digit_2.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_1_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_1_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_1_0-SYN " "Found design unit 1: divide_digit_1_0-SYN" {  } { { "divide_digit_1_0.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_1_0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570764 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_1_0 " "Found entity 1: divide_digit_1_0" {  } { { "divide_digit_1_0.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_1_0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_divide_IP " "Elaborating entity \"Test_divide_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696996570792 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "divide_digit_3_value Test_divide_IP.vhd(30) " "VHDL Signal Declaration warning at Test_divide_IP.vhd(30): used explicit default value for signal \"divide_digit_3_value\" because signal was never assigned a value" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1696996570793 "|Test_divide_IP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "divide_digit_2_value Test_divide_IP.vhd(31) " "VHDL Signal Declaration warning at Test_divide_IP.vhd(31): used explicit default value for signal \"divide_digit_2_value\" because signal was never assigned a value" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1696996570793 "|Test_divide_IP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "divide_digit_1_value Test_divide_IP.vhd(32) " "VHDL Signal Declaration warning at Test_divide_IP.vhd(32): used explicit default value for signal \"divide_digit_1_value\" because signal was never assigned a value" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1696996570793 "|Test_divide_IP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Test_divide_IP.vhd(44) " "VHDL Process Statement warning at Test_divide_IP.vhd(44): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696996570793 "|Test_divide_IP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_digit_3 divide_digit_3:lpm_digit_3 " "Elaborating entity \"divide_digit_3\" for hierarchy \"divide_digit_3:lpm_digit_3\"" {  } { { "Test_divide_IP.vhd" "lpm_digit_3" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divide_digit_3.vhd" "LPM_DIVIDE_component" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_3.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divide_digit_3.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_3.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 12 " "Parameter \"lpm_widthd\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 12 " "Parameter \"lpm_widthn\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696996570831 ""}  } { { "divide_digit_3.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/divide_digit_3.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696996570831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cpr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cpr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cpr " "Found entity 1: lpm_divide_cpr" {  } { { "db/lpm_divide_cpr.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/lpm_divide_cpr.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cpr divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated " "Elaborating entity \"lpm_divide_cpr\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_kmi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_kmi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_kmi " "Found entity 1: sign_div_unsign_kmi" {  } { { "db/sign_div_unsign_kmi.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/sign_div_unsign_kmi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_kmi divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider " "Elaborating entity \"sign_div_unsign_kmi\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\"" {  } { { "db/lpm_divide_cpr.tdf" "divider" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/lpm_divide_cpr.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3kf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3kf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3kf " "Found entity 1: alt_u_div_3kf" {  } { { "db/alt_u_div_3kf.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/alt_u_div_3kf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_3kf divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider " "Elaborating entity \"alt_u_div_3kf\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider\"" {  } { { "db/sign_div_unsign_kmi.tdf" "divider" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/sign_div_unsign_kmi.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_3kf.tdf" "add_sub_0" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/alt_u_div_3kf.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696996570960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996570960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"divide_digit_3:lpm_digit_3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cpr:auto_generated\|sign_div_unsign_kmi:divider\|alt_u_div_3kf:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_3kf.tdf" "add_sub_1" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/alt_u_div_3kf.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_digit_2 divide_digit_2:lpm_digit_2 " "Elaborating entity \"divide_digit_2\" for hierarchy \"divide_digit_2:lpm_digit_2\"" {  } { { "Test_divide_IP.vhd" "lpm_digit_2" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_digit_1_0 divide_digit_1_0:lpm_digit_1_0 " "Elaborating entity \"divide_digit_1_0\" for hierarchy \"divide_digit_1_0:lpm_digit_1_0\"" {  } { { "Test_divide_IP.vhd" "lpm_digit_1_0" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDC_to_7_segmen BDC_to_7_segmen:BCD_to_7_seg_Digit_3 " "Elaborating entity \"BDC_to_7_segmen\" for hierarchy \"BDC_to_7_segmen:BCD_to_7_seg_Digit_3\"" {  } { { "Test_divide_IP.vhd" "BCD_to_7_seg_Digit_3" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996570981 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/alt_u_div_3kf.tdf" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/db/alt_u_div_3kf.tdf" 39 16 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696996571373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696996571373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[3\] GND " "Pin \"binary_digit_3\[3\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[4\] GND " "Pin \"binary_digit_3\[4\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[5\] GND " "Pin \"binary_digit_3\[5\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[6\] GND " "Pin \"binary_digit_3\[6\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[7\] GND " "Pin \"binary_digit_3\[7\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[8\] GND " "Pin \"binary_digit_3\[8\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[9\] GND " "Pin \"binary_digit_3\[9\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[10\] GND " "Pin \"binary_digit_3\[10\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_3\[11\] GND " "Pin \"binary_digit_3\[11\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[6\] GND " "Pin \"binary_digit_2\[6\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[7\] GND " "Pin \"binary_digit_2\[7\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[8\] GND " "Pin \"binary_digit_2\[8\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[9\] GND " "Pin \"binary_digit_2\[9\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[10\] GND " "Pin \"binary_digit_2\[10\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_2\[11\] GND " "Pin \"binary_digit_2\[11\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_1\[9\] GND " "Pin \"binary_digit_1\[9\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_1\[10\] GND " "Pin \"binary_digit_1\[10\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "binary_digit_1\[11\] GND " "Pin \"binary_digit_1\[11\]\" is stuck at GND" {  } { { "Test_divide_IP.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/SPI_ADXL435/Test_divide_IP/Test_divide_IP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696996571431 "|Test_divide_IP|binary_digit_1[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696996571431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696996571480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696996571824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696996571824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "478 " "Implemented 478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696996571856 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696996571856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696996571856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696996571856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696996571873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 10:56:11 2023 " "Processing ended: Wed Oct 11 10:56:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696996571873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696996571873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696996571873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696996571873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696996578405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696996578405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 10:56:18 2023 " "Processing started: Wed Oct 11 10:56:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696996578405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696996578405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Test_divide_IP -c Test_divide_IP --netlist_type=sgate " "Command: quartus_npp Test_divide_IP -c Test_divide_IP --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696996578405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1696996578561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696996578616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 10:56:18 2023 " "Processing ended: Wed Oct 11 10:56:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696996578616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696996578616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696996578616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696996578616 ""}
