
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/pa.fromNetlist.tcl
# create_project -name interleaver -dir "C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/planAhead_run_3" -part xc7z010clg400-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/interleaver.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/kia/Dropbox/Progetto_fanucci/xinlix} }
# set_property target_constrs_file "interleaver.ucf" [current_fileset -constrset]
Adding file 'C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/interleaver.ucf' to fileset 'constrs_1'
# add_files [list {interleaver.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z010clg400-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design interleaver.ngc ...
WARNING:NetListWriters:298 - No output is written to interleaver.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file interleaver.edif ...
ngc2edif: Total memory usage is 87728 kilobytes

Parsing EDIF File [./planAhead_run_3/interleaver.data/cache/interleaver_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/interleaver.data/cache/interleaver_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'interleaver' is not ideal for floorplanning, since the cellview 'interleaver' defined in file 'interleaver.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/interleaver.ucf]
Finished Parsing UCF File [C:/Users/kia/Dropbox/Progetto_fanucci/xinlix/interleaver.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 38 instances

Phase 0 | Netlist Checksum: 8f1259ce
link_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 741.414 ; gain = 304.883
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jul 03 12:37:49 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
