
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033339                       # Number of seconds simulated
sim_ticks                                 33338505500                       # Number of ticks simulated
final_tick                               460538945500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90500                       # Simulator instruction rate (inst/s)
host_op_rate                                   151712                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30171417                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210032                       # Number of bytes of host memory used
host_seconds                                  1104.97                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36032                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84800                       # Number of bytes read from this memory
system.physmem.bytes_read::total               120832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36032                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36032                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                563                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1325                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1888                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1080792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2543605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3624398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1080792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1080792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1080792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2543605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3624398                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1252.625109                       # Cycle average of tags in use
system.l2.total_refs                             8136                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1420                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.729577                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           133.651350                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             493.049821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             625.923939                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032630                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.120373                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.152813                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.305817                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 7538                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7559                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3161                       # number of Writeback hits
system.l2.Writeback_hits::total                  3161                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2933                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 10471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10492                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data                10471                       # number of overall hits
system.l2.overall_hits::total                   10492                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                563                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                677                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1240                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 648                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 563                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1325                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1888                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                563                       # number of overall misses
system.l2.overall_misses::cpu.data               1325                       # number of overall misses
system.l2.overall_misses::total                  1888                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30185000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     37625000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67810000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34033500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34033500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101843500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30185000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71658500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101843500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             8215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8799                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3161                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3581                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             11796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12380                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            11796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12380                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.964041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.082410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.140925                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.180955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180955                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.964041                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.112326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152504                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.964041                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.112326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152504                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53614.564831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55576.070901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54685.483871                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52520.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52520.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53614.564831                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54081.886792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53942.531780                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53614.564831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54081.886792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53942.531780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1240                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            648                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1888                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1888                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23326500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29382000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     52708500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26219500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23326500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     55601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78928000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23326500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     55601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78928000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.964041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.082410                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.140925                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.180955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180955                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.964041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.112326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.152504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.964041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.112326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152504                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41432.504440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43400.295421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42506.854839                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40462.191358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40462.191358                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41432.504440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41963.396226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41805.084746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41432.504440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41963.396226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41805.084746                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16443323                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16443323                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1125977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9511011                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9258903                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.349304                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         66677011                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19669702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      124112774                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16443323                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9258903                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34995952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5208003                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                7893404                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18893281                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                353089                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           66632390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.164525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.493934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32225066     48.36%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2013928      3.02%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   822410      1.23%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4976262      7.47%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1596212      2.40%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1747246      2.62%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3091447      4.64%     69.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2675973      4.02%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17483846     26.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             66632390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.246612                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.861403                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22920240                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5921648                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32896804                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                820359                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4073332                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              206896145                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                4073332                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25074578                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1284245                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  31404408                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4795820                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              203163644                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1032261                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 712542                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1705908                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           238436574                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             495858711                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        305405246                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         190453465                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 38620748                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11883821                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33157107                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9241415                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2387895                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1005736                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  195825052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               21149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 181152324                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3795851                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        28181250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     47658340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9429                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      66632390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.718683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.558830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5484331      8.23%      8.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12696131     19.05%     27.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9788377     14.69%     41.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15515098     23.28%     65.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15471730     23.22%     88.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5945557      8.92%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1445310      2.17%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              239268      0.36%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46588      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66632390                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15568292     40.41%     40.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              22797286     59.17%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 153660      0.40%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7762      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            151241      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             105421066     58.19%     58.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            36020641     19.88%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31733477     17.52%     95.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7825899      4.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181152324                       # Type of FU issued
system.cpu.iq.rate                           2.716863                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    38527000                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.212677                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          332408790                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         150133602                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121835231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           138851094                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73902621                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56884161                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              139039494                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                80488589                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2264115                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4759467                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3109                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8828                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2011543                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            93                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4073332                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28667                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5059                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           195846201                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            141491                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33157107                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9241415                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4777                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8828                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1067907                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       103590                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1171497                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179827351                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31377920                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1324968                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38960832                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13303335                       # Number of branches executed
system.cpu.iew.exec_stores                    7582912                       # Number of stores executed
system.cpu.iew.exec_rate                     2.696992                       # Inst execution rate
system.cpu.iew.wb_sent                      179102743                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     178719392                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 140829701                       # num instructions producing a value
system.cpu.iew.wb_consumers                 217570292                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.680375                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647284                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        28209297                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1125977                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     62559058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.679658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.837120                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17345144     27.73%     27.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14320233     22.89%     50.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5106351      8.16%     58.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8092094     12.94%     71.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3483211      5.57%     77.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1467256      2.35%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1552504      2.48%     82.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1294622      2.07%     84.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9897643     15.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     62559058                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627502                       # Number of memory references committed
system.cpu.commit.loads                      28397631                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087435                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               9897643                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    248507575                       # The number of ROB reads
system.cpu.rob.rob_writes                   395772700                       # The number of ROB writes
system.cpu.timesIdled                             629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           44621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636863                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.666770                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.666770                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.499767                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.499767                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                264832701                       # number of integer regfile reads
system.cpu.int_regfile_writes               161602526                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  95411367                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 51313239                       # number of floating regfile writes
system.cpu.misc_regfile_reads                73515145                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.tagsinuse                488.645686                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18892580                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    584                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               32350.308219                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     488.645686                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.477193                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.477193                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18892580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18892580                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18892580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18892580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18892580                       # number of overall hits
system.cpu.icache.overall_hits::total        18892580                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          701                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           701                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          701                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            701                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          701                       # number of overall misses
system.cpu.icache.overall_misses::total           701                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     36765500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36765500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     36765500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36765500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     36765500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36765500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18893281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18893281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18893281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18893281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18893281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18893281                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52447.218260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52447.218260                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52447.218260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52447.218260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52447.218260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52447.218260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30981500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30981500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30981500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30981500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30981500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30981500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53050.513699                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53050.513699                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53050.513699                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53050.513699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53050.513699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53050.513699                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10776                       # number of replacements
system.cpu.dcache.tagsinuse                977.482559                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 36321824                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11796                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3079.164463                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     977.482559                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.954573                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.954573                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     29095536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29095536                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7226288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7226288                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      36321824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36321824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36321824                       # number of overall hits
system.cpu.dcache.overall_hits::total        36321824                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        15340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15340                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3583                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        18923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        18923                       # number of overall misses
system.cpu.dcache.overall_misses::total         18923                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    248933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    248933500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     74199499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74199499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    323132999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    323132999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    323132999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    323132999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29110876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29110876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36340747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36340747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36340747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36340747                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000496                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000521                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16227.737940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16227.737940                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20708.763327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20708.763327                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17076.203509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17076.203509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17076.203509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17076.203509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1019                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.458333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3161                       # number of writebacks
system.cpu.dcache.writebacks::total              3161                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         7125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7125                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         7127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         7127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7127                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3581                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3581                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11796                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    121246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    121246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     66947499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66947499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    188193499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    188193499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    188193499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    188193499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000325                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000325                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14759.099209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14759.099209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18695.196593                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18695.196593                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15954.009749                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15954.009749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15954.009749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15954.009749                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
