module adder4(
input clk
input [7:0] A
output reg [7:0] B

)

always @(posedge clk) 

begin 

	B=A+3'h4;
	
end 

endmodule

	
