// Seed: 428601696
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(
      id_2, id_6
  );
  assign id_6 = id_5;
  wire  id_7;
  uwire id_8 = 1;
  wire  id_9;
  wire  id_10;
  wire id_11, id_12;
  assign id_11 = id_11;
  wire id_13;
  tri0 id_14 = 1;
endmodule
