;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT -102, 200
	SLT 102, 0
	JMP <32, <4
	CMP @127, 106
	DJN -1, @-20
	JMP -7, @-20
	DJN 302, 30
	MOV -1, <-20
	JMP <32, <4
	JMP -7, <-64
	SUB -0, @301
	JMN <327, 40
	JMZ 72, <825
	JMP -6, <-64
	SUB @121, 103
	SUB @807, @-11
	SUB @127, 106
	JMP -7, <-64
	SUB 302, 40
	JMZ 72, <825
	SUB -470, 300
	SLT 0, <0
	ADD 210, 30
	SUB 2, -1
	DAT <347, #30
	SLT #347, 30
	SUB <7, @-11
	SUB <7, @-11
	SUB <7, @-11
	DAT <347, #30
	DAT <347, #30
	SUB -470, 300
	DAT <-240, #2
	SLT 0, <0
	MOV -7, <-20
	SPL 0, #9
	SLT 0, <0
	CMP -207, <-120
	SUB 20, @10
	CMP -0, @301
	SLT #347, 30
	SPL 0, #9
	SLT 162, 0
	SLT 102, 0
