// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPI_Recv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf_r_address0,
        buf_r_ce0,
        buf_r_we0,
        buf_r_d0,
        source,
        float_req_num_i,
        float_req_num_o,
        float_req_num_o_ap_vld,
        float_request_array_4_address0,
        float_request_array_4_ce0,
        float_request_array_4_we0,
        float_request_array_4_d0,
        float_request_array_4_q0,
        float_request_array_1_address0,
        float_request_array_1_ce0,
        float_request_array_1_we0,
        float_request_array_1_d0,
        float_request_array_1_q0,
        float_request_array_5_address0,
        float_request_array_5_ce0,
        float_request_array_5_we0,
        float_request_array_5_d0,
        float_request_array_5_q0,
        float_request_array_3_address0,
        float_request_array_3_ce0,
        float_request_array_3_we0,
        float_request_array_3_d0,
        float_request_array_3_q0,
        float_request_array_s_address0,
        float_request_array_s_ce0,
        float_request_array_s_we0,
        float_request_array_s_d0,
        float_request_array_s_q0,
        float_request_array_7_address0,
        float_request_array_7_ce0,
        float_request_array_7_we0,
        float_request_array_7_d0,
        float_request_array_7_q0,
        stream_in_V_dout,
        stream_in_V_empty_n,
        stream_in_V_read,
        stream_out_V_din,
        stream_out_V_full_n,
        stream_out_V_write,
        int_req_num_i,
        int_req_num_o,
        int_req_num_o_ap_vld,
        int_request_array_SR_address0,
        int_request_array_SR_ce0,
        int_request_array_SR_we0,
        int_request_array_SR_d0,
        int_request_array_SR_q0,
        int_request_array_DE_address0,
        int_request_array_DE_ce0,
        int_request_array_DE_we0,
        int_request_array_DE_d0,
        int_request_array_DE_q0,
        int_request_array_PK_address0,
        int_request_array_PK_ce0,
        int_request_array_PK_we0,
        int_request_array_PK_d0,
        int_request_array_PK_q0,
        int_request_array_MS_address0,
        int_request_array_MS_ce0,
        int_request_array_MS_we0,
        int_request_array_MS_d0,
        int_request_array_MS_q0,
        int_request_array_TA_address0,
        int_request_array_TA_ce0,
        int_request_array_TA_we0,
        int_request_array_TA_d0,
        int_request_array_TA_q0,
        int_request_array_DA_address0,
        int_request_array_DA_ce0,
        int_request_array_DA_we0,
        int_request_array_DA_d0,
        int_request_array_DA_q0,
        int_clr_num_i,
        int_clr_num_o,
        int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0,
        float_clr_num_i,
        float_clr_num_o,
        float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0,
        float_clr2snd_array_7_address0,
        float_clr2snd_array_7_ce0,
        float_clr2snd_array_7_we0,
        float_clr2snd_array_7_d0,
        float_clr2snd_array_7_q0
);

parameter    ap_ST_fsm_state1 = 78'b1;
parameter    ap_ST_fsm_state2 = 78'b10;
parameter    ap_ST_fsm_state3 = 78'b100;
parameter    ap_ST_fsm_state4 = 78'b1000;
parameter    ap_ST_fsm_state5 = 78'b10000;
parameter    ap_ST_fsm_state6 = 78'b100000;
parameter    ap_ST_fsm_state7 = 78'b1000000;
parameter    ap_ST_fsm_state8 = 78'b10000000;
parameter    ap_ST_fsm_state9 = 78'b100000000;
parameter    ap_ST_fsm_state10 = 78'b1000000000;
parameter    ap_ST_fsm_state11 = 78'b10000000000;
parameter    ap_ST_fsm_state12 = 78'b100000000000;
parameter    ap_ST_fsm_state13 = 78'b1000000000000;
parameter    ap_ST_fsm_state14 = 78'b10000000000000;
parameter    ap_ST_fsm_state15 = 78'b100000000000000;
parameter    ap_ST_fsm_state16 = 78'b1000000000000000;
parameter    ap_ST_fsm_state17 = 78'b10000000000000000;
parameter    ap_ST_fsm_state18 = 78'b100000000000000000;
parameter    ap_ST_fsm_state19 = 78'b1000000000000000000;
parameter    ap_ST_fsm_state20 = 78'b10000000000000000000;
parameter    ap_ST_fsm_state21 = 78'b100000000000000000000;
parameter    ap_ST_fsm_state22 = 78'b1000000000000000000000;
parameter    ap_ST_fsm_state23 = 78'b10000000000000000000000;
parameter    ap_ST_fsm_state24 = 78'b100000000000000000000000;
parameter    ap_ST_fsm_state25 = 78'b1000000000000000000000000;
parameter    ap_ST_fsm_state26 = 78'b10000000000000000000000000;
parameter    ap_ST_fsm_state27 = 78'b100000000000000000000000000;
parameter    ap_ST_fsm_state28 = 78'b1000000000000000000000000000;
parameter    ap_ST_fsm_state29 = 78'b10000000000000000000000000000;
parameter    ap_ST_fsm_state30 = 78'b100000000000000000000000000000;
parameter    ap_ST_fsm_state31 = 78'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state32 = 78'b10000000000000000000000000000000;
parameter    ap_ST_fsm_state33 = 78'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state34 = 78'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_state35 = 78'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_state36 = 78'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_state37 = 78'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_state38 = 78'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state39 = 78'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state40 = 78'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state41 = 78'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state42 = 78'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state43 = 78'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state44 = 78'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state45 = 78'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state46 = 78'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state47 = 78'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state48 = 78'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state49 = 78'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state50 = 78'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state51 = 78'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state52 = 78'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state53 = 78'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state54 = 78'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state55 = 78'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state56 = 78'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state57 = 78'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state58 = 78'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state59 = 78'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state60 = 78'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state61 = 78'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state62 = 78'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state63 = 78'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state64 = 78'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state65 = 78'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state66 = 78'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state67 = 78'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state68 = 78'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state69 = 78'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state70 = 78'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state71 = 78'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state72 = 78'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state73 = 78'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state74 = 78'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state75 = 78'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state76 = 78'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state77 = 78'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state78 = 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv49_201 = 49'b1000000001;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_6D = 32'b1101101;
parameter    ap_const_lv32_FFFFFFFE = 32'b11111111111111111111111111111110;
parameter    ap_const_lv32_D8 = 32'b11011000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_12BE5C82 = 64'b10010101111100101110010000010;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_59 = 32'b1011001;
parameter    ap_const_lv32_78 = 32'b1111000;
parameter    ap_const_lv32_174 = 32'b101110100;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_54 = 32'b1010100;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv2_3 = 2'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] buf_r_address0;
output   buf_r_ce0;
output   buf_r_we0;
output  [31:0] buf_r_d0;
input  [31:0] source;
input  [31:0] float_req_num_i;
output  [31:0] float_req_num_o;
output   float_req_num_o_ap_vld;
output  [8:0] float_request_array_4_address0;
output   float_request_array_4_ce0;
output   float_request_array_4_we0;
output  [0:0] float_request_array_4_d0;
input  [0:0] float_request_array_4_q0;
output  [8:0] float_request_array_1_address0;
output   float_request_array_1_ce0;
output   float_request_array_1_we0;
output  [15:0] float_request_array_1_d0;
input  [15:0] float_request_array_1_q0;
output  [8:0] float_request_array_5_address0;
output   float_request_array_5_ce0;
output   float_request_array_5_we0;
output  [7:0] float_request_array_5_d0;
input  [7:0] float_request_array_5_q0;
output  [8:0] float_request_array_3_address0;
output   float_request_array_3_ce0;
output   float_request_array_3_we0;
output  [31:0] float_request_array_3_d0;
input  [31:0] float_request_array_3_q0;
output  [8:0] float_request_array_s_address0;
output   float_request_array_s_ce0;
output   float_request_array_s_we0;
output  [7:0] float_request_array_s_d0;
input  [7:0] float_request_array_s_q0;
output  [8:0] float_request_array_7_address0;
output   float_request_array_7_ce0;
output   float_request_array_7_we0;
output  [3:0] float_request_array_7_d0;
input  [3:0] float_request_array_7_q0;
input  [120:0] stream_in_V_dout;
input   stream_in_V_empty_n;
output   stream_in_V_read;
output  [120:0] stream_out_V_din;
input   stream_out_V_full_n;
output   stream_out_V_write;
input  [31:0] int_req_num_i;
output  [31:0] int_req_num_o;
output   int_req_num_o_ap_vld;
output  [8:0] int_request_array_SR_address0;
output   int_request_array_SR_ce0;
output   int_request_array_SR_we0;
output  [7:0] int_request_array_SR_d0;
input  [7:0] int_request_array_SR_q0;
output  [8:0] int_request_array_DE_address0;
output   int_request_array_DE_ce0;
output   int_request_array_DE_we0;
output  [15:0] int_request_array_DE_d0;
input  [15:0] int_request_array_DE_q0;
output  [8:0] int_request_array_PK_address0;
output   int_request_array_PK_ce0;
output   int_request_array_PK_we0;
output  [0:0] int_request_array_PK_d0;
input  [0:0] int_request_array_PK_q0;
output  [8:0] int_request_array_MS_address0;
output   int_request_array_MS_ce0;
output   int_request_array_MS_we0;
output  [31:0] int_request_array_MS_d0;
input  [31:0] int_request_array_MS_q0;
output  [8:0] int_request_array_TA_address0;
output   int_request_array_TA_ce0;
output   int_request_array_TA_we0;
output  [7:0] int_request_array_TA_d0;
input  [7:0] int_request_array_TA_q0;
output  [8:0] int_request_array_DA_address0;
output   int_request_array_DA_ce0;
output   int_request_array_DA_we0;
output  [3:0] int_request_array_DA_d0;
input  [3:0] int_request_array_DA_q0;
input  [31:0] int_clr_num_i;
output  [31:0] int_clr_num_o;
output   int_clr_num_o_ap_vld;
output  [8:0] int_clr2snd_array_SR_address0;
output   int_clr2snd_array_SR_ce0;
output   int_clr2snd_array_SR_we0;
output  [7:0] int_clr2snd_array_SR_d0;
input  [7:0] int_clr2snd_array_SR_q0;
output  [8:0] int_clr2snd_array_DE_address0;
output   int_clr2snd_array_DE_ce0;
output   int_clr2snd_array_DE_we0;
output  [15:0] int_clr2snd_array_DE_d0;
input  [15:0] int_clr2snd_array_DE_q0;
output  [8:0] int_clr2snd_array_PK_address0;
output   int_clr2snd_array_PK_ce0;
output   int_clr2snd_array_PK_we0;
output  [0:0] int_clr2snd_array_PK_d0;
input  [0:0] int_clr2snd_array_PK_q0;
output  [8:0] int_clr2snd_array_MS_address0;
output   int_clr2snd_array_MS_ce0;
output   int_clr2snd_array_MS_we0;
output  [31:0] int_clr2snd_array_MS_d0;
input  [31:0] int_clr2snd_array_MS_q0;
output  [8:0] int_clr2snd_array_TA_address0;
output   int_clr2snd_array_TA_ce0;
output   int_clr2snd_array_TA_we0;
output  [7:0] int_clr2snd_array_TA_d0;
input  [7:0] int_clr2snd_array_TA_q0;
output  [8:0] int_clr2snd_array_DA_address0;
output   int_clr2snd_array_DA_ce0;
output   int_clr2snd_array_DA_we0;
output  [3:0] int_clr2snd_array_DA_d0;
input  [3:0] int_clr2snd_array_DA_q0;
input  [31:0] float_clr_num_i;
output  [31:0] float_clr_num_o;
output   float_clr_num_o_ap_vld;
output  [8:0] float_clr2snd_array_5_address0;
output   float_clr2snd_array_5_ce0;
output   float_clr2snd_array_5_we0;
output  [7:0] float_clr2snd_array_5_d0;
input  [7:0] float_clr2snd_array_5_q0;
output  [8:0] float_clr2snd_array_1_address0;
output   float_clr2snd_array_1_ce0;
output   float_clr2snd_array_1_we0;
output  [15:0] float_clr2snd_array_1_d0;
input  [15:0] float_clr2snd_array_1_q0;
output  [8:0] float_clr2snd_array_4_address0;
output   float_clr2snd_array_4_ce0;
output   float_clr2snd_array_4_we0;
output  [0:0] float_clr2snd_array_4_d0;
input  [0:0] float_clr2snd_array_4_q0;
output  [8:0] float_clr2snd_array_3_address0;
output   float_clr2snd_array_3_ce0;
output   float_clr2snd_array_3_we0;
output  [31:0] float_clr2snd_array_3_d0;
input  [31:0] float_clr2snd_array_3_q0;
output  [8:0] float_clr2snd_array_s_address0;
output   float_clr2snd_array_s_ce0;
output   float_clr2snd_array_s_we0;
output  [7:0] float_clr2snd_array_s_d0;
input  [7:0] float_clr2snd_array_s_q0;
output  [8:0] float_clr2snd_array_7_address0;
output   float_clr2snd_array_7_ce0;
output   float_clr2snd_array_7_we0;
output  [3:0] float_clr2snd_array_7_d0;
input  [3:0] float_clr2snd_array_7_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buf_r_ce0;
reg buf_r_we0;
reg[31:0] float_req_num_o;
reg float_req_num_o_ap_vld;
reg[8:0] float_request_array_4_address0;
reg float_request_array_4_ce0;
reg float_request_array_4_we0;
reg[0:0] float_request_array_4_d0;
reg[8:0] float_request_array_1_address0;
reg float_request_array_1_ce0;
reg float_request_array_1_we0;
reg[15:0] float_request_array_1_d0;
reg[8:0] float_request_array_5_address0;
reg float_request_array_5_ce0;
reg float_request_array_5_we0;
reg[7:0] float_request_array_5_d0;
reg[8:0] float_request_array_3_address0;
reg float_request_array_3_ce0;
reg float_request_array_3_we0;
reg[31:0] float_request_array_3_d0;
reg[8:0] float_request_array_s_address0;
reg float_request_array_s_ce0;
reg float_request_array_s_we0;
reg[7:0] float_request_array_s_d0;
reg[8:0] float_request_array_7_address0;
reg float_request_array_7_ce0;
reg float_request_array_7_we0;
reg[3:0] float_request_array_7_d0;
reg stream_in_V_read;
reg[120:0] stream_out_V_din;
reg stream_out_V_write;
reg[31:0] int_req_num_o;
reg int_req_num_o_ap_vld;
reg[8:0] int_request_array_SR_address0;
reg int_request_array_SR_ce0;
reg int_request_array_SR_we0;
reg[8:0] int_request_array_DE_address0;
reg int_request_array_DE_ce0;
reg int_request_array_DE_we0;
reg[8:0] int_request_array_PK_address0;
reg int_request_array_PK_ce0;
reg int_request_array_PK_we0;
reg[8:0] int_request_array_MS_address0;
reg int_request_array_MS_ce0;
reg int_request_array_MS_we0;
reg[8:0] int_request_array_TA_address0;
reg int_request_array_TA_ce0;
reg int_request_array_TA_we0;
reg[8:0] int_request_array_DA_address0;
reg int_request_array_DA_ce0;
reg int_request_array_DA_we0;
reg[31:0] int_clr_num_o;
reg int_clr_num_o_ap_vld;
reg[8:0] int_clr2snd_array_SR_address0;
reg int_clr2snd_array_SR_ce0;
reg int_clr2snd_array_SR_we0;
reg[8:0] int_clr2snd_array_DE_address0;
reg int_clr2snd_array_DE_ce0;
reg int_clr2snd_array_DE_we0;
reg[8:0] int_clr2snd_array_PK_address0;
reg int_clr2snd_array_PK_ce0;
reg int_clr2snd_array_PK_we0;
reg[8:0] int_clr2snd_array_MS_address0;
reg int_clr2snd_array_MS_ce0;
reg int_clr2snd_array_MS_we0;
reg[8:0] int_clr2snd_array_TA_address0;
reg int_clr2snd_array_TA_ce0;
reg int_clr2snd_array_TA_we0;
reg[8:0] int_clr2snd_array_DA_address0;
reg int_clr2snd_array_DA_ce0;
reg int_clr2snd_array_DA_we0;
reg[31:0] float_clr_num_o;
reg float_clr_num_o_ap_vld;
reg[8:0] float_clr2snd_array_5_address0;
reg float_clr2snd_array_5_ce0;
reg float_clr2snd_array_5_we0;
reg[8:0] float_clr2snd_array_1_address0;
reg float_clr2snd_array_1_ce0;
reg float_clr2snd_array_1_we0;
reg[8:0] float_clr2snd_array_4_address0;
reg float_clr2snd_array_4_ce0;
reg float_clr2snd_array_4_we0;
reg[8:0] float_clr2snd_array_3_address0;
reg float_clr2snd_array_3_ce0;
reg float_clr2snd_array_3_we0;
reg[8:0] float_clr2snd_array_s_address0;
reg float_clr2snd_array_s_ce0;
reg float_clr2snd_array_s_we0;
reg[8:0] float_clr2snd_array_7_address0;
reg float_clr2snd_array_7_ce0;
reg float_clr2snd_array_7_we0;

(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [1:0] state_1;
reg   [7:0] envlp_SRC_V;
reg   [7:0] envlp_DEST_V;
reg   [31:0] envlp_MSG_SIZE_V;
reg   [8:0] float_request_array_6_address0;
reg    float_request_array_6_ce0;
reg    float_request_array_6_we0;
wire   [3:0] float_request_array_6_q0;
reg   [0:0] clr2snd_error;
reg   [63:0] time_V;
reg    stream_in_V_blk_n;
wire   [0:0] ap_CS_fsm_state70;
wire   [0:0] tmp_s_fu_2007_p2;
wire   [0:0] ap_CS_fsm_state78;
wire   [0:0] last_V_3_phi_fu_1082_p4;
wire   [0:0] ap_CS_fsm_state68;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_292_fu_1313_p2;
wire   [0:0] tmp_295_fu_1331_p2;
wire   [0:0] tmp_nbreadreq_fu_257_p3;
wire   [0:0] ap_CS_fsm_state40;
reg   [0:0] tmp_308_reg_2287;
wire   [0:0] ap_CS_fsm_state41;
wire   [0:0] p_0610_4_phi_fu_956_p4;
wire   [0:0] ap_CS_fsm_state69;
reg    stream_out_V_blk_n;
wire   [1:0] state_1_load_load_fu_1252_p1;
wire   [0:0] demorgan_fu_1403_p2;
reg   [31:0] reg_1212;
reg    ap_condition_452;
wire   [0:0] tmp_316_fu_1491_p2;
wire   [0:0] tmp_318_fu_1497_p2;
wire   [0:0] tmp_320_fu_1194_p2;
reg   [120:0] reg_1216;
reg    ap_condition_481;
reg   [7:0] reg_1224;
reg   [31:0] reg_1228;
reg   [7:0] reg_1236;
reg   [3:0] reg_1244;
reg   [1:0] state_1_load_reg_2170;
reg   [7:0] pkt_out_dest_V_reg_2174;
reg   [7:0] clr2snd_SRC_V_reg_2181;
reg   [0:0] tmp_292_reg_2219;
wire   [31:0] tmp_361_fu_1319_p2;
wire   [31:0] tmp_294_fu_1325_p2;
reg   [31:0] tmp_294_reg_2228;
reg   [0:0] tmp_295_reg_2233;
reg   [0:0] tmp_reg_2237;
wire   [0:0] tmp_301_fu_1353_p2;
reg   [0:0] tmp_301_reg_2241;
wire   [63:0] recv_data_data_V_fu_1359_p1;
reg   [63:0] recv_data_data_V_reg_2245;
reg   [0:0] recv_data_last_V_reg_2250;
wire   [3:0] p_Result_s_fu_1363_p4;
reg   [3:0] p_Result_s_reg_2256;
wire   [0:0] tmp_299_fu_1373_p2;
reg   [0:0] tmp_299_reg_2261;
wire   [31:0] grp_fu_1124_p2;
wire   [0:0] ap_CS_fsm_state3;
wire   [9:0] grp_fu_1409_p2;
reg   [9:0] tmp_307_reg_2282;
wire   [0:0] ap_CS_fsm_state38;
wire   [0:0] tmp_308_fu_1448_p2;
wire   [0:0] ap_CS_fsm_state39;
reg    ap_condition_561;
wire   [31:0] seq_num_2_fu_1467_p3;
reg   [31:0] seq_num_2_reg_2296;
reg   [0:0] tmp_316_reg_2309;
wire   [15:0] temp_diff_src_or_typ_23_fu_1503_p1;
reg   [15:0] temp_diff_src_or_typ_23_reg_2316;
wire   [7:0] temp_diff_src_or_typ_24_fu_1507_p1;
reg   [7:0] temp_diff_src_or_typ_24_reg_2324;
reg   [0:0] tmp_320_reg_2332;
wire   [0:0] grp_fu_1206_p2;
reg   [0:0] tmp_322_reg_2336;
reg   [31:0] float_clr_num_load_reg_2340;
wire   [15:0] temp_diff_src_or_typ_fu_1515_p1;
reg   [15:0] temp_diff_src_or_typ_reg_2347;
wire   [7:0] temp_diff_src_or_typ_18_fu_1519_p1;
reg   [7:0] temp_diff_src_or_typ_18_reg_2355;
wire   [0:0] tmp_317_fu_1200_p2;
reg   [0:0] tmp_317_reg_2363;
reg   [0:0] tmp_319_reg_2367;
reg   [31:0] int_clr_num_load_reg_2371;
reg   [31:0] int_req_num_load_reg_2378;
wire   [30:0] i_14_fu_1540_p2;
reg   [30:0] i_14_reg_2388;
wire   [0:0] ap_CS_fsm_state42;
wire   [63:0] tmp_341_fu_1546_p1;
reg   [63:0] tmp_341_reg_2393;
wire   [0:0] tmp_338_fu_1535_p2;
wire   [30:0] i_13_fu_1581_p2;
reg   [30:0] i_13_reg_2410;
wire   [63:0] tmp_334_fu_1587_p1;
reg   [63:0] tmp_334_reg_2415;
wire   [0:0] tmp_328_fu_1575_p2;
wire   [0:0] tmp_342_fu_1614_p2;
reg   [0:0] tmp_342_reg_2434;
wire   [0:0] ap_CS_fsm_state43;
wire   [0:0] tmp_346_fu_1619_p2;
reg   [0:0] tmp_346_reg_2443;
wire   [0:0] ap_CS_fsm_state44;
reg   [0:0] float_clr2snd_array_96_reg_2452;
wire   [0:0] ap_CS_fsm_state45;
wire   [0:0] tmp_353_fu_1624_p2;
reg   [0:0] tmp_353_reg_2461;
wire   [0:0] ap_CS_fsm_state46;
wire   [0:0] tmp_356_fu_1630_p2;
reg   [0:0] tmp_356_reg_2470;
wire   [0:0] ap_CS_fsm_state47;
wire   [0:0] tmp_335_fu_1660_p2;
reg   [0:0] tmp_335_reg_2491;
wire   [0:0] ap_CS_fsm_state49;
wire   [0:0] tmp_340_fu_1665_p2;
reg   [0:0] tmp_340_reg_2500;
wire   [0:0] ap_CS_fsm_state50;
reg   [0:0] float_request_array_94_reg_2509;
wire   [0:0] ap_CS_fsm_state51;
wire   [0:0] tmp_349_fu_1670_p2;
reg   [0:0] tmp_349_reg_2518;
wire   [0:0] ap_CS_fsm_state52;
wire   [0:0] tmp_352_fu_1676_p2;
reg   [0:0] tmp_352_reg_2527;
wire   [0:0] ap_CS_fsm_state53;
wire   [30:0] i_12_fu_1691_p2;
reg   [30:0] i_12_reg_2539;
wire   [0:0] ap_CS_fsm_state54;
wire   [63:0] tmp_330_fu_1697_p1;
reg   [63:0] tmp_330_reg_2544;
wire   [0:0] tmp_327_fu_1686_p2;
wire   [30:0] i_25_fu_1731_p2;
reg   [30:0] i_25_reg_2561;
wire   [63:0] tmp_323_fu_1737_p1;
reg   [63:0] tmp_323_reg_2566;
wire   [0:0] tmp_321_fu_1726_p2;
wire   [0:0] tmp_331_fu_1762_p2;
reg   [0:0] tmp_331_reg_2585;
wire   [0:0] ap_CS_fsm_state55;
wire   [0:0] tmp_339_fu_1767_p2;
reg   [0:0] tmp_339_reg_2594;
wire   [0:0] ap_CS_fsm_state56;
reg   [0:0] int_clr2snd_array_PK_9_reg_2603;
wire   [0:0] ap_CS_fsm_state57;
wire   [0:0] tmp_348_fu_1772_p2;
reg   [0:0] tmp_348_reg_2612;
wire   [0:0] ap_CS_fsm_state58;
wire   [0:0] tmp_351_fu_1778_p2;
reg   [0:0] tmp_351_reg_2621;
wire   [0:0] ap_CS_fsm_state59;
wire   [0:0] tmp_324_fu_1784_p2;
reg   [0:0] tmp_324_reg_2630;
wire   [0:0] ap_CS_fsm_state60;
wire   [0:0] tmp_329_fu_1789_p2;
reg   [0:0] tmp_329_reg_2639;
wire   [0:0] ap_CS_fsm_state61;
reg   [0:0] int_request_array_PK_9_reg_2648;
wire   [0:0] ap_CS_fsm_state62;
wire   [0:0] tmp_345_fu_1794_p2;
reg   [0:0] tmp_345_reg_2657;
wire   [0:0] ap_CS_fsm_state63;
wire   [0:0] tmp_347_fu_1800_p2;
reg   [0:0] tmp_347_reg_2666;
wire   [0:0] ap_CS_fsm_state64;
wire   [1:0] j_4_fu_1816_p2;
reg   [1:0] j_4_reg_2678;
wire   [0:0] ap_CS_fsm_state65;
wire   [31:0] tmp_312_fu_1822_p2;
reg   [31:0] tmp_312_reg_2683;
wire   [0:0] exitcond_fu_1810_p2;
wire   [0:0] tmp_313_fu_1827_p2;
reg   [0:0] tmp_313_reg_2688;
wire   [6:0] tmp_381_fu_1916_p2;
reg   [6:0] tmp_381_reg_2692;
wire   [63:0] tmp_384_fu_1926_p2;
reg   [63:0] tmp_384_reg_2697;
wire   [31:0] i_26_fu_1959_p2;
wire   [0:0] ap_CS_fsm_state67;
reg    ap_condition_982;
reg    ap_condition_991;
wire   [31:0] j_cast_fu_2003_p1;
reg   [31:0] j_cast_reg_2717;
wire   [30:0] i_23_fu_2013_p2;
reg   [30:0] i_23_reg_2725;
wire   [63:0] tmp_293_fu_2019_p1;
reg   [63:0] tmp_293_reg_2730;
reg   [0:0] float_request_array_61_reg_2747;
wire   [0:0] ap_CS_fsm_state71;
wire   [0:0] tmp_296_fu_2024_p2;
reg   [0:0] tmp_296_reg_2756;
wire   [0:0] ap_CS_fsm_state72;
wire   [0:0] ap_CS_fsm_state73;
wire   [0:0] tmp_298_fu_2034_p2;
wire   [31:0] tmp_302_fu_2057_p2;
reg   [31:0] tmp_302_reg_2773;
wire   [0:0] ap_CS_fsm_state74;
wire   [31:0] j_3_fu_2074_p2;
reg   [31:0] j_3_reg_2781;
wire   [0:0] ap_CS_fsm_state75;
wire   [0:0] tmp_306_fu_2069_p2;
wire  signed [63:0] tmp_309_fu_2091_p1;
reg  signed [63:0] tmp_309_reg_2821;
wire   [0:0] ap_CS_fsm_state76;
reg   [0:0] float_request_array_72_reg_2826;
wire   [31:0] i3_phi_fu_925_p4;
reg   [31:0] i3_reg_921;
reg   [0:0] p_0610_2_reg_933;
reg   [0:0] p_0610_3_phi_fu_945_p4;
reg   [0:0] p_0610_3_reg_942;
reg   [0:0] p_0610_4_reg_953;
wire   [0:0] tmp_311_fu_1476_p2;
reg   [30:0] i12_reg_963;
wire   [0:0] ap_CS_fsm_state48;
wire   [0:0] tmp_357_fu_1636_p2;
reg   [30:0] i11_reg_974;
wire   [0:0] tmp_355_fu_1642_p2;
reg   [30:0] i9_reg_985;
wire   [0:0] tmp_354_fu_1648_p2;
reg   [30:0] i8_reg_996;
wire   [0:0] tmp_350_fu_1654_p2;
reg   [1:0] j7_reg_1007;
wire   [0:0] ap_CS_fsm_state66;
reg   [31:0] i3_4_reg_1018;
reg   [0:0] p_0610_1_reg_1040;
reg   [0:0] p_0610_9_reg_1049;
reg   [30:0] j_reg_1058;
reg   [31:0] j4_reg_1069;
wire   [0:0] ap_CS_fsm_state77;
reg   [0:0] last_V_3_reg_1079;
wire  signed [63:0] tmp_343_fu_1551_p1;
wire  signed [63:0] tmp_336_fu_1592_p1;
wire  signed [63:0] tmp_332_fu_1702_p1;
wire  signed [63:0] tmp_325_fu_1742_p1;
wire  signed [63:0] tmp_315_fu_1955_p1;
wire  signed [63:0] tmp_310_fu_2080_p1;
wire   [120:0] tmp_2_fu_1277_p9;
wire   [120:0] tmp_6_fu_1421_p9;
wire   [120:0] tmp_4_fu_1965_p9;
wire   [120:0] tmp_10_fu_1984_p9;
wire   [0:0] tmp_11_fu_2149_p2;
wire   [0:0] tmp_304_fu_2159_p2;
wire   [7:0] tmp_362_fu_2101_p1;
wire   [63:0] tmp_300_fu_1341_p2;
reg   [0:0] last_V_fu_232;
reg   [31:0] error_MSG_SIZE_V_fu_236;
reg   [0:0] p_1_fu_240;
wire   [31:0] tmp_344_fu_1560_p2;
wire   [31:0] tmp_337_fu_1602_p2;
wire   [31:0] tmp_333_fu_1711_p2;
wire   [31:0] tmp_326_fu_1751_p2;
reg   [31:0] grp_fu_1124_p0;
wire   [7:0] grp_fu_1158_p4;
wire   [31:0] p_Result_8_fu_1379_p4;
wire   [32:0] p_Result_38_cast_fu_1389_p1;
wire  signed [32:0] tmp_345_cast_fu_1393_p1;
wire   [0:0] tmp_305_fu_1397_p2;
wire   [9:0] grp_fu_1409_p1;
wire   [9:0] tmp_368_fu_1445_p1;
wire   [31:0] seq_num_fu_1454_p2;
wire   [31:0] p_s_fu_1460_p3;
wire   [3:0] p_Result_2_fu_1481_p4;
wire   [31:0] i12_cast_fu_1531_p1;
wire   [31:0] i11_cast_fu_1571_p1;
wire   [31:0] i9_cast_fu_1682_p1;
wire   [31:0] i8_cast_fu_1722_p1;
wire   [31:0] j7_cast2_fu_1806_p1;
wire   [0:0] tmp_370_fu_1833_p1;
wire   [5:0] Lo_assign_fu_1837_p3;
wire   [5:0] Hi_assign_fu_1845_p2;
wire   [6:0] tmp_372_fu_1857_p1;
wire   [6:0] tmp_373_fu_1861_p1;
wire   [0:0] tmp_371_fu_1851_p2;
wire   [6:0] tmp_375_fu_1875_p2;
wire   [6:0] tmp_377_fu_1887_p2;
reg   [63:0] tmp_374_fu_1865_p4;
wire   [6:0] tmp_376_fu_1881_p2;
wire   [6:0] tmp_378_fu_1893_p3;
wire   [6:0] tmp_380_fu_1908_p3;
wire   [63:0] tmp_379_fu_1901_p3;
wire   [63:0] tmp_382_fu_1922_p1;
wire   [63:0] tmp_383_fu_1932_p1;
wire   [63:0] tmp_385_fu_1935_p2;
wire   [63:0] p_Result_s_216_fu_1941_p2;
wire   [31:0] temp_fu_1946_p1;
wire   [31:0] tmp_297_fu_2030_p1;
wire   [7:0] envlp_PKT_TYPE_V_wri_fu_2105_p4;
wire   [7:0] tmp_3_fu_2143_p2;
wire   [31:0] tmp_303_fu_2155_p1;
reg    grp_fu_1409_ap_start;
wire    grp_fu_1409_ap_done;
reg    grp_fu_1409_ce;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] ap_CS_fsm_state6;
wire   [0:0] ap_CS_fsm_state7;
wire   [0:0] ap_CS_fsm_state8;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] ap_CS_fsm_state10;
wire   [0:0] ap_CS_fsm_state11;
wire   [0:0] ap_CS_fsm_state12;
wire   [0:0] ap_CS_fsm_state13;
wire   [0:0] ap_CS_fsm_state14;
wire   [0:0] ap_CS_fsm_state15;
wire   [0:0] ap_CS_fsm_state16;
wire   [0:0] ap_CS_fsm_state17;
wire   [0:0] ap_CS_fsm_state18;
wire   [0:0] ap_CS_fsm_state19;
wire   [0:0] ap_CS_fsm_state20;
wire   [0:0] ap_CS_fsm_state21;
wire   [0:0] ap_CS_fsm_state22;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] ap_CS_fsm_state24;
wire   [0:0] ap_CS_fsm_state25;
wire   [0:0] ap_CS_fsm_state26;
wire   [0:0] ap_CS_fsm_state27;
wire   [0:0] ap_CS_fsm_state28;
wire   [0:0] ap_CS_fsm_state29;
wire   [0:0] ap_CS_fsm_state30;
wire   [0:0] ap_CS_fsm_state31;
wire   [0:0] ap_CS_fsm_state32;
wire   [0:0] ap_CS_fsm_state33;
wire   [0:0] ap_CS_fsm_state34;
wire   [0:0] ap_CS_fsm_state35;
wire   [0:0] ap_CS_fsm_state36;
wire   [0:0] ap_CS_fsm_state37;
reg   [77:0] ap_NS_fsm;
reg    ap_condition_622;
reg    ap_condition_791;

// power-on initialization
initial begin
#0 ap_CS_fsm = 78'b1;
#0 state_1 = 2'b00;
#0 envlp_SRC_V = 8'b00000000;
#0 envlp_DEST_V = 8'b00000000;
#0 envlp_MSG_SIZE_V = 32'b00000000000000000000000000000000;
#0 clr2snd_error = 1'b1;
#0 time_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
end

MPI_Recv_float_rebkb #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
float_request_array_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(float_request_array_6_address0),
    .ce0(float_request_array_6_ce0),
    .we0(float_request_array_6_we0),
    .d0(float_request_array_6_q0),
    .q0(float_request_array_6_q0)
);

md_srem_32ns_10nscud #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
md_srem_32ns_10nscud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1409_ap_start),
    .done(grp_fu_1409_ap_done),
    .din0(tmp_361_fu_1319_p2),
    .din1(grp_fu_1409_p1),
    .ce(grp_fu_1409_ce),
    .dout(grp_fu_1409_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state78) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == last_V_3_phi_fu_1082_p4))) begin
        envlp_DEST_V <= reg_1224;
    end else if (((1'b1 == ap_CS_fsm_state73) & (1'b0 == float_request_array_61_reg_2747) & ~(1'b0 == tmp_296_reg_2756) & ~(1'b0 == tmp_298_fu_2034_p2))) begin
        envlp_DEST_V <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state78) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == last_V_3_phi_fu_1082_p4))) begin
        envlp_MSG_SIZE_V <= {{reg_1216[ap_const_lv32_2F : ap_const_lv32_10]}};
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        envlp_MSG_SIZE_V <= float_request_array_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state78) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == last_V_3_phi_fu_1082_p4))) begin
        envlp_SRC_V <= tmp_362_fu_2101_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (1'b0 == float_request_array_61_reg_2747) & ~(1'b0 == tmp_296_reg_2756) & ~(1'b0 == tmp_298_fu_2034_p2))) begin
        envlp_SRC_V <= float_request_array_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state42) & (((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_322_reg_2336)) | (~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)) | ((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_338_fu_1535_p2)))) | ((1'b1 == ap_CS_fsm_state54) & (((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_319_reg_2367)) | (~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)) | ((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_327_fu_1686_p2)))) | ((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_318_fu_1497_p2)) | ((1'b1 == ap_CS_fsm_state65) & ~(1'b0 == exitcond_fu_1810_p2)))) begin
        error_MSG_SIZE_V_fu_236 <= seq_num_2_reg_2296;
    end else if (((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2))))) begin
        error_MSG_SIZE_V_fu_236 <= seq_num_2_fu_1467_p3;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1) & (state_1_load_load_fu_1252_p1 == ap_const_lv2_2))) begin
        error_MSG_SIZE_V_fu_236 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2) & ~(1'b0 == tmp_320_fu_1194_p2))) begin
        i11_reg_974 <= ap_const_lv31_0;
    end else if (((1'b1 == ap_CS_fsm_state48) & ((~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_335_reg_2491)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_340_reg_2500)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & ~(1'b0 == float_request_array_94_reg_2509)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_349_reg_2518)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_352_reg_2527)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_355_fu_1642_p2))))) begin
        i11_reg_974 <= i_13_reg_2410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2) & (1'b0 == tmp_320_fu_1194_p2) & ~(1'b0 == grp_fu_1206_p2))) begin
        i12_reg_963 <= ap_const_lv31_0;
    end else if (((1'b1 == ap_CS_fsm_state48) & (((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_342_reg_2434)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_346_reg_2443)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == float_clr2snd_array_96_reg_2452)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_353_reg_2461)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_356_reg_2470)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & (1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_357_fu_1636_p2))))) begin
        i12_reg_963 <= i_14_reg_2388;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_318_fu_1497_p2)) | ((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)))) | ((1'b1 == ap_CS_fsm_state65) & ~(1'b0 == exitcond_fu_1810_p2)))) begin
        i3_4_reg_1018 <= i3_reg_921;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_322_reg_2336)) | (~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)) | ((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_338_fu_1535_p2)))) | ((1'b1 == ap_CS_fsm_state54) & (((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_319_reg_2367)) | (~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)) | ((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_327_fu_1686_p2)))) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == tmp_301_reg_2241)))) begin
        i3_4_reg_1018 <= grp_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        i3_reg_921 <= i_26_fu_1959_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1) & (state_1_load_load_fu_1252_p1 == ap_const_lv2_2))) begin
        i3_reg_921 <= ap_const_lv32_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_317_fu_1200_p2))) begin
        i8_reg_996 <= ap_const_lv31_0;
    end else if (((1'b1 == ap_CS_fsm_state48) & ((~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_324_reg_2630)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_329_reg_2639)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & ~(1'b0 == int_request_array_PK_9_reg_2648)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_345_reg_2657)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_347_reg_2666)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_350_fu_1654_p2))))) begin
        i8_reg_996 <= i_25_reg_2561;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == grp_fu_1206_p2) & (1'b0 == tmp_317_fu_1200_p2))) begin
        i9_reg_985 <= ap_const_lv31_0;
    end else if (((1'b1 == ap_CS_fsm_state48) & (((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_331_reg_2585)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_339_reg_2594)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == int_clr2snd_array_PK_9_reg_2603)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_348_reg_2612)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_351_reg_2621)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_354_fu_1648_p2))))) begin
        i9_reg_985 <= i_12_reg_2539;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        j4_reg_1069 <= j_3_reg_2781;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        j4_reg_1069 <= j_cast_reg_2717;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & ~(1'b0 == tmp_299_reg_2261)) | (~(1'b0 == p_0610_2_reg_933) & ~(1'b0 == tmp_299_reg_2261))))) begin
        j7_reg_1007 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        j7_reg_1007 <= j_4_reg_2678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & ((1'b0 == tmp_296_reg_2756) | (1'b0 == tmp_298_fu_2034_p2) | ~(1'b0 == float_request_array_61_reg_2747)))) begin
        j_reg_1058 <= i_23_reg_2725;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1) & (ap_const_lv2_0 == state_1_load_load_fu_1252_p1))) begin
        j_reg_1058 <= ap_const_lv31_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) & ~(1'b0 == exitcond_fu_1810_p2))) begin
        last_V_fu_232 <= p_0610_3_reg_942;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_322_reg_2336)) | (~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)) | ((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_338_fu_1535_p2)))) | ((1'b1 == ap_CS_fsm_state54) & (((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_319_reg_2367)) | (~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)) | ((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_327_fu_1686_p2)))) | ((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_318_fu_1497_p2)))) begin
        last_V_fu_232 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2))))) begin
        last_V_fu_232 <= p_0610_3_phi_fu_945_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1))) begin
        p_0610_1_reg_1040 <= stream_in_V_dout[ap_const_lv32_48];
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & (1'b0 == tmp_295_fu_1331_p2) & ~(ap_condition_481 == 1'b1))) begin
        p_0610_1_reg_1040 <= last_V_fu_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ~(1'b0 == tmp_308_fu_1448_p2))) begin
        p_0610_2_reg_933 <= recv_data_last_V_reg_2250;
    end else if (((1'b1 == ap_CS_fsm_state40) & ~(1'b0 == tmp_308_reg_2287) & (1'b0 == p_0610_2_reg_933) & ~(ap_condition_561 == 1'b1))) begin
        p_0610_2_reg_933 <= stream_in_V_dout[ap_const_lv32_48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & ~(1'b0 == tmp_308_reg_2287) & ~(ap_condition_561 == 1'b1) & ~(1'b0 == p_0610_2_reg_933))) begin
        p_0610_3_reg_942 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state39) & (1'b0 == tmp_308_fu_1448_p2))) begin
        p_0610_3_reg_942 <= recv_data_last_V_reg_2250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & ~(1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & ~(1'b0 == tmp_311_fu_1476_p2))))) begin
        p_0610_4_reg_953 <= p_0610_3_phi_fu_945_p4;
    end else if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == p_0610_4_phi_fu_956_p4) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)))) begin
        p_0610_4_reg_953 <= stream_in_V_dout[ap_const_lv32_48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_481 == 1'b1) & ~(1'b0 == tmp_292_fu_1313_p2))) begin
        p_0610_9_reg_1049 <= last_V_fu_232;
    end else if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1))) begin
        p_0610_9_reg_1049 <= stream_in_V_dout[ap_const_lv32_48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & (1'b0 == p_1_fu_240) & ~(ap_condition_481 == 1'b1))) begin
        p_1_fu_240 <= 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state42) & (((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_322_reg_2336)) | (~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)) | ((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_338_fu_1535_p2)))) | ((1'b1 == ap_CS_fsm_state54) & (((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_319_reg_2367)) | (~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)) | ((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_327_fu_1686_p2)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1) & (state_1_load_load_fu_1252_p1 == ap_const_lv2_2)) | ((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_318_fu_1497_p2)) | ((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)))) | ((1'b1 == ap_CS_fsm_state65) & ~(1'b0 == exitcond_fu_1810_p2)))) begin
        p_1_fu_240 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state73) & (1'b0 == float_request_array_61_reg_2747) & ~(1'b0 == tmp_296_reg_2756) & ~(1'b0 == tmp_298_fu_2034_p2)) | ((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == tmp_301_reg_2241)) | ((1'b1 == ap_CS_fsm_state78) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == last_V_3_phi_fu_1082_p4) & ~(1'b0 == tmp_11_fu_2149_p2) & ~(1'b0 == tmp_304_fu_2159_p2)))) begin
        state_1 <= ap_const_lv2_1;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & (1'b0 == tmp_295_fu_1331_p2) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1)))) begin
        state_1 <= ap_const_lv2_0;
    end else if (((ap_CS_fsm_state1 == 1'b1) & (state_1 == ap_const_lv2_1) & ~(ap_condition_452 == 1'b1))) begin
        state_1 <= ap_const_lv2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & (1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1))) begin
        time_V <= tmp_300_fu_1341_p2;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & (1'b0 == tmp_295_fu_1331_p2) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (state_1 == ap_const_lv2_1) & ~(ap_condition_452 == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == tmp_301_reg_2241)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1) & ~(1'b0 == tmp_299_fu_1373_p2)))) begin
        time_V <= ap_const_lv64_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1))) begin
        clr2snd_SRC_V_reg_2181 <= envlp_DEST_V;
        pkt_out_dest_V_reg_2174 <= envlp_SRC_V;
        state_1_load_reg_2170 <= state_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (state_1 == ap_const_lv2_1) & ~(ap_condition_452 == 1'b1) & ~(1'b0 == clr2snd_error))) begin
        clr2snd_error <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        float_clr2snd_array_96_reg_2452 <= float_clr2snd_array_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2) & (1'b0 == tmp_320_fu_1194_p2) & ~(1'b0 == grp_fu_1206_p2))) begin
        float_clr_num_load_reg_2340 <= float_clr_num_i;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        float_request_array_61_reg_2747 <= float_request_array_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_72_reg_2826 <= float_request_array_4_q0;
        tmp_309_reg_2821 <= tmp_309_fu_2091_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        float_request_array_94_reg_2509 <= float_request_array_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367))) begin
        i_12_reg_2539 <= i_12_fu_1691_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332))) begin
        i_13_reg_2410 <= i_13_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336))) begin
        i_14_reg_2388 <= i_14_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0)))) begin
        i_23_reg_2725 <= i_23_fu_2013_p2;
        j_cast_reg_2717[30 : 0] <= j_cast_fu_2003_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363))) begin
        i_25_reg_2561 <= i_25_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        int_clr2snd_array_PK_9_reg_2603 <= int_clr2snd_array_PK_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == grp_fu_1206_p2) & (1'b0 == tmp_317_fu_1200_p2))) begin
        int_clr_num_load_reg_2371 <= int_clr_num_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_317_fu_1200_p2))) begin
        int_req_num_load_reg_2378 <= int_req_num_i;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        int_request_array_PK_9_reg_2648 <= int_request_array_PK_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) & ~(1'b0 == tmp_306_fu_2069_p2))) begin
        j_3_reg_2781 <= j_3_fu_2074_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        j_4_reg_2678 <= j_4_fu_1816_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state70) & (tmp_s_fu_2007_p2 == 1'b0) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0))) | ((1'b1 == ap_CS_fsm_state78) & (1'b0 == last_V_3_phi_fu_1082_p4) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0))))) begin
        last_V_3_reg_1079 <= stream_in_V_dout[ap_const_lv32_48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1))) begin
        p_Result_s_reg_2256 <= {{stream_in_V_dout[ap_const_lv32_58 : ap_const_lv32_55]}};
        recv_data_data_V_reg_2245 <= recv_data_data_V_fu_1359_p1;
        recv_data_last_V_reg_2250 <= stream_in_V_dout[ap_const_lv32_48];
        tmp_299_reg_2261 <= tmp_299_fu_1373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_452 == 1'b1) & (ap_const_lv2_0 == state_1_load_load_fu_1252_p1)) | ((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2) & ~(1'b0 == tmp_320_fu_1194_p2)))) begin
        reg_1212 <= float_req_num_i;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state70) & (tmp_s_fu_2007_p2 == 1'b0) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0))))) begin
        reg_1216 <= stream_in_V_dout;
        reg_1224 <= {{stream_in_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2)) | ((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2)))) begin
        reg_1228 <= {{reg_1216[ap_const_lv32_2F : ap_const_lv32_10]}};
        reg_1236 <= {{reg_1216[ap_const_lv32_37 : ap_const_lv32_30]}};
        reg_1244 <= {{reg_1216[ap_const_lv32_3F : ap_const_lv32_3C]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & ~(ap_condition_561 == 1'b1) & ((1'b0 == tmp_308_reg_2287) | ~(1'b0 == p_0610_2_reg_933)))) begin
        seq_num_2_reg_2296 <= seq_num_2_fu_1467_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2))) begin
        temp_diff_src_or_typ_18_reg_2355 <= temp_diff_src_or_typ_18_fu_1519_p1;
        temp_diff_src_or_typ_reg_2347[7 : 0] <= temp_diff_src_or_typ_fu_1515_p1[7 : 0];
        tmp_317_reg_2363 <= tmp_317_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2))) begin
        temp_diff_src_or_typ_23_reg_2316[7 : 0] <= temp_diff_src_or_typ_23_fu_1503_p1[7 : 0];
        temp_diff_src_or_typ_24_reg_2324 <= temp_diff_src_or_typ_24_fu_1507_p1;
        tmp_320_reg_2332 <= tmp_320_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_481 == 1'b1))) begin
        tmp_292_reg_2219 <= tmp_292_fu_1313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0)) & ~(tmp_s_fu_2007_p2 == 1'b0))) begin
        tmp_293_reg_2730[30 : 0] <= tmp_293_fu_2019_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(ap_condition_481 == 1'b1))) begin
        tmp_294_reg_2228[31 : 1] <= tmp_294_fu_1325_p2[31 : 1];
        tmp_295_reg_2233 <= tmp_295_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_296_reg_2756 <= tmp_296_fu_2024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & (1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1))) begin
        tmp_301_reg_2241 <= tmp_301_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        tmp_302_reg_2773 <= tmp_302_fu_2057_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_307_reg_2282 <= grp_fu_1409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_308_reg_2287 <= tmp_308_fu_1448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) & (1'b0 == exitcond_fu_1810_p2))) begin
        tmp_312_reg_2683 <= tmp_312_fu_1822_p2;
        tmp_313_reg_2688 <= tmp_313_fu_1827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4))) begin
        tmp_316_reg_2309 <= tmp_316_fu_1491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_317_fu_1200_p2))) begin
        tmp_319_reg_2367 <= grp_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2) & (1'b0 == tmp_320_fu_1194_p2))) begin
        tmp_322_reg_2336 <= grp_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_321_fu_1726_p2))) begin
        tmp_323_reg_2566[30 : 0] <= tmp_323_fu_1737_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_324_reg_2630 <= tmp_324_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        tmp_329_reg_2639 <= tmp_329_fu_1789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & ~(1'b0 == tmp_327_fu_1686_p2))) begin
        tmp_330_reg_2544[30 : 0] <= tmp_330_fu_1697_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        tmp_331_reg_2585 <= tmp_331_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_328_fu_1575_p2))) begin
        tmp_334_reg_2415[30 : 0] <= tmp_334_fu_1587_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_335_reg_2491 <= tmp_335_fu_1660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_339_reg_2594 <= tmp_339_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_340_reg_2500 <= tmp_340_fu_1665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & ~(1'b0 == tmp_338_fu_1535_p2))) begin
        tmp_341_reg_2393[30 : 0] <= tmp_341_fu_1546_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_342_reg_2434 <= tmp_342_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        tmp_345_reg_2657 <= tmp_345_fu_1794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_346_reg_2443 <= tmp_346_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        tmp_347_reg_2666 <= tmp_347_fu_1800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        tmp_348_reg_2612 <= tmp_348_fu_1772_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        tmp_349_reg_2518 <= tmp_349_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        tmp_351_reg_2621 <= tmp_351_fu_1778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tmp_352_reg_2527 <= tmp_352_fu_1676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp_353_reg_2461 <= tmp_353_fu_1624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_356_reg_2470 <= tmp_356_fu_1630_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) & (1'b0 == exitcond_fu_1810_p2) & ~(1'b0 == tmp_313_fu_1827_p2))) begin
        tmp_381_reg_2692[6 : 1] <= tmp_381_fu_1916_p2[6 : 1];
        tmp_384_reg_2697 <= tmp_384_fu_1926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(ap_condition_481 == 1'b1))) begin
        tmp_reg_2237 <= stream_in_V_empty_n;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state48) & ((ap_const_lv2_0 == state_1_load_reg_2170) | (ap_const_lv2_1 == state_1_load_reg_2170) | (state_1_load_reg_2170 == ap_const_lv2_3) | ((state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_292_reg_2219)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_295_reg_2233)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_reg_2237)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_342_reg_2434) & ~(1'b0 == tmp_346_reg_2443) & ~(1'b0 == float_clr2snd_array_96_reg_2452) & ~(1'b0 == tmp_353_reg_2461) & ~(1'b0 == tmp_356_reg_2470) & ~(1'b0 == tmp_357_fu_1636_p2)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & (1'b0 == float_request_array_94_reg_2509) & ~(1'b0 == tmp_335_reg_2491) & ~(1'b0 == tmp_340_reg_2500) & ~(1'b0 == tmp_349_reg_2518) & ~(1'b0 == tmp_352_reg_2527) & ~(1'b0 == tmp_355_fu_1642_p2)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_331_reg_2585) & ~(1'b0 == tmp_339_reg_2594) & ~(1'b0 == int_clr2snd_array_PK_9_reg_2603) & ~(1'b0 == tmp_348_reg_2612) & ~(1'b0 == tmp_351_reg_2621) & ~(1'b0 == tmp_354_fu_1648_p2)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == int_request_array_PK_9_reg_2648) & ~(1'b0 == tmp_324_reg_2630) & ~(1'b0 == tmp_329_reg_2639) & ~(1'b0 == tmp_345_reg_2657) & ~(1'b0 == tmp_347_reg_2666) & ~(1'b0 == tmp_350_fu_1654_p2)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) & ((ap_const_lv2_0 == state_1_load_reg_2170) | (ap_const_lv2_1 == state_1_load_reg_2170) | (state_1_load_reg_2170 == ap_const_lv2_3) | ((state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_292_reg_2219)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_295_reg_2233)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_reg_2237)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_342_reg_2434) & ~(1'b0 == tmp_346_reg_2443) & ~(1'b0 == float_clr2snd_array_96_reg_2452) & ~(1'b0 == tmp_353_reg_2461) & ~(1'b0 == tmp_356_reg_2470) & ~(1'b0 == tmp_357_fu_1636_p2)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & (1'b0 == float_request_array_94_reg_2509) & ~(1'b0 == tmp_335_reg_2491) & ~(1'b0 == tmp_340_reg_2500) & ~(1'b0 == tmp_349_reg_2518) & ~(1'b0 == tmp_352_reg_2527) & ~(1'b0 == tmp_355_fu_1642_p2)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_331_reg_2585) & ~(1'b0 == tmp_339_reg_2594) & ~(1'b0 == int_clr2snd_array_PK_9_reg_2603) & ~(1'b0 == tmp_348_reg_2612) & ~(1'b0 == tmp_351_reg_2621) & ~(1'b0 == tmp_354_fu_1648_p2)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == int_request_array_PK_9_reg_2648) & ~(1'b0 == tmp_324_reg_2630) & ~(1'b0 == tmp_329_reg_2639) & ~(1'b0 == tmp_345_reg_2657) & ~(1'b0 == tmp_347_reg_2666) & ~(1'b0 == tmp_350_fu_1654_p2))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(1'b0 == tmp_313_reg_2688))) begin
        buf_r_we0 = 1'b1;
    end else begin
        buf_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        float_clr2snd_array_1_address0 = tmp_341_reg_2393;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_clr2snd_array_1_address0 = tmp_343_fu_1551_p1;
    end else begin
        float_clr2snd_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43))) begin
        float_clr2snd_array_1_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_1_we0 = 1'b1;
    end else begin
        float_clr2snd_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        float_clr2snd_array_3_address0 = tmp_341_reg_2393;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_clr2snd_array_3_address0 = tmp_343_fu_1551_p1;
    end else begin
        float_clr2snd_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state45))) begin
        float_clr2snd_array_3_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_3_we0 = 1'b1;
    end else begin
        float_clr2snd_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        float_clr2snd_array_4_address0 = tmp_341_reg_2393;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_clr2snd_array_4_address0 = tmp_343_fu_1551_p1;
    end else begin
        float_clr2snd_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state44))) begin
        float_clr2snd_array_4_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_4_we0 = 1'b1;
    end else begin
        float_clr2snd_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_622 == 1'b1)) begin
        if ((1'b0 == tmp_338_fu_1535_p2)) begin
            float_clr2snd_array_5_address0 = tmp_343_fu_1551_p1;
        end else if (~(1'b0 == tmp_338_fu_1535_p2)) begin
            float_clr2snd_array_5_address0 = tmp_341_fu_1546_p1;
        end else begin
            float_clr2snd_array_5_address0 = 'bx;
        end
    end else begin
        float_clr2snd_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & ~(1'b0 == tmp_338_fu_1535_p2)) | ((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2)))) begin
        float_clr2snd_array_5_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_5_we0 = 1'b1;
    end else begin
        float_clr2snd_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        float_clr2snd_array_7_address0 = tmp_341_reg_2393;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_clr2snd_array_7_address0 = tmp_343_fu_1551_p1;
    end else begin
        float_clr2snd_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state47))) begin
        float_clr2snd_array_7_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_7_we0 = 1'b1;
    end else begin
        float_clr2snd_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        float_clr2snd_array_s_address0 = tmp_341_reg_2393;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_clr2snd_array_s_address0 = tmp_343_fu_1551_p1;
    end else begin
        float_clr2snd_array_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state46))) begin
        float_clr2snd_array_s_ce0 = 1'b1;
    end else begin
        float_clr2snd_array_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr2snd_array_s_we0 = 1'b1;
    end else begin
        float_clr2snd_array_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr_num_o = tmp_344_fu_1560_p2;
    end else begin
        float_clr_num_o = float_clr_num_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336) & (1'b0 == tmp_338_fu_1535_p2))) begin
        float_clr_num_o_ap_vld = 1'b1;
    end else begin
        float_clr_num_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        float_req_num_o = tmp_302_fu_2057_p2;
    end else if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2))) begin
        float_req_num_o = tmp_337_fu_1602_p2;
    end else begin
        float_req_num_o = float_req_num_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_req_num_o_ap_vld = 1'b1;
    end else begin
        float_req_num_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_1_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_1_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        float_request_array_1_address0 = tmp_293_reg_2730;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        float_request_array_1_address0 = tmp_334_reg_2415;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_1_address0 = tmp_336_fu_1592_p1;
    end else begin
        float_request_array_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76))) begin
        float_request_array_1_ce0 = 1'b1;
    end else begin
        float_request_array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_1_d0 = float_request_array_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_1_d0 = temp_diff_src_or_typ_23_reg_2316;
    end else begin
        float_request_array_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_1_we0 = 1'b1;
    end else begin
        float_request_array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_3_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_3_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        float_request_array_3_address0 = tmp_293_reg_2730;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        float_request_array_3_address0 = tmp_334_reg_2415;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_3_address0 = tmp_336_fu_1592_p1;
    end else begin
        float_request_array_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76))) begin
        float_request_array_3_ce0 = 1'b1;
    end else begin
        float_request_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_3_d0 = float_request_array_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_3_d0 = reg_1228;
    end else begin
        float_request_array_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_3_we0 = 1'b1;
    end else begin
        float_request_array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        float_request_array_4_address0 = tmp_309_reg_2821;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_4_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        float_request_array_4_address0 = tmp_293_fu_2019_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        float_request_array_4_address0 = tmp_334_reg_2415;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_4_address0 = tmp_336_fu_1592_p1;
    end else begin
        float_request_array_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0))) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state77))) begin
        float_request_array_4_ce0 = 1'b1;
    end else begin
        float_request_array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        float_request_array_4_d0 = float_request_array_72_reg_2826;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_4_d0 = 1'b0;
    end else begin
        float_request_array_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_4_we0 = 1'b1;
    end else begin
        float_request_array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_5_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_5_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        float_request_array_5_address0 = tmp_293_reg_2730;
    end else if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2))) begin
        float_request_array_5_address0 = tmp_336_fu_1592_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_328_fu_1575_p2))) begin
        float_request_array_5_address0 = tmp_334_fu_1587_p1;
    end else begin
        float_request_array_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_328_fu_1575_p2)) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_5_ce0 = 1'b1;
    end else begin
        float_request_array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_5_d0 = float_request_array_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2))) begin
        float_request_array_5_d0 = temp_diff_src_or_typ_24_reg_2324;
    end else begin
        float_request_array_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_5_we0 = 1'b1;
    end else begin
        float_request_array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_6_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_6_address0 = tmp_310_fu_2080_p1;
    end else begin
        float_request_array_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76))) begin
        float_request_array_6_ce0 = 1'b1;
    end else begin
        float_request_array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_6_we0 = 1'b1;
    end else begin
        float_request_array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_7_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_7_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        float_request_array_7_address0 = tmp_334_reg_2415;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_7_address0 = tmp_336_fu_1592_p1;
    end else begin
        float_request_array_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76))) begin
        float_request_array_7_ce0 = 1'b1;
    end else begin
        float_request_array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_7_d0 = float_request_array_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_7_d0 = reg_1244;
    end else begin
        float_request_array_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_7_we0 = 1'b1;
    end else begin
        float_request_array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_s_address0 = tmp_309_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        float_request_array_s_address0 = tmp_310_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        float_request_array_s_address0 = tmp_334_reg_2415;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_s_address0 = tmp_336_fu_1592_p1;
    end else begin
        float_request_array_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76))) begin
        float_request_array_s_ce0 = 1'b1;
    end else begin
        float_request_array_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        float_request_array_s_d0 = float_request_array_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        float_request_array_s_d0 = reg_1236;
    end else begin
        float_request_array_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b1 == ap_CS_fsm_state42) & ~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)))) begin
        float_request_array_s_we0 = 1'b1;
    end else begin
        float_request_array_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1124_p0 = i3_reg_921;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1124_p0 = i3_phi_fu_925_p4;
    end else begin
        grp_fu_1124_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & (1'b0 == demorgan_fu_1403_p2) & ~(ap_condition_481 == 1'b1))) begin
        grp_fu_1409_ap_start = 1'b1;
    end else begin
        grp_fu_1409_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_1409_ce = 1'b1;
    end else begin
        grp_fu_1409_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        int_clr2snd_array_DA_address0 = tmp_330_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_clr2snd_array_DA_address0 = tmp_332_fu_1702_p1;
    end else begin
        int_clr2snd_array_DA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state59))) begin
        int_clr2snd_array_DA_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_DA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_DA_we0 = 1'b1;
    end else begin
        int_clr2snd_array_DA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        int_clr2snd_array_DE_address0 = tmp_330_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_clr2snd_array_DE_address0 = tmp_332_fu_1702_p1;
    end else begin
        int_clr2snd_array_DE_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state55))) begin
        int_clr2snd_array_DE_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_DE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_DE_we0 = 1'b1;
    end else begin
        int_clr2snd_array_DE_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        int_clr2snd_array_MS_address0 = tmp_330_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_clr2snd_array_MS_address0 = tmp_332_fu_1702_p1;
    end else begin
        int_clr2snd_array_MS_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state57))) begin
        int_clr2snd_array_MS_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_MS_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_MS_we0 = 1'b1;
    end else begin
        int_clr2snd_array_MS_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        int_clr2snd_array_PK_address0 = tmp_330_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_clr2snd_array_PK_address0 = tmp_332_fu_1702_p1;
    end else begin
        int_clr2snd_array_PK_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state56))) begin
        int_clr2snd_array_PK_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_PK_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_PK_we0 = 1'b1;
    end else begin
        int_clr2snd_array_PK_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_791 == 1'b1)) begin
        if ((1'b0 == tmp_327_fu_1686_p2)) begin
            int_clr2snd_array_SR_address0 = tmp_332_fu_1702_p1;
        end else if (~(1'b0 == tmp_327_fu_1686_p2)) begin
            int_clr2snd_array_SR_address0 = tmp_330_fu_1697_p1;
        end else begin
            int_clr2snd_array_SR_address0 = 'bx;
        end
    end else begin
        int_clr2snd_array_SR_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & ~(1'b0 == tmp_327_fu_1686_p2)) | ((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2)))) begin
        int_clr2snd_array_SR_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_SR_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_SR_we0 = 1'b1;
    end else begin
        int_clr2snd_array_SR_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        int_clr2snd_array_TA_address0 = tmp_330_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_clr2snd_array_TA_address0 = tmp_332_fu_1702_p1;
    end else begin
        int_clr2snd_array_TA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state58))) begin
        int_clr2snd_array_TA_ce0 = 1'b1;
    end else begin
        int_clr2snd_array_TA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr2snd_array_TA_we0 = 1'b1;
    end else begin
        int_clr2snd_array_TA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr_num_o = tmp_333_fu_1711_p2;
    end else begin
        int_clr_num_o = int_clr_num_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367) & (1'b0 == tmp_327_fu_1686_p2))) begin
        int_clr_num_o_ap_vld = 1'b1;
    end else begin
        int_clr_num_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_req_num_o = tmp_326_fu_1751_p2;
    end else begin
        int_req_num_o = int_req_num_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_req_num_o_ap_vld = 1'b1;
    end else begin
        int_req_num_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        int_request_array_DA_address0 = tmp_323_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_request_array_DA_address0 = tmp_325_fu_1742_p1;
    end else begin
        int_request_array_DA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state64))) begin
        int_request_array_DA_ce0 = 1'b1;
    end else begin
        int_request_array_DA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_DA_we0 = 1'b1;
    end else begin
        int_request_array_DA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        int_request_array_DE_address0 = tmp_323_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_request_array_DE_address0 = tmp_325_fu_1742_p1;
    end else begin
        int_request_array_DE_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state60))) begin
        int_request_array_DE_ce0 = 1'b1;
    end else begin
        int_request_array_DE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_DE_we0 = 1'b1;
    end else begin
        int_request_array_DE_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        int_request_array_MS_address0 = tmp_323_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_request_array_MS_address0 = tmp_325_fu_1742_p1;
    end else begin
        int_request_array_MS_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state62))) begin
        int_request_array_MS_ce0 = 1'b1;
    end else begin
        int_request_array_MS_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_MS_we0 = 1'b1;
    end else begin
        int_request_array_MS_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        int_request_array_PK_address0 = tmp_323_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_request_array_PK_address0 = tmp_325_fu_1742_p1;
    end else begin
        int_request_array_PK_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state61))) begin
        int_request_array_PK_ce0 = 1'b1;
    end else begin
        int_request_array_PK_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_PK_we0 = 1'b1;
    end else begin
        int_request_array_PK_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363))) begin
        if ((1'b0 == tmp_321_fu_1726_p2)) begin
            int_request_array_SR_address0 = tmp_325_fu_1742_p1;
        end else if (~(1'b0 == tmp_321_fu_1726_p2)) begin
            int_request_array_SR_address0 = tmp_323_fu_1737_p1;
        end else begin
            int_request_array_SR_address0 = 'bx;
        end
    end else begin
        int_request_array_SR_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_321_fu_1726_p2)) | ((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)))) begin
        int_request_array_SR_ce0 = 1'b1;
    end else begin
        int_request_array_SR_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_SR_we0 = 1'b1;
    end else begin
        int_request_array_SR_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        int_request_array_TA_address0 = tmp_323_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        int_request_array_TA_address0 = tmp_325_fu_1742_p1;
    end else begin
        int_request_array_TA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state63))) begin
        int_request_array_TA_ce0 = 1'b1;
    end else begin
        int_request_array_TA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & ~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2))) begin
        int_request_array_TA_we0 = 1'b1;
    end else begin
        int_request_array_TA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & ~(1'b0 == tmp_308_reg_2287) & ~(1'b0 == p_0610_2_reg_933))) begin
        p_0610_3_phi_fu_945_p4 = 1'b1;
    end else begin
        p_0610_3_phi_fu_945_p4 = p_0610_3_reg_942;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & (tmp_s_fu_2007_p2 == 1'b0)) | ((1'b1 == ap_CS_fsm_state78) & (1'b0 == last_V_3_phi_fu_1082_p4)) | ((1'b1 == ap_CS_fsm_state68) & (1'b0 == p_0610_1_reg_1040)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3)) | ((1'b1 == ap_CS_fsm_state40) & ~(1'b0 == tmp_308_reg_2287) & (1'b0 == p_0610_2_reg_933)) | ((1'b1 == ap_CS_fsm_state41) & (1'b0 == p_0610_4_phi_fu_956_p4)) | ((1'b1 == ap_CS_fsm_state69) & (1'b0 == p_0610_9_reg_1049)))) begin
        stream_in_V_blk_n = stream_in_V_empty_n;
    end else begin
        stream_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state70) & (tmp_s_fu_2007_p2 == 1'b0) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0))) | ((1'b1 == ap_CS_fsm_state40) & ~(1'b0 == tmp_308_reg_2287) & (1'b0 == p_0610_2_reg_933) & ~(ap_condition_561 == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (1'b0 == p_0610_4_phi_fu_956_p4) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0))) | ((1'b1 == ap_CS_fsm_state68) & (1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1)) | ((1'b1 == ap_CS_fsm_state69) & (1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (1'b0 == last_V_3_phi_fu_1082_p4) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0))))) begin
        stream_in_V_read = 1'b1;
    end else begin
        stream_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (state_1 == ap_const_lv2_1) & (1'b0 == clr2snd_error)) | ((1'b1 == ap_CS_fsm_state68) & ~(1'b0 == p_0610_1_reg_1040)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & (1'b0 == p_1_fu_240)) | ((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == p_0610_9_reg_1049)))) begin
        stream_out_V_blk_n = stream_out_V_full_n;
    end else begin
        stream_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1))) begin
        stream_out_V_din = tmp_10_fu_1984_p9;
    end else if (((1'b1 == ap_CS_fsm_state68) & ~(1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1))) begin
        stream_out_V_din = tmp_4_fu_1965_p9;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & (1'b0 == p_1_fu_240) & ~(ap_condition_481 == 1'b1))) begin
        stream_out_V_din = tmp_6_fu_1421_p9;
    end else if (((ap_CS_fsm_state1 == 1'b1) & (state_1 == ap_const_lv2_1) & (1'b0 == clr2snd_error) & ~(ap_condition_452 == 1'b1))) begin
        stream_out_V_din = tmp_2_fu_1277_p9;
    end else begin
        stream_out_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (state_1 == ap_const_lv2_1) & (1'b0 == clr2snd_error) & ~(ap_condition_452 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & (1'b0 == p_1_fu_240) & ~(ap_condition_481 == 1'b1)) | ((1'b1 == ap_CS_fsm_state68) & ~(1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1)) | ((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1)))) begin
        stream_out_V_write = 1'b1;
    end else begin
        stream_out_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(ap_condition_452 == 1'b1) & (ap_const_lv2_0 == state_1_load_load_fu_1252_p1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else if ((~(ap_condition_452 == 1'b1) & (state_1_load_load_fu_1252_p1 == ap_const_lv2_2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(ap_condition_452 == 1'b1) & ((state_1 == ap_const_lv2_1) | (state_1_load_load_fu_1252_p1 == ap_const_lv2_3)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(ap_condition_481 == 1'b1) & ~(1'b0 == tmp_292_fu_1313_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else if (((1'b0 == tmp_292_fu_1313_p2) & (1'b0 == tmp_295_fu_1331_p2) & ~(ap_condition_481 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else if (((1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & ~(ap_condition_481 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & (1'b0 == demorgan_fu_1403_p2) & ~(ap_condition_481 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & (1'b0 == tmp_nbreadreq_fu_257_p3) & ~(ap_condition_481 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == tmp_301_reg_2241)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if ((~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & ~(1'b0 == tmp_299_reg_2261)) | (~(1'b0 == p_0610_2_reg_933) & ~(1'b0 == tmp_299_reg_2261))))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else if ((~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & ~(1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & ~(1'b0 == tmp_311_fu_1476_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if ((~(ap_condition_561 == 1'b1) & (((1'b0 == tmp_308_reg_2287) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2)) | (~(1'b0 == p_0610_2_reg_933) & (1'b0 == tmp_299_reg_2261) & (1'b0 == tmp_311_fu_1476_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if ((~(1'b0 == tmp_308_reg_2287) & (1'b0 == p_0610_2_reg_933) & ~(ap_condition_561 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if ((~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & ~(1'b0 == tmp_316_fu_1491_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else if ((~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & ~(1'b0 == tmp_318_fu_1497_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if ((~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == p_0610_4_phi_fu_956_p4) & (1'b0 == tmp_316_fu_1491_p2) & (1'b0 == tmp_318_fu_1497_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((1'b0 == p_0610_4_phi_fu_956_p4) & ~((1'b0 == p_0610_4_phi_fu_956_p4) & (stream_in_V_empty_n == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if ((((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_322_reg_2336)) | (~(1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_328_fu_1575_p2)) | ((1'b0 == tmp_320_reg_2332) & (1'b0 == tmp_338_fu_1535_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if ((~(1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_328_fu_1575_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if ((1'b0 == tmp_342_fu_1614_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if ((1'b0 == tmp_346_fu_1619_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if ((float_clr2snd_array_4_q0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if ((1'b0 == tmp_353_fu_1624_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((ap_const_lv2_0 == state_1_load_reg_2170) | (ap_const_lv2_1 == state_1_load_reg_2170) | (state_1_load_reg_2170 == ap_const_lv2_3) | ((state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_292_reg_2219)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_295_reg_2233)) | ((state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_reg_2237)) | ((1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_342_reg_2434) & ~(1'b0 == tmp_346_reg_2443) & ~(1'b0 == float_clr2snd_array_96_reg_2452) & ~(1'b0 == tmp_353_reg_2461) & ~(1'b0 == tmp_356_reg_2470) & ~(1'b0 == tmp_357_fu_1636_p2)) | (~(1'b0 == tmp_320_reg_2332) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_316_reg_2309) & (1'b0 == float_request_array_94_reg_2509) & ~(1'b0 == tmp_335_reg_2491) & ~(1'b0 == tmp_340_reg_2500) & ~(1'b0 == tmp_349_reg_2518) & ~(1'b0 == tmp_352_reg_2527) & ~(1'b0 == tmp_355_fu_1642_p2)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & ~(1'b0 == tmp_331_reg_2585) & ~(1'b0 == tmp_339_reg_2594) & ~(1'b0 == int_clr2snd_array_PK_9_reg_2603) & ~(1'b0 == tmp_348_reg_2612) & ~(1'b0 == tmp_351_reg_2621) & ~(1'b0 == tmp_354_fu_1648_p2)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == int_request_array_PK_9_reg_2648) & ~(1'b0 == tmp_324_reg_2630) & ~(1'b0 == tmp_329_reg_2639) & ~(1'b0 == tmp_345_reg_2657) & ~(1'b0 == tmp_347_reg_2666) & ~(1'b0 == tmp_350_fu_1654_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_331_reg_2585)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_339_reg_2594)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == int_clr2snd_array_PK_9_reg_2603)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_348_reg_2612)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_351_reg_2621)) | ((1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_354_fu_1648_p2)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_324_reg_2630)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_329_reg_2639)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & ~(1'b0 == int_request_array_PK_9_reg_2648)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_345_reg_2657)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_347_reg_2666)) | (~(1'b0 == tmp_317_reg_2363) & (state_1_load_reg_2170 == ap_const_lv2_2) & (1'b0 == tmp_292_reg_2219) & ~(1'b0 == tmp_295_reg_2233) & ~(1'b0 == tmp_reg_2237) & ~(1'b0 == tmp_316_reg_2309) & (1'b0 == tmp_350_fu_1654_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state49 : begin
            if (~(1'b0 == tmp_335_fu_1660_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state50 : begin
            if (~(1'b0 == tmp_340_fu_1665_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state51 : begin
            if ((float_request_array_4_q0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state52 : begin
            if (~(1'b0 == tmp_349_fu_1670_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state54 : begin
            if ((((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_319_reg_2367)) | (~(1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_321_fu_1726_p2)) | ((1'b0 == tmp_317_reg_2363) & (1'b0 == tmp_327_fu_1686_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if ((~(1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_321_fu_1726_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            if (~(1'b0 == tmp_331_fu_1762_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state56 : begin
            if (~(1'b0 == tmp_339_fu_1767_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state57 : begin
            if (~(int_clr2snd_array_PK_q0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state58 : begin
            if (~(1'b0 == tmp_348_fu_1772_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state60 : begin
            if (~(1'b0 == tmp_324_fu_1784_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state61 : begin
            if (~(1'b0 == tmp_329_fu_1789_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state62 : begin
            if ((int_request_array_PK_q0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state63 : begin
            if (~(1'b0 == tmp_345_fu_1794_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state65 : begin
            if (~(1'b0 == exitcond_fu_1810_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state68 : begin
            if ((~(1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b0 == p_0610_1_reg_1040) & ~(ap_condition_982 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if ((~(1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b0 == p_0610_9_reg_1049) & ~(ap_condition_991 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((tmp_s_fu_2007_p2 == 1'b0) & ~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else if ((~((tmp_s_fu_2007_p2 == 1'b0) & (stream_in_V_empty_n == 1'b0)) & ~(tmp_s_fu_2007_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (~(float_request_array_4_q0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b0 == tmp_296_reg_2756) | (1'b0 == tmp_298_fu_2034_p2) | ~(1'b0 == float_request_array_61_reg_2747))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if ((1'b0 == tmp_306_fu_2069_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state78 : begin
            if ((~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)) & ~(1'b0 == last_V_3_phi_fu_1082_p4))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b0 == last_V_3_phi_fu_1082_p4) & ~((1'b0 == last_V_3_phi_fu_1082_p4) & (stream_in_V_empty_n == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_fu_1845_p2 = (Lo_assign_fu_1837_p3 | ap_const_lv6_1F);

assign Lo_assign_fu_1837_p3 = {{tmp_370_fu_1833_p1}, {ap_const_lv5_0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_state25 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state27 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state30 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_state31 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state33 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_state34 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_state35 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_state36 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_state37 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_state38 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_state39 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state40 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_state41 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_state42 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_state43 = ap_CS_fsm[ap_const_lv32_2A];

assign ap_CS_fsm_state44 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_state45 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_state46 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_state47 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_state48 = ap_CS_fsm[ap_const_lv32_2F];

assign ap_CS_fsm_state49 = ap_CS_fsm[ap_const_lv32_30];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state50 = ap_CS_fsm[ap_const_lv32_31];

assign ap_CS_fsm_state51 = ap_CS_fsm[ap_const_lv32_32];

assign ap_CS_fsm_state52 = ap_CS_fsm[ap_const_lv32_33];

assign ap_CS_fsm_state53 = ap_CS_fsm[ap_const_lv32_34];

assign ap_CS_fsm_state54 = ap_CS_fsm[ap_const_lv32_35];

assign ap_CS_fsm_state55 = ap_CS_fsm[ap_const_lv32_36];

assign ap_CS_fsm_state56 = ap_CS_fsm[ap_const_lv32_37];

assign ap_CS_fsm_state57 = ap_CS_fsm[ap_const_lv32_38];

assign ap_CS_fsm_state58 = ap_CS_fsm[ap_const_lv32_39];

assign ap_CS_fsm_state59 = ap_CS_fsm[ap_const_lv32_3A];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state60 = ap_CS_fsm[ap_const_lv32_3B];

assign ap_CS_fsm_state61 = ap_CS_fsm[ap_const_lv32_3C];

assign ap_CS_fsm_state62 = ap_CS_fsm[ap_const_lv32_3D];

assign ap_CS_fsm_state63 = ap_CS_fsm[ap_const_lv32_3E];

assign ap_CS_fsm_state64 = ap_CS_fsm[ap_const_lv32_3F];

assign ap_CS_fsm_state65 = ap_CS_fsm[ap_const_lv32_40];

assign ap_CS_fsm_state66 = ap_CS_fsm[ap_const_lv32_41];

assign ap_CS_fsm_state67 = ap_CS_fsm[ap_const_lv32_42];

assign ap_CS_fsm_state68 = ap_CS_fsm[ap_const_lv32_43];

assign ap_CS_fsm_state69 = ap_CS_fsm[ap_const_lv32_44];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state70 = ap_CS_fsm[ap_const_lv32_45];

assign ap_CS_fsm_state71 = ap_CS_fsm[ap_const_lv32_46];

assign ap_CS_fsm_state72 = ap_CS_fsm[ap_const_lv32_47];

assign ap_CS_fsm_state73 = ap_CS_fsm[ap_const_lv32_48];

assign ap_CS_fsm_state74 = ap_CS_fsm[ap_const_lv32_49];

assign ap_CS_fsm_state75 = ap_CS_fsm[ap_const_lv32_4A];

assign ap_CS_fsm_state76 = ap_CS_fsm[ap_const_lv32_4B];

assign ap_CS_fsm_state77 = ap_CS_fsm[ap_const_lv32_4C];

assign ap_CS_fsm_state78 = ap_CS_fsm[ap_const_lv32_4D];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

always @ (*) begin
    ap_condition_452 = ((ap_start == 1'b0) | ((state_1 == ap_const_lv2_1) & (1'b0 == clr2snd_error) & (stream_out_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_481 = (((1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & (stream_in_V_empty_n == 1'b0)) | ((1'b0 == tmp_292_fu_1313_p2) & ~(1'b0 == tmp_295_fu_1331_p2) & ~(1'b0 == tmp_nbreadreq_fu_257_p3) & ~(1'b0 == demorgan_fu_1403_p2) & (1'b0 == p_1_fu_240) & (stream_out_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_561 = (~(1'b0 == tmp_308_reg_2287) & (1'b0 == p_0610_2_reg_933) & (stream_in_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_622 = ((1'b1 == ap_CS_fsm_state42) & (1'b0 == tmp_320_reg_2332) & ~(1'b0 == tmp_322_reg_2336));
end

always @ (*) begin
    ap_condition_791 = ((1'b1 == ap_CS_fsm_state54) & (1'b0 == tmp_317_reg_2363) & ~(1'b0 == tmp_319_reg_2367));
end

always @ (*) begin
    ap_condition_982 = (((1'b0 == p_0610_1_reg_1040) & (stream_in_V_empty_n == 1'b0)) | (~(1'b0 == p_0610_1_reg_1040) & (stream_out_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_991 = (((1'b0 == p_0610_9_reg_1049) & (stream_in_V_empty_n == 1'b0)) | (~(1'b0 == p_0610_9_reg_1049) & (stream_out_V_full_n == 1'b0)));
end

assign buf_r_address0 = tmp_315_fu_1955_p1;

assign buf_r_d0 = temp_fu_1946_p1;

assign demorgan_fu_1403_p2 = (tmp_299_fu_1373_p2 & tmp_305_fu_1397_p2);

assign envlp_PKT_TYPE_V_wri_fu_2105_p4 = {{reg_1216[ap_const_lv32_F : ap_const_lv32_8]}};

assign exitcond_fu_1810_p2 = ((j7_reg_1007 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign float_clr2snd_array_1_d0 = temp_diff_src_or_typ_23_reg_2316;

assign float_clr2snd_array_3_d0 = reg_1228;

assign float_clr2snd_array_4_d0 = 1'b1;

assign float_clr2snd_array_5_d0 = temp_diff_src_or_typ_24_reg_2324;

assign float_clr2snd_array_7_d0 = reg_1244;

assign float_clr2snd_array_s_d0 = reg_1236;

assign grp_fu_1124_p2 = ($signed(grp_fu_1124_p0) + $signed(ap_const_lv32_FFFFFFFF));

assign grp_fu_1158_p4 = {{reg_1216[ap_const_lv32_F : ap_const_lv32_8]}};

assign grp_fu_1206_p2 = ((grp_fu_1158_p4 == ap_const_lv8_1) ? 1'b1 : 1'b0);

assign grp_fu_1409_p1 = ap_const_lv32_174;

assign i11_cast_fu_1571_p1 = i11_reg_974;

assign i12_cast_fu_1531_p1 = i12_reg_963;

assign i3_phi_fu_925_p4 = i3_reg_921;

assign i8_cast_fu_1722_p1 = i8_reg_996;

assign i9_cast_fu_1682_p1 = i9_reg_985;

assign i_12_fu_1691_p2 = (i9_reg_985 + ap_const_lv31_1);

assign i_13_fu_1581_p2 = (i11_reg_974 + ap_const_lv31_1);

assign i_14_fu_1540_p2 = (i12_reg_963 + ap_const_lv31_1);

assign i_23_fu_2013_p2 = (j_reg_1058 + ap_const_lv31_1);

assign i_25_fu_1731_p2 = (i8_reg_996 + ap_const_lv31_1);

assign i_26_fu_1959_p2 = (i3_4_reg_1018 + ap_const_lv32_1);

assign int_clr2snd_array_DA_d0 = reg_1244;

assign int_clr2snd_array_DE_d0 = temp_diff_src_or_typ_reg_2347;

assign int_clr2snd_array_MS_d0 = reg_1228;

assign int_clr2snd_array_PK_d0 = 1'b1;

assign int_clr2snd_array_SR_d0 = temp_diff_src_or_typ_18_reg_2355;

assign int_clr2snd_array_TA_d0 = reg_1236;

assign int_request_array_DA_d0 = reg_1244;

assign int_request_array_DE_d0 = temp_diff_src_or_typ_reg_2347;

assign int_request_array_MS_d0 = reg_1228;

assign int_request_array_PK_d0 = 1'b0;

assign int_request_array_SR_d0 = temp_diff_src_or_typ_18_reg_2355;

assign int_request_array_TA_d0 = reg_1236;

assign j7_cast2_fu_1806_p1 = j7_reg_1007;

assign j_3_fu_2074_p2 = (j4_reg_1069 + ap_const_lv32_1);

assign j_4_fu_1816_p2 = (j7_reg_1007 + ap_const_lv2_1);

assign j_cast_fu_2003_p1 = j_reg_1058;

assign last_V_3_phi_fu_1082_p4 = last_V_3_reg_1079;

assign p_0610_4_phi_fu_956_p4 = p_0610_4_reg_953;

assign p_Result_2_fu_1481_p4 = {{reg_1216[ap_const_lv32_54 : ap_const_lv32_51]}};

assign p_Result_38_cast_fu_1389_p1 = p_Result_8_fu_1379_p4;

assign p_Result_8_fu_1379_p4 = {{stream_in_V_dout[ap_const_lv32_78 : ap_const_lv32_59]}};

assign p_Result_s_216_fu_1941_p2 = (tmp_384_reg_2697 & tmp_385_fu_1935_p2);

assign p_Result_s_fu_1363_p4 = {{stream_in_V_dout[ap_const_lv32_58 : ap_const_lv32_55]}};

assign p_s_fu_1460_p3 = ((tmp_299_reg_2261[0:0] === 1'b1) ? seq_num_fu_1454_p2 : error_MSG_SIZE_V_fu_236);

assign recv_data_data_V_fu_1359_p1 = stream_in_V_dout[63:0];

assign seq_num_2_fu_1467_p3 = ((p_0610_3_phi_fu_945_p4[0:0] === 1'b1) ? p_s_fu_1460_p3 : error_MSG_SIZE_V_fu_236);

assign seq_num_fu_1454_p2 = (error_MSG_SIZE_V_fu_236 + ap_const_lv32_1);

assign state_1_load_load_fu_1252_p1 = state_1;

assign temp_diff_src_or_typ_18_fu_1519_p1 = reg_1216[7:0];

assign temp_diff_src_or_typ_23_fu_1503_p1 = reg_1224;

assign temp_diff_src_or_typ_24_fu_1507_p1 = reg_1216[7:0];

assign temp_diff_src_or_typ_fu_1515_p1 = reg_1224;

assign temp_fu_1946_p1 = p_Result_s_216_fu_1941_p2[31:0];

assign tmp_10_fu_1984_p9 = {{{{{{{{{{{{{{ap_const_lv49_201}, {pkt_out_dest_V_reg_2174}}}, {ap_const_lv4_0}}}, {ap_const_lv4_0}}}, {ap_const_lv8_0}}}, {error_MSG_SIZE_V_fu_236}}}, {ap_const_lv8_5}}}, {clr2snd_SRC_V_reg_2181}};

assign tmp_11_fu_2149_p2 = ((tmp_3_fu_2143_p2 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_292_fu_1313_p2 = (($signed(i3_reg_921) > $signed(32'b1101101)) ? 1'b1 : 1'b0);

assign tmp_293_fu_2019_p1 = j_reg_1058;

assign tmp_294_fu_1325_p2 = ($signed(ap_const_lv32_FFFFFFFE) + $signed(tmp_361_fu_1319_p2));

assign tmp_295_fu_1331_p2 = (($signed(tmp_294_fu_1325_p2) < $signed(32'b11011000)) ? 1'b1 : 1'b0);

assign tmp_296_fu_2024_p2 = ((float_request_array_1_q0 == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_297_fu_2030_p1 = float_request_array_5_q0;

assign tmp_298_fu_2034_p2 = ((tmp_297_fu_2030_p1 == source) ? 1'b1 : 1'b0);

assign tmp_299_fu_1373_p2 = ((p_Result_s_fu_1363_p4 == ap_const_lv4_1) ? 1'b1 : 1'b0);

assign tmp_2_fu_1277_p9 = {{{{{{{{{{{{{{ap_const_lv49_201}, {envlp_SRC_V}}}, {ap_const_lv4_0}}}, {ap_const_lv4_0}}}, {ap_const_lv8_0}}}, {envlp_MSG_SIZE_V}}}, {ap_const_lv8_1}}}, {envlp_DEST_V}};

assign tmp_300_fu_1341_p2 = (time_V + ap_const_lv64_1);

assign tmp_301_fu_1353_p2 = ((tmp_300_fu_1341_p2 == ap_const_lv64_12BE5C82) ? 1'b1 : 1'b0);

assign tmp_302_fu_2057_p2 = ($signed(reg_1212) + $signed(ap_const_lv32_FFFFFFFF));

assign tmp_303_fu_2155_p1 = tmp_362_fu_2101_p1;

assign tmp_304_fu_2159_p2 = ((tmp_303_fu_2155_p1 == source) ? 1'b1 : 1'b0);

assign tmp_305_fu_1397_p2 = ((p_Result_38_cast_fu_1389_p1 != tmp_345_cast_fu_1393_p1) ? 1'b1 : 1'b0);

assign tmp_306_fu_2069_p2 = (($signed(j4_reg_1069) < $signed(tmp_302_reg_2773)) ? 1'b1 : 1'b0);

assign tmp_308_fu_1448_p2 = ((tmp_368_fu_1445_p1 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_309_fu_2091_p1 = $signed(j4_reg_1069);

assign tmp_310_fu_2080_p1 = $signed(j_3_fu_2074_p2);

assign tmp_311_fu_1476_p2 = ((p_Result_s_reg_2256 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign tmp_312_fu_1822_p2 = (j7_cast2_fu_1806_p1 + tmp_294_reg_2228);

assign tmp_313_fu_1827_p2 = (($signed(tmp_312_fu_1822_p2) < $signed(32'b11011000)) ? 1'b1 : 1'b0);

assign tmp_315_fu_1955_p1 = $signed(tmp_312_reg_2683);

assign tmp_316_fu_1491_p2 = ((p_Result_2_fu_1481_p4 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign tmp_317_fu_1200_p2 = ((grp_fu_1158_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_318_fu_1497_p2 = ((p_Result_2_fu_1481_p4 == ap_const_lv4_1) ? 1'b1 : 1'b0);

assign tmp_320_fu_1194_p2 = ((grp_fu_1158_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_321_fu_1726_p2 = (($signed(i8_cast_fu_1722_p1) < $signed(int_req_num_load_reg_2378)) ? 1'b1 : 1'b0);

assign tmp_323_fu_1737_p1 = i8_reg_996;

assign tmp_324_fu_1784_p2 = ((int_request_array_SR_q0 == temp_diff_src_or_typ_18_reg_2355) ? 1'b1 : 1'b0);

assign tmp_325_fu_1742_p1 = $signed(int_req_num_load_reg_2378);

assign tmp_326_fu_1751_p2 = (int_req_num_load_reg_2378 + ap_const_lv32_1);

assign tmp_327_fu_1686_p2 = (($signed(i9_cast_fu_1682_p1) < $signed(int_clr_num_load_reg_2371)) ? 1'b1 : 1'b0);

assign tmp_328_fu_1575_p2 = (($signed(i11_cast_fu_1571_p1) < $signed(reg_1212)) ? 1'b1 : 1'b0);

assign tmp_329_fu_1789_p2 = ((int_request_array_DE_q0 == temp_diff_src_or_typ_reg_2347) ? 1'b1 : 1'b0);

assign tmp_330_fu_1697_p1 = i9_reg_985;

assign tmp_331_fu_1762_p2 = ((int_clr2snd_array_SR_q0 == temp_diff_src_or_typ_18_reg_2355) ? 1'b1 : 1'b0);

assign tmp_332_fu_1702_p1 = $signed(int_clr_num_load_reg_2371);

assign tmp_333_fu_1711_p2 = (int_clr_num_load_reg_2371 + ap_const_lv32_1);

assign tmp_334_fu_1587_p1 = i11_reg_974;

assign tmp_335_fu_1660_p2 = ((float_request_array_5_q0 == temp_diff_src_or_typ_24_reg_2324) ? 1'b1 : 1'b0);

assign tmp_336_fu_1592_p1 = $signed(reg_1212);

assign tmp_337_fu_1602_p2 = (reg_1212 + ap_const_lv32_1);

assign tmp_338_fu_1535_p2 = (($signed(i12_cast_fu_1531_p1) < $signed(float_clr_num_load_reg_2340)) ? 1'b1 : 1'b0);

assign tmp_339_fu_1767_p2 = ((int_clr2snd_array_DE_q0 == temp_diff_src_or_typ_reg_2347) ? 1'b1 : 1'b0);

assign tmp_340_fu_1665_p2 = ((float_request_array_1_q0 == temp_diff_src_or_typ_23_reg_2316) ? 1'b1 : 1'b0);

assign tmp_341_fu_1546_p1 = i12_reg_963;

assign tmp_342_fu_1614_p2 = ((float_clr2snd_array_5_q0 == temp_diff_src_or_typ_24_reg_2324) ? 1'b1 : 1'b0);

assign tmp_343_fu_1551_p1 = $signed(float_clr_num_load_reg_2340);

assign tmp_344_fu_1560_p2 = (float_clr_num_load_reg_2340 + ap_const_lv32_1);

assign tmp_345_cast_fu_1393_p1 = $signed(error_MSG_SIZE_V_fu_236);

assign tmp_345_fu_1794_p2 = ((int_request_array_MS_q0 == reg_1228) ? 1'b1 : 1'b0);

assign tmp_346_fu_1619_p2 = ((float_clr2snd_array_1_q0 == temp_diff_src_or_typ_23_reg_2316) ? 1'b1 : 1'b0);

assign tmp_347_fu_1800_p2 = ((int_request_array_TA_q0 == reg_1236) ? 1'b1 : 1'b0);

assign tmp_348_fu_1772_p2 = ((int_clr2snd_array_MS_q0 == reg_1228) ? 1'b1 : 1'b0);

assign tmp_349_fu_1670_p2 = ((float_request_array_3_q0 == reg_1228) ? 1'b1 : 1'b0);

assign tmp_350_fu_1654_p2 = ((int_request_array_DA_q0 == reg_1244) ? 1'b1 : 1'b0);

assign tmp_351_fu_1778_p2 = ((int_clr2snd_array_TA_q0 == reg_1236) ? 1'b1 : 1'b0);

assign tmp_352_fu_1676_p2 = ((float_request_array_s_q0 == reg_1236) ? 1'b1 : 1'b0);

assign tmp_353_fu_1624_p2 = ((float_clr2snd_array_3_q0 == reg_1228) ? 1'b1 : 1'b0);

assign tmp_354_fu_1648_p2 = ((int_clr2snd_array_DA_q0 == reg_1244) ? 1'b1 : 1'b0);

assign tmp_355_fu_1642_p2 = ((float_request_array_7_q0 == reg_1244) ? 1'b1 : 1'b0);

assign tmp_356_fu_1630_p2 = ((float_clr2snd_array_s_q0 == reg_1236) ? 1'b1 : 1'b0);

assign tmp_357_fu_1636_p2 = ((float_clr2snd_array_7_q0 == reg_1244) ? 1'b1 : 1'b0);

assign tmp_361_fu_1319_p2 = i3_reg_921 << ap_const_lv32_1;

assign tmp_362_fu_2101_p1 = reg_1216[7:0];

assign tmp_368_fu_1445_p1 = tmp_307_reg_2282[9:0];

assign tmp_370_fu_1833_p1 = j7_reg_1007[0:0];

assign tmp_371_fu_1851_p2 = ((Lo_assign_fu_1837_p3 > Hi_assign_fu_1845_p2) ? 1'b1 : 1'b0);

assign tmp_372_fu_1857_p1 = Lo_assign_fu_1837_p3;

assign tmp_373_fu_1861_p1 = Hi_assign_fu_1845_p2;

integer ap_tvar_int_0;

always @ (reg_1216) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_3F - ap_const_lv32_0) begin
            tmp_374_fu_1865_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_374_fu_1865_p4[ap_tvar_int_0] = reg_1216[ap_const_lv32_3F - ap_tvar_int_0];
        end
    end
end

assign tmp_375_fu_1875_p2 = (tmp_372_fu_1857_p1 - tmp_373_fu_1861_p1);

assign tmp_376_fu_1881_p2 = (tmp_372_fu_1857_p1 ^ ap_const_lv7_3F);

assign tmp_377_fu_1887_p2 = (tmp_373_fu_1861_p1 - tmp_372_fu_1857_p1);

assign tmp_378_fu_1893_p3 = ((tmp_371_fu_1851_p2[0:0] === 1'b1) ? tmp_375_fu_1875_p2 : tmp_377_fu_1887_p2);

assign tmp_379_fu_1901_p3 = ((tmp_371_fu_1851_p2[0:0] === 1'b1) ? tmp_374_fu_1865_p4 : recv_data_data_V_reg_2245);

assign tmp_380_fu_1908_p3 = ((tmp_371_fu_1851_p2[0:0] === 1'b1) ? tmp_376_fu_1881_p2 : tmp_372_fu_1857_p1);

assign tmp_381_fu_1916_p2 = (ap_const_lv7_3F - tmp_378_fu_1893_p3);

assign tmp_382_fu_1922_p1 = tmp_380_fu_1908_p3;

assign tmp_383_fu_1932_p1 = tmp_381_reg_2692;

assign tmp_384_fu_1926_p2 = tmp_379_fu_1901_p3 >> tmp_382_fu_1922_p1;

assign tmp_385_fu_1935_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_383_fu_1932_p1;

assign tmp_3_fu_2143_p2 = (envlp_PKT_TYPE_V_wri_fu_2105_p4 | reg_1224);

assign tmp_4_fu_1965_p9 = {{{{{{{{{{{{{{ap_const_lv49_201}, {pkt_out_dest_V_reg_2174}}}, {ap_const_lv4_0}}}, {ap_const_lv4_0}}}, {ap_const_lv8_0}}}, {error_MSG_SIZE_V_fu_236}}}, {ap_const_lv8_5}}}, {clr2snd_SRC_V_reg_2181}};

assign tmp_6_fu_1421_p9 = {{{{{{{{{{{{{{ap_const_lv49_201}, {pkt_out_dest_V_reg_2174}}}, {ap_const_lv4_0}}}, {ap_const_lv4_0}}}, {ap_const_lv8_0}}}, {error_MSG_SIZE_V_fu_236}}}, {ap_const_lv8_4}}}, {clr2snd_SRC_V_reg_2181}};

assign tmp_nbreadreq_fu_257_p3 = stream_in_V_empty_n;

assign tmp_s_fu_2007_p2 = (($signed(j_cast_fu_2003_p1) < $signed(reg_1212)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_294_reg_2228[0] <= 1'b0;
    temp_diff_src_or_typ_23_reg_2316[15:8] <= 8'b00000000;
    temp_diff_src_or_typ_reg_2347[15:8] <= 8'b00000000;
    tmp_341_reg_2393[63:31] <= 33'b000000000000000000000000000000000;
    tmp_334_reg_2415[63:31] <= 33'b000000000000000000000000000000000;
    tmp_330_reg_2544[63:31] <= 33'b000000000000000000000000000000000;
    tmp_323_reg_2566[63:31] <= 33'b000000000000000000000000000000000;
    tmp_381_reg_2692[0] <= 1'b0;
    j_cast_reg_2717[31] <= 1'b0;
    tmp_293_reg_2730[63:31] <= 33'b000000000000000000000000000000000;
end

endmodule //MPI_Recv
