Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:25:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/rom/post_route_timing.rpt
| Design       : rom
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[6]                        out_reg/ADDRARDADDR[10]        inf           
addr[7]                        out_reg/ADDRARDADDR[11]        inf           
addr[8]                        out_reg/ADDRARDADDR[12]        inf           
addr[0]                        out_reg/ADDRARDADDR[4]         inf           
addr[1]                        out_reg/ADDRARDADDR[5]         inf           
addr[2]                        out_reg/ADDRARDADDR[6]         inf           
addr[3]                        out_reg/ADDRARDADDR[7]         inf           
addr[4]                        out_reg/ADDRARDADDR[8]         inf           
addr[5]                        out_reg/ADDRARDADDR[9]         inf           
addr[6]                        out_reg/ADDRBWRADDR[10]        inf           
addr[7]                        out_reg/ADDRBWRADDR[11]        inf           
addr[8]                        out_reg/ADDRBWRADDR[12]        inf           
addr[0]                        out_reg/ADDRBWRADDR[4]         inf           
addr[1]                        out_reg/ADDRBWRADDR[5]         inf           
addr[2]                        out_reg/ADDRBWRADDR[6]         inf           
addr[3]                        out_reg/ADDRBWRADDR[7]         inf           
addr[4]                        out_reg/ADDRBWRADDR[8]         inf           
addr[5]                        out_reg/ADDRBWRADDR[9]         inf           
out_reg/CLKARDCLK              out[0]                         inf           
out_reg/CLKARDCLK              out[10]                        inf           
out_reg/CLKARDCLK              out[11]                        inf           
out_reg/CLKARDCLK              out[12]                        inf           
out_reg/CLKARDCLK              out[13]                        inf           
out_reg/CLKARDCLK              out[14]                        inf           
out_reg/CLKARDCLK              out[15]                        inf           
out_reg/CLKARDCLK              out[16]                        inf           
out_reg/CLKARDCLK              out[17]                        inf           
out_reg/CLKBWRCLK              out[18]                        inf           
out_reg/CLKBWRCLK              out[19]                        inf           
out_reg/CLKARDCLK              out[1]                         inf           
out_reg/CLKBWRCLK              out[20]                        inf           
out_reg/CLKBWRCLK              out[21]                        inf           
out_reg/CLKBWRCLK              out[22]                        inf           
out_reg/CLKBWRCLK              out[23]                        inf           
out_reg/CLKBWRCLK              out[24]                        inf           
out_reg/CLKBWRCLK              out[25]                        inf           
out_reg/CLKBWRCLK              out[26]                        inf           
out_reg/CLKBWRCLK              out[27]                        inf           
out_reg/CLKBWRCLK              out[28]                        inf           
out_reg/CLKARDCLK              out[2]                         inf           
out_reg/CLKARDCLK              out[3]                         inf           
out_reg/CLKARDCLK              out[4]                         inf           
out_reg/CLKARDCLK              out[5]                         inf           
out_reg/CLKARDCLK              out[6]                         inf           
out_reg/CLKARDCLK              out[7]                         inf           
out_reg/CLKARDCLK              out[8]                         inf           
out_reg/CLKARDCLK              out[9]                         inf           



