{"name":"ENET2","description":"ENET","groupName":"ENET","baseAddress":"0x402D4000","registers":[{"name":"EIR","description":"Interrupt Event Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TS_TIMER","description":"Timestamp Timer","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"TS_AVAIL","description":"Transmit Timestamp Available","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"WAKEUP","description":"Node Wakeup Request Indication","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"PLR","description":"Payload Receive Error","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"UN","description":"Transmit FIFO Underrun","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"RL","description":"Collision Retry Limit","bitOffset":20,"bitWidth":1,"access":"read-write"},{"name":"LC","description":"Late Collision","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"EBERR","description":"Ethernet Bus Error","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"MII","description":"MII Interrupt.","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"RXB","description":"Receive Buffer Interrupt","bitOffset":24,"bitWidth":1,"access":"read-write"},{"name":"RXF","description":"Receive Frame Interrupt","bitOffset":25,"bitWidth":1,"access":"read-write"},{"name":"TXB","description":"Transmit Buffer Interrupt","bitOffset":26,"bitWidth":1,"access":"read-write"},{"name":"TXF","description":"Transmit Frame Interrupt","bitOffset":27,"bitWidth":1,"access":"read-write"},{"name":"GRA","description":"Graceful Stop Complete","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"BABT","description":"Babbling Transmit Error","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"BABR","description":"Babbling Receive Error","bitOffset":30,"bitWidth":1,"access":"read-write"}]},{"name":"EIMR","description":"Interrupt Mask Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TS_TIMER","description":"TS_TIMER Interrupt Mask","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"TS_AVAIL","description":"TS_AVAIL Interrupt Mask","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"WAKEUP","description":"WAKEUP Interrupt Mask","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"PLR","description":"PLR Interrupt Mask","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"UN","description":"UN Interrupt Mask","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"RL","description":"RL Interrupt Mask","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"LC","description":"LC Interrupt Mask","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"EBERR","description":"EBERR Interrupt Mask","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"MII","description":"MII Interrupt Mask","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"RXB","description":"RXB Interrupt Mask","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"RXF","description":"RXF Interrupt Mask","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"TXB","description":"TXB Interrupt Mask","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASKED","description":"The corresponding interrupt source is masked.","value":0},{"name":"UNMASKED","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"TXF","description":"TXF Interrupt Mask","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASKED","description":"The corresponding interrupt source is masked.","value":0},{"name":"UNMASKED","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"GRA","description":"GRA Interrupt Mask","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASKED","description":"The corresponding interrupt source is masked.","value":0},{"name":"UMASKED","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"BABT","description":"BABT Interrupt Mask","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]},{"name":"BABR","description":"BABR Interrupt Mask","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The corresponding interrupt source is masked.","value":0},{"name":"ONE","description":"The corresponding interrupt source is not masked.","value":1}]}]},{"name":"RDAR","description":"Receive Descriptor Active Register - Ring 0","addressOffset":16,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RDAR","description":"Receive Descriptor Active","bitOffset":24,"bitWidth":1,"access":"read-write"}]},{"name":"TDAR","description":"Transmit Descriptor Active Register - Ring 0","addressOffset":20,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDAR","description":"Transmit Descriptor Active","bitOffset":24,"bitWidth":1,"access":"read-write"}]},{"name":"ECR","description":"Ethernet Control Register","addressOffset":36,"size":32,"access":"read-write","resetValue":"0x70000000","resetMask":"0xFFFFFFFF","fields":[{"name":"RESET","description":"Ethernet MAC Reset","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ETHEREN","description":"Ethernet Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Reception immediately stops and transmission stops after a bad CRC is appended to any currently transmitted frame.","value":0},{"name":"ONE","description":"MAC is enabled, and reception and transmission are possible.","value":1}]},{"name":"MAGICEN","description":"Magic Packet Detection Enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Magic detection logic disabled.","value":0},{"name":"ONE","description":"The MAC core detects magic packets and asserts EIR[WAKEUP] when a frame is detected.","value":1}]},{"name":"SLEEP","description":"Sleep Mode Enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Normal operating mode.","value":0},{"name":"ONE","description":"Sleep mode.","value":1}]},{"name":"EN1588","description":"EN1588 Enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Legacy FEC buffer descriptors and functions enabled.","value":0},{"name":"ONE","description":"Enhanced frame time-stamping functions enabled. Has no effect within the MAC besides controlling the DMA control bit ena_1588.","value":1}]},{"name":"DBGEN","description":"Debug Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"MAC continues operation in debug mode.","value":0},{"name":"ONE","description":"MAC enters hardware freeze mode when the processor is in debug mode.","value":1}]},{"name":"DBSWP","description":"Descriptor Byte Swapping Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The buffer descriptor bytes are not swapped to support big-endian devices.","value":0},{"name":"ONE","description":"The buffer descriptor bytes are swapped to support little-endian devices.","value":1}]}]},{"name":"MMFR","description":"MII Management Frame Register","addressOffset":64,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"DATA","description":"Management Frame Data","bitOffset":0,"bitWidth":16,"access":"read-write"},{"name":"TA","description":"Turn Around","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"RA","description":"Register Address","bitOffset":18,"bitWidth":5,"access":"read-write"},{"name":"PA","description":"PHY Address","bitOffset":23,"bitWidth":5,"access":"read-write"},{"name":"OP","description":"Operation Code","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"ST","description":"Start Of Frame Delimiter","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"MSCR","description":"MII Speed Control Register","addressOffset":68,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MII_SPEED","description":"MII Speed","bitOffset":1,"bitWidth":6,"access":"read-write"},{"name":"DIS_PRE","description":"Disable Preamble","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Preamble enabled.","value":0},{"name":"ONE","description":"Preamble (32 ones) is not prepended to the MII management frame.","value":1}]},{"name":"HOLDTIME","description":"Hold time On MDIO Output","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"VAL_1","description":"1 internal module clock cycle","value":0},{"name":"VAL2","description":"2 internal module clock cycles","value":1},{"name":"VAL3","description":"3 internal module clock cycles","value":2},{"name":"VAL8","description":"8 internal module clock cycles","value":7}]}]},{"name":"MIBC","description":"MIB Control Register","addressOffset":100,"size":32,"access":"read-write","resetValue":"0xC0000000","resetMask":"0xFFFFFFFF","fields":[{"name":"MIB_CLEAR","description":"MIB Clear","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"See note above.","value":0},{"name":"ONE","description":"All statistics counters are reset to 0.","value":1}]},{"name":"MIB_IDLE","description":"MIB Idle","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ZERO","description":"The MIB block is updating MIB counters.","value":0},{"name":"ONE","description":"The MIB block is not currently updating any MIB counters.","value":1}]},{"name":"MIB_DIS","description":"Disable MIB Logic","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"MIB logic is enabled.","value":0},{"name":"ONE","description":"MIB logic is disabled. The MIB logic halts and does not update any MIB counters.","value":1}]}]},{"name":"RCR","description":"Receive Control Register","addressOffset":132,"size":32,"access":"read-write","resetValue":"0x5EE0001","resetMask":"0xFFFFFFFF","fields":[{"name":"LOOP","description":"Internal Loopback","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Loopback disabled.","value":0},{"name":"ONE","description":"Transmitted frames are looped back internal to the device and transmit MII output signals are not asserted. DRT must be cleared.","value":1}]},{"name":"DRT","description":"Disable Receive On Transmit","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Receive path operates independently of transmit (i.e., full-duplex mode). Can also be used to monitor transmit activity in half-duplex mode.","value":0},{"name":"ONE","description":"Disable reception of frames while transmitting. (Normally used for half-duplex mode.)","value":1}]},{"name":"MII_MODE","description":"Media Independent Interface Mode","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ONE","description":"MII or RMII mode, as indicated by the RMII_MODE field.","value":1}]},{"name":"PROM","description":"Promiscuous Mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disabled.","value":0},{"name":"ONE","description":"Enabled.","value":1}]},{"name":"BC_REJ","description":"Broadcast Frame Reject","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Will not reject frames as described above","value":0},{"name":"ONE","description":"Will reject frames as described above","value":1}]},{"name":"FCE","description":"Flow Control Enable","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable flow control","value":0},{"name":"ONE","description":"Enable flow control","value":1}]},{"name":"RMII_MODE","description":"RMII Mode Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"MAC configured for MII mode.","value":0},{"name":"ONE","description":"MAC configured for RMII operation.","value":1}]},{"name":"RMII_10T","description":"Enables 10-Mbit/s mode of the RMII .","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"100-Mbit/s operation.","value":0},{"name":"ONE","description":"10-Mbit/s operation.","value":1}]},{"name":"PADEN","description":"Enable Frame Padding Remove On Receive","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"No padding is removed on receive by the MAC.","value":0},{"name":"ONE","description":"Padding is removed from received frames.","value":1}]},{"name":"PAUFWD","description":"Terminate/Forward Pause Frames","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Pause frames are terminated and discarded in the MAC.","value":0},{"name":"ONE","description":"Pause frames are forwarded to the user application.","value":1}]},{"name":"CRCFWD","description":"Terminate/Forward Received CRC","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The CRC field of received frames is transmitted to the user application.","value":0},{"name":"ONE","description":"The CRC field is stripped from the frame.","value":1}]},{"name":"CFEN","description":"MAC Control Frame Enable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"MAC control frames with any opcode other than 0x0001 (pause frame) are accepted and forwarded to the client interface.","value":0},{"name":"ONE","description":"MAC control frames with any opcode other than 0x0001 (pause frame) are silently discarded.","value":1}]},{"name":"MAX_FL","description":"Maximum Frame Length","bitOffset":16,"bitWidth":14,"access":"read-write"},{"name":"NLC","description":"Payload Length Check Disable","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The payload length check is disabled.","value":0},{"name":"ONE","description":"The core checks the frame's payload length with the frame length/type field. Errors are indicated in the EIR[PLR] field.","value":1}]},{"name":"GRS","description":"Graceful Receive Stopped","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ZERO","description":"Receive not stopped","value":0},{"name":"ONE","description":"Receive stopped","value":1}]}]},{"name":"TCR","description":"Transmit Control Register","addressOffset":196,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GTS","description":"Graceful Transmit Stop","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable graceful transmit stop","value":0},{"name":"ONE","description":"Enable graceful transmit stop","value":1}]},{"name":"FDEN","description":"Full-Duplex Enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable full-duplex","value":0},{"name":"ONE","description":"Enable full-duplex","value":1}]},{"name":"TFC_PAUSE","description":"Transmit Frame Control Pause","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"No PAUSE frame transmitted.","value":0},{"name":"ONE","description":"The MAC stops transmission of data frames after the current transmission is complete.","value":1}]},{"name":"RFC_PAUSE","description":"Receive Frame Control Pause","bitOffset":4,"bitWidth":1,"access":"read-only"},{"name":"ADDSEL","description":"Source MAC Address Select On Transmit","bitOffset":5,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"VAL_MAC","description":"Node MAC address programmed on PADDR1/2 registers.","value":0}]},{"name":"ADDINS","description":"Set MAC Address On Transmit","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The source MAC address is not modified by the MAC.","value":0},{"name":"ONE","description":"The MAC overwrites the source MAC address with the programmed MAC address according to ADDSEL.","value":1}]},{"name":"CRCFWD","description":"Forward Frame From Application With CRC","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"TxBD[TC] controls whether the frame has a CRC from the application.","value":0},{"name":"ONE","description":"The transmitter does not append any CRC to transmitted frames, as it is expecting a frame with CRC from the application.","value":1}]}]},{"name":"PALR","description":"Physical Address Lower Register","addressOffset":228,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"PADDR1","description":"Pause Address","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"PAUR","description":"Physical Address Upper Register","addressOffset":232,"size":32,"access":"read-write","resetValue":"0x8808","resetMask":"0xFFFFFFFF","fields":[{"name":"TYPE","description":"Type Field In PAUSE Frames","bitOffset":0,"bitWidth":16,"access":"read-only"},{"name":"PADDR2","description":"Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual address used for exact match, and the source address field in PAUSE frames","bitOffset":16,"bitWidth":16,"access":"read-write"}]},{"name":"OPD","description":"Opcode/Pause Duration Register","addressOffset":236,"size":32,"access":"read-write","resetValue":"0x10000","resetMask":"0xFFFFFFFF","fields":[{"name":"PAUSE_DUR","description":"Pause Duration","bitOffset":0,"bitWidth":16,"access":"read-write"},{"name":"OPCODE","description":"Opcode Field In PAUSE Frames","bitOffset":16,"bitWidth":16,"access":"read-only"}]},{"name":"TXIC0","description":"Transmit Interrupt Coalescing Register","addressOffset":240,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ICTT","description":"Interrupt coalescing timer threshold","bitOffset":0,"bitWidth":16,"access":"read-write"},{"name":"ICFT","description":"Interrupt coalescing frame count threshold","bitOffset":20,"bitWidth":8,"access":"read-write"},{"name":"ICCS","description":"Interrupt Coalescing Timer Clock Source Select","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Use MII/GMII TX clocks.","value":0},{"name":"ONE","description":"Use ENET system clock.","value":1}]},{"name":"ICEN","description":"Interrupt Coalescing Enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable Interrupt coalescing.","value":0},{"name":"ONE","description":"Enable Interrupt coalescing.","value":1}]}]},{"name":"RXIC0","description":"Receive Interrupt Coalescing Register","addressOffset":256,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ICTT","description":"Interrupt coalescing timer threshold","bitOffset":0,"bitWidth":16,"access":"read-write"},{"name":"ICFT","description":"Interrupt coalescing frame count threshold","bitOffset":20,"bitWidth":8,"access":"read-write"},{"name":"ICCS","description":"Interrupt Coalescing Timer Clock Source Select","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Use MII/GMII TX clocks.","value":0},{"name":"ONE","description":"Use ENET system clock.","value":1}]},{"name":"ICEN","description":"Interrupt Coalescing Enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable Interrupt coalescing.","value":0},{"name":"ONE","description":"Enable Interrupt coalescing.","value":1}]}]},{"name":"IAUR","description":"Descriptor Individual Upper Address Register","addressOffset":280,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"IADDR1","description":"Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"IALR","description":"Descriptor Individual Lower Address Register","addressOffset":284,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"IADDR2","description":"Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GAUR","description":"Descriptor Group Upper Address Register","addressOffset":288,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GADDR1","description":"Contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GALR","description":"Descriptor Group Lower Address Register","addressOffset":292,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GADDR2","description":"Contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"TFWR","description":"Transmit FIFO Watermark Register","addressOffset":324,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TFWR","description":"Transmit FIFO Write","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"VAL64_0","description":"64 bytes written.","value":0},{"name":"VAL64_1","description":"64 bytes written.","value":1},{"name":"VAL128","description":"128 bytes written.","value":2},{"name":"VAL192","description":"192 bytes written.","value":3},{"name":"VAL1984","description":"1984 bytes written.","value":31}]},{"name":"STRFWD","description":"Store And Forward Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Reset. The transmission start threshold is programmed in TFWR[TFWR].","value":0},{"name":"ONE","description":"Enabled.","value":1}]}]},{"name":"RDSR","description":"Receive Descriptor Ring 0 Start Register","addressOffset":384,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"R_DES_START","description":"Pointer to the beginning of the receive buffer descriptor queue.","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"TDSR","description":"Transmit Buffer Descriptor Ring 0 Start Register","addressOffset":388,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"X_DES_START","description":"Pointer to the beginning of the transmit buffer descriptor queue.","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"MRBR","description":"Maximum Receive Buffer Size Register - Ring 0","addressOffset":392,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"R_BUF_SIZE","description":"Receive buffer size in bytes","bitOffset":4,"bitWidth":10,"access":"read-write"}]},{"name":"RSFL","description":"Receive FIFO Section Full Threshold","addressOffset":400,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RX_SECTION_FULL","description":"Value Of Receive FIFO Section Full Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"RSEM","description":"Receive FIFO Section Empty Threshold","addressOffset":404,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RX_SECTION_EMPTY","description":"Value Of The Receive FIFO Section Empty Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"STAT_SECTION_EMPTY","description":"RX Status FIFO Section Empty Threshold","bitOffset":16,"bitWidth":5,"access":"read-write"}]},{"name":"RAEM","description":"Receive FIFO Almost Empty Threshold","addressOffset":408,"size":32,"access":"read-write","resetValue":"0x4","resetMask":"0xFFFFFFFF","fields":[{"name":"RX_ALMOST_EMPTY","description":"Value Of The Receive FIFO Almost Empty Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"RAFL","description":"Receive FIFO Almost Full Threshold","addressOffset":412,"size":32,"access":"read-write","resetValue":"0x4","resetMask":"0xFFFFFFFF","fields":[{"name":"RX_ALMOST_FULL","description":"Value Of The Receive FIFO Almost Full Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"TSEM","description":"Transmit FIFO Section Empty Threshold","addressOffset":416,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TX_SECTION_EMPTY","description":"Value Of The Transmit FIFO Section Empty Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"TAEM","description":"Transmit FIFO Almost Empty Threshold","addressOffset":420,"size":32,"access":"read-write","resetValue":"0x4","resetMask":"0xFFFFFFFF","fields":[{"name":"TX_ALMOST_EMPTY","description":"Value of Transmit FIFO Almost Empty Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"TAFL","description":"Transmit FIFO Almost Full Threshold","addressOffset":424,"size":32,"access":"read-write","resetValue":"0x8","resetMask":"0xFFFFFFFF","fields":[{"name":"TX_ALMOST_FULL","description":"Value Of The Transmit FIFO Almost Full Threshold","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"TIPG","description":"Transmit Inter-Packet Gap","addressOffset":428,"size":32,"access":"read-write","resetValue":"0xC","resetMask":"0xFFFFFFFF","fields":[{"name":"IPG","description":"Transmit Inter-Packet Gap","bitOffset":0,"bitWidth":5,"access":"read-write"}]},{"name":"FTRL","description":"Frame Truncation Length","addressOffset":432,"size":32,"access":"read-write","resetValue":"0x7FF","resetMask":"0xFFFFFFFF","fields":[{"name":"TRUNC_FL","description":"Frame Truncation Length","bitOffset":0,"bitWidth":14,"access":"read-write"}]},{"name":"TACC","description":"Transmit Accelerator Function Configuration","addressOffset":448,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SHIFT16","description":"TX FIFO Shift-16","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disabled.","value":0},{"name":"ONE","description":"Indicates to the transmit data FIFO that the written frames contain two additional octets before the frame data. This means the actual frame begins at bit 16 of the first word written into the FIFO. This function allows putting the frame payload on a 32-bit boundary in memory, as the 14-byte Ethernet header is extended to a 16-byte header.","value":1}]},{"name":"IPCHK","description":"Enables insertion of IP header checksum.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Checksum is not inserted.","value":0},{"name":"ONE","description":"If an IP frame is transmitted, the checksum is inserted automatically. The IP header checksum field must be cleared. If a non-IP frame is transmitted the frame is not modified.","value":1}]},{"name":"PROCHK","description":"Enables insertion of protocol checksum.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Checksum not inserted.","value":0},{"name":"ONE","description":"If an IP frame with a known protocol is transmitted, the checksum is inserted automatically into the frame. The checksum field must be cleared. The other frames are not modified.","value":1}]}]},{"name":"RACC","description":"Receive Accelerator Function Configuration","addressOffset":452,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"PADREM","description":"Enable Padding Removal For Short IP Frames","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Padding not removed.","value":0},{"name":"ONE","description":"Any bytes following the IP payload section of the frame are removed from the frame.","value":1}]},{"name":"IPDIS","description":"Enable Discard Of Frames With Wrong IPv4 Header Checksum","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Frames with wrong IPv4 header checksum are not discarded.","value":0},{"name":"ONE","description":"If an IPv4 frame is received with a mismatching header checksum, the frame is discarded. IPv6 has no header checksum and is not affected by this setting. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared).","value":1}]},{"name":"PRODIS","description":"Enable Discard Of Frames With Wrong Protocol Checksum","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Frames with wrong checksum are not discarded.","value":0},{"name":"ONE","description":"If a TCP/IP, UDP/IP, or ICMP/IP frame is received that has a wrong TCP, UDP, or ICMP checksum, the frame is discarded. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared).","value":1}]},{"name":"LINEDIS","description":"Enable Discard Of Frames With MAC Layer Errors","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Frames with errors are not discarded.","value":0},{"name":"ONE","description":"Any frame received with a CRC, length, or PHY error is automatically discarded and not forwarded to the user application interface.","value":1}]},{"name":"SHIFT16","description":"RX FIFO Shift-16","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disabled.","value":0},{"name":"ONE","description":"Instructs the MAC to write two additional bytes in front of each frame received into the RX FIFO.","value":1}]}]},{"name":"RMON_T_PACKETS","description":"Tx Packet Count Statistic Register","addressOffset":516,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Packet count","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_BC_PKT","description":"Tx Broadcast Packets Statistic Register","addressOffset":520,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of broadcast packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_MC_PKT","description":"Tx Multicast Packets Statistic Register","addressOffset":524,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of multicast packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_CRC_ALIGN","description":"Tx Packets with CRC/Align Error Statistic Register","addressOffset":528,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of packets with CRC/align error","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_UNDERSIZE","description":"Tx Packets Less Than Bytes and Good CRC Statistic Register","addressOffset":532,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of transmit packets less than 64 bytes with good CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_OVERSIZE","description":"Tx Packets GT MAX_FL bytes and Good CRC Statistic Register","addressOffset":536,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of transmit packets greater than MAX_FL bytes with good CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_FRAG","description":"Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register","addressOffset":540,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of packets less than 64 bytes with bad CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_JAB","description":"Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register","addressOffset":544,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of transmit packets greater than MAX_FL bytes and bad CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_COL","description":"Tx Collision Count Statistic Register","addressOffset":548,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of transmit collisions","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P64","description":"Tx 64-Byte Packets Statistic Register","addressOffset":552,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 64-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P65TO127","description":"Tx 65- to 127-byte Packets Statistic Register","addressOffset":556,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 65- to 127-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P128TO255","description":"Tx 128- to 255-byte Packets Statistic Register","addressOffset":560,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 128- to 255-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P256TO511","description":"Tx 256- to 511-byte Packets Statistic Register","addressOffset":564,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 256- to 511-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P512TO1023","description":"Tx 512- to 1023-byte Packets Statistic Register","addressOffset":568,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 512- to 1023-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P1024TO2047","description":"Tx 1024- to 2047-byte Packets Statistic Register","addressOffset":572,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of 1024- to 2047-byte transmit packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_P_GTE2048","description":"Tx Packets Greater Than 2048 Bytes Statistic Register","addressOffset":576,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXPKTS","description":"Number of transmit packets greater than 2048 bytes","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_T_OCTETS","description":"Tx Octets Statistic Register","addressOffset":580,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXOCTS","description":"Number of transmit octets","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"IEEE_T_FRAME_OK","description":"Frames Transmitted OK Statistic Register","addressOffset":588,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted OK","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_1COL","description":"Frames Transmitted with Single Collision Statistic Register","addressOffset":592,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with one collision","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_MCOL","description":"Frames Transmitted with Multiple Collisions Statistic Register","addressOffset":596,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with multiple collisions","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_DEF","description":"Frames Transmitted after Deferral Delay Statistic Register","addressOffset":600,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with deferral delay","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_LCOL","description":"Frames Transmitted with Late Collision Statistic Register","addressOffset":604,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with late collision","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_EXCOL","description":"Frames Transmitted with Excessive Collisions Statistic Register","addressOffset":608,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with excessive collisions","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_MACERR","description":"Frames Transmitted with Tx FIFO Underrun Statistic Register","addressOffset":612,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with transmit FIFO underrun","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_CSERR","description":"Frames Transmitted with Carrier Sense Error Statistic Register","addressOffset":616,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames transmitted with carrier sense error","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_SQE","description":"Reserved Statistic Register","addressOffset":620,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"This read-only field is reserved and always has the value 0","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_FDXFC","description":"Flow Control Pause Frames Transmitted Statistic Register","addressOffset":624,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of flow-control pause frames transmitted","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_T_OCTETS_OK","description":"Octet Count for Frames Transmitted w/o Error Statistic Register","addressOffset":628,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Octet count for frames transmitted without error Counts total octets (includes header and FCS fields).","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"RMON_R_PACKETS","description":"Rx Packet Count Statistic Register","addressOffset":644,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of packets received","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_BC_PKT","description":"Rx Broadcast Packets Statistic Register","addressOffset":648,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive broadcast packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_MC_PKT","description":"Rx Multicast Packets Statistic Register","addressOffset":652,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive multicast packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_CRC_ALIGN","description":"Rx Packets with CRC/Align Error Statistic Register","addressOffset":656,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive packets with CRC or align error","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_UNDERSIZE","description":"Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register","addressOffset":660,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive packets with less than 64 bytes and good CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_OVERSIZE","description":"Rx Packets Greater Than MAX_FL and Good CRC Statistic Register","addressOffset":664,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive packets greater than MAX_FL and good CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_FRAG","description":"Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register","addressOffset":668,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive packets with less than 64 bytes and bad CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_JAB","description":"Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register","addressOffset":672,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive packets greater than MAX_FL and bad CRC","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P64","description":"Rx 64-Byte Packets Statistic Register","addressOffset":680,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 64-byte receive packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P65TO127","description":"Rx 65- to 127-Byte Packets Statistic Register","addressOffset":684,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 65- to 127-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P128TO255","description":"Rx 128- to 255-Byte Packets Statistic Register","addressOffset":688,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 128- to 255-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P256TO511","description":"Rx 256- to 511-Byte Packets Statistic Register","addressOffset":692,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 256- to 511-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P512TO1023","description":"Rx 512- to 1023-Byte Packets Statistic Register","addressOffset":696,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 512- to 1023-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P1024TO2047","description":"Rx 1024- to 2047-Byte Packets Statistic Register","addressOffset":700,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of 1024- to 2047-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_P_GTE2048","description":"Rx Packets Greater than 2048 Bytes Statistic Register","addressOffset":704,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of greater-than-2048-byte recieve packets","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"RMON_R_OCTETS","description":"Rx Octets Statistic Register","addressOffset":708,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of receive octets","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"IEEE_R_DROP","description":"Frames not Counted Correctly Statistic Register","addressOffset":712,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Frame count","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_FRAME_OK","description":"Frames Received OK Statistic Register","addressOffset":716,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames received OK","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_CRC","description":"Frames Received with CRC Error Statistic Register","addressOffset":720,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames received with CRC error","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_ALIGN","description":"Frames Received with Alignment Error Statistic Register","addressOffset":724,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of frames received with alignment error","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_MACERR","description":"Receive FIFO Overflow Count Statistic Register","addressOffset":728,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Receive FIFO overflow count","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_FDXFC","description":"Flow Control Pause Frames Received Statistic Register","addressOffset":732,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of flow-control pause frames received","bitOffset":0,"bitWidth":16,"access":"read-only"}]},{"name":"IEEE_R_OCTETS_OK","description":"Octet Count for Frames Received without Error Statistic Register","addressOffset":736,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COUNT","description":"Number of octets for frames received without error","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"ATCR","description":"Adjustable Timer Control Register","addressOffset":1024,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"EN","description":"Enable Timer","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The timer stops at the current value.","value":0},{"name":"ONE","description":"The timer starts incrementing.","value":1}]},{"name":"OFFEN","description":"Enable One-Shot Offset Event","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable.","value":0},{"name":"ONE","description":"The timer can be reset to zero when the given offset time is reached (offset event). The field is cleared when the offset event is reached, so no further event occurs until the field is set again. The timer offset value must be set before setting this field.","value":1}]},{"name":"OFFRST","description":"Reset Timer On Offset Event","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The timer is not affected and no action occurs, besides clearing OFFEN, when the offset is reached.","value":0},{"name":"ONE","description":"If OFFEN is set, the timer resets to zero when the offset setting is reached. The offset event does not cause a timer interrupt.","value":1}]},{"name":"PEREN","description":"Enable Periodical Event","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable.","value":0},{"name":"ONE","description":"A period event interrupt can be generated (EIR[TS_TIMER]) and the event signal output is asserted when the timer wraps around according to the periodic setting ATPER. The timer period value must be set before setting this bit. Not all devices contain the event signal output. See the chip configuration details.","value":1}]},{"name":"PINPER","description":"Enables event signal output external pin frc_evt_period assertion on period event","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Disable.","value":0},{"name":"ONE","description":"Enable.","value":1}]},{"name":"RESTART","description":"Reset Timer","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"CAPTURE","description":"Capture Timer Value","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"No effect.","value":0},{"name":"ONE","description":"The current time is captured and can be read from the ATVR register.","value":1}]},{"name":"SLAVE","description":"Enable Timer Slave Mode","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"The timer is active and all configuration fields in this register are relevant.","value":0},{"name":"ONE","description":"The internal timer is disabled and the externally provided timer value is used. All other fields, except CAPTURE, in this register have no effect. CAPTURE can still be used to capture the current timer value.","value":1}]}]},{"name":"ATVR","description":"Timer Value Register","addressOffset":1028,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ATIME","description":"A write sets the timer","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"ATOFF","description":"Timer Offset Register","addressOffset":1032,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"OFFSET","description":"Offset value for one-shot event generation","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"ATPER","description":"Timer Period Register","addressOffset":1036,"size":32,"access":"read-write","resetValue":"0x3B9ACA00","resetMask":"0xFFFFFFFF","fields":[{"name":"PERIOD","description":"Value for generating periodic events","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"ATCOR","description":"Timer Correction Register","addressOffset":1040,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"COR","description":"Correction Counter Wrap-Around Value","bitOffset":0,"bitWidth":31,"access":"read-write"}]},{"name":"ATINC","description":"Time-Stamping Clock Period Register","addressOffset":1044,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"INC","description":"Clock Period Of The Timestamping Clock (ts_clk) In Nanoseconds","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"INC_CORR","description":"Correction Increment Value","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"ATSTMP","description":"Timestamp of Last Transmitted Frame","addressOffset":1048,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TIMESTAMP","description":"Timestamp of the last frame transmitted by the core that had TxBD[TS] set the ff_tx_ts_frm signal asserted from the user application","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"TGSR","description":"Timer Global Status Register","addressOffset":1540,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TF0","description":"Copy Of Timer Flag For Channel 0","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Timer Flag for Channel 0 is clear","value":0},{"name":"ONE","description":"Timer Flag for Channel 0 is set","value":1}]},{"name":"TF1","description":"Copy Of Timer Flag For Channel 1","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Timer Flag for Channel 1 is clear","value":0},{"name":"ONE","description":"Timer Flag for Channel 1 is set","value":1}]},{"name":"TF2","description":"Copy Of Timer Flag For Channel 2","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Timer Flag for Channel 2 is clear","value":0},{"name":"ONE","description":"Timer Flag for Channel 2 is set","value":1}]},{"name":"TF3","description":"Copy Of Timer Flag For Channel 3","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Timer Flag for Channel 3 is clear","value":0},{"name":"ONE","description":"Timer Flag for Channel 3 is set","value":1}]}]},{"name":"TCSR0","description":"Timer Control Status Register","addressOffset":1544,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDRE","description":"Timer DMA Request Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"DMA request is disabled","value":0},{"name":"ONE","description":"DMA request is enabled","value":1}]},{"name":"TMODE","description":"Timer Mode","bitOffset":2,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"TMR_DIS","description":"Timer Channel is disabled.","value":0},{"name":"TMR_RE","description":"Timer Channel is configured for Input Capture on rising edge.","value":1},{"name":"TMR_FE","description":"Timer Channel is configured for Input Capture on falling edge.","value":2},{"name":"TMR_BE","description":"Timer Channel is configured for Input Capture on both edges.","value":3},{"name":"TMR_OUT","description":"Timer Channel is configured for Output Compare - software only.","value":4},{"name":"TMR_TOGGLE","description":"Timer Channel is configured for Output Compare - toggle output on compare.","value":5},{"name":"TMR_CLR","description":"Timer Channel is configured for Output Compare - clear output on compare.","value":6},{"name":"TMR_SET_OUT","description":"Timer Channel is configured for Output Compare - set output on compare.","value":7},{"name":"TMR_CLR_SET1","description":"Timer Channel is configured for Output Compare - set output on compare, clear output on overflow.","value":17},{"name":"TMR_CLR_SET","description":"Timer Channel is configured for Output Compare - clear output on compare, set output on overflow.","value":10},{"name":"TMR_OUT_CMP_LOW","description":"Timer Channel is configured for Output Compare - pulse output low on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":14},{"name":"TMR_OUT_CMP_HIGH","description":"Timer Channel is configured for Output Compare - pulse output high on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":15}]},{"name":"TIE","description":"Timer Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Interrupt is disabled","value":0},{"name":"ONE","description":"Interrupt is enabled","value":1}]},{"name":"TF","description":"Timer Flag","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Input Capture or Output Compare has not occurred.","value":0},{"name":"ONE","description":"Input Capture or Output Compare has occurred.","value":1}]},{"name":"TPWC","description":"Timer PulseWidth Control","bitOffset":11,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"VALW1","description":"Pulse width is one 1588-clock cycle.","value":0},{"name":"VALW2","description":"Pulse width is two 1588-clock cycles.","value":1},{"name":"VALW3","description":"Pulse width is three 1588-clock cycles.","value":2},{"name":"VALW4","description":"Pulse width is four 1588-clock cycles.","value":3},{"name":"VALW32","description":"Pulse width is 32 1588-clock cycles.","value":31}]}]},{"name":"TCCR0","description":"Timer Compare Capture Register","addressOffset":1548,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TCC","description":"Timer Capture Compare","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"TCSR1","description":"Timer Control Status Register","addressOffset":1552,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDRE","description":"Timer DMA Request Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"DMA request is disabled","value":0},{"name":"ONE","description":"DMA request is enabled","value":1}]},{"name":"TMODE","description":"Timer Mode","bitOffset":2,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"TMR_DIS","description":"Timer Channel is disabled.","value":0},{"name":"TMR_RE","description":"Timer Channel is configured for Input Capture on rising edge.","value":1},{"name":"TMR_FE","description":"Timer Channel is configured for Input Capture on falling edge.","value":2},{"name":"TMR_BE","description":"Timer Channel is configured for Input Capture on both edges.","value":3},{"name":"TMR_OUT","description":"Timer Channel is configured for Output Compare - software only.","value":4},{"name":"TMR_TOGGLE","description":"Timer Channel is configured for Output Compare - toggle output on compare.","value":5},{"name":"TMR_CLR","description":"Timer Channel is configured for Output Compare - clear output on compare.","value":6},{"name":"TMR_SET_OUT","description":"Timer Channel is configured for Output Compare - set output on compare.","value":7},{"name":"TMR_CLR_SET1","description":"Timer Channel is configured for Output Compare - set output on compare, clear output on overflow.","value":17},{"name":"TMR_CLR_SET","description":"Timer Channel is configured for Output Compare - clear output on compare, set output on overflow.","value":10},{"name":"TMR_OUT_CMP_LOW","description":"Timer Channel is configured for Output Compare - pulse output low on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":14},{"name":"TMR_OUT_CMP_HIGH","description":"Timer Channel is configured for Output Compare - pulse output high on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":15}]},{"name":"TIE","description":"Timer Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Interrupt is disabled","value":0},{"name":"ONE","description":"Interrupt is enabled","value":1}]},{"name":"TF","description":"Timer Flag","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Input Capture or Output Compare has not occurred.","value":0},{"name":"ONE","description":"Input Capture or Output Compare has occurred.","value":1}]},{"name":"TPWC","description":"Timer PulseWidth Control","bitOffset":11,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"VALW1","description":"Pulse width is one 1588-clock cycle.","value":0},{"name":"VALW2","description":"Pulse width is two 1588-clock cycles.","value":1},{"name":"VALW3","description":"Pulse width is three 1588-clock cycles.","value":2},{"name":"VALW4","description":"Pulse width is four 1588-clock cycles.","value":3},{"name":"VALW32","description":"Pulse width is 32 1588-clock cycles.","value":31}]}]},{"name":"TCCR1","description":"Timer Compare Capture Register","addressOffset":1556,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TCC","description":"Timer Capture Compare","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"TCSR2","description":"Timer Control Status Register","addressOffset":1560,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDRE","description":"Timer DMA Request Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"DMA request is disabled","value":0},{"name":"ONE","description":"DMA request is enabled","value":1}]},{"name":"TMODE","description":"Timer Mode","bitOffset":2,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"TMR_DIS","description":"Timer Channel is disabled.","value":0},{"name":"TMR_RE","description":"Timer Channel is configured for Input Capture on rising edge.","value":1},{"name":"TMR_FE","description":"Timer Channel is configured for Input Capture on falling edge.","value":2},{"name":"TMR_BE","description":"Timer Channel is configured for Input Capture on both edges.","value":3},{"name":"TMR_OUT","description":"Timer Channel is configured for Output Compare - software only.","value":4},{"name":"TMR_TOGGLE","description":"Timer Channel is configured for Output Compare - toggle output on compare.","value":5},{"name":"TMR_CLR","description":"Timer Channel is configured for Output Compare - clear output on compare.","value":6},{"name":"TMR_SET_OUT","description":"Timer Channel is configured for Output Compare - set output on compare.","value":7},{"name":"TMR_CLR_SET1","description":"Timer Channel is configured for Output Compare - set output on compare, clear output on overflow.","value":17},{"name":"TMR_CLR_SET","description":"Timer Channel is configured for Output Compare - clear output on compare, set output on overflow.","value":10},{"name":"TMR_OUT_CMP_LOW","description":"Timer Channel is configured for Output Compare - pulse output low on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":14},{"name":"TMR_OUT_CMP_HIGH","description":"Timer Channel is configured for Output Compare - pulse output high on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":15}]},{"name":"TIE","description":"Timer Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Interrupt is disabled","value":0},{"name":"ONE","description":"Interrupt is enabled","value":1}]},{"name":"TF","description":"Timer Flag","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Input Capture or Output Compare has not occurred.","value":0},{"name":"ONE","description":"Input Capture or Output Compare has occurred.","value":1}]},{"name":"TPWC","description":"Timer PulseWidth Control","bitOffset":11,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"VALW1","description":"Pulse width is one 1588-clock cycle.","value":0},{"name":"VALW2","description":"Pulse width is two 1588-clock cycles.","value":1},{"name":"VALW3","description":"Pulse width is three 1588-clock cycles.","value":2},{"name":"VALW4","description":"Pulse width is four 1588-clock cycles.","value":3},{"name":"VALW32","description":"Pulse width is 32 1588-clock cycles.","value":31}]}]},{"name":"TCCR2","description":"Timer Compare Capture Register","addressOffset":1564,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TCC","description":"Timer Capture Compare","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"TCSR3","description":"Timer Control Status Register","addressOffset":1568,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDRE","description":"Timer DMA Request Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"DMA request is disabled","value":0},{"name":"ONE","description":"DMA request is enabled","value":1}]},{"name":"TMODE","description":"Timer Mode","bitOffset":2,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"TMR_DIS","description":"Timer Channel is disabled.","value":0},{"name":"TMR_RE","description":"Timer Channel is configured for Input Capture on rising edge.","value":1},{"name":"TMR_FE","description":"Timer Channel is configured for Input Capture on falling edge.","value":2},{"name":"TMR_BE","description":"Timer Channel is configured for Input Capture on both edges.","value":3},{"name":"TMR_OUT","description":"Timer Channel is configured for Output Compare - software only.","value":4},{"name":"TMR_TOGGLE","description":"Timer Channel is configured for Output Compare - toggle output on compare.","value":5},{"name":"TMR_CLR","description":"Timer Channel is configured for Output Compare - clear output on compare.","value":6},{"name":"TMR_SET_OUT","description":"Timer Channel is configured for Output Compare - set output on compare.","value":7},{"name":"TMR_CLR_SET1","description":"Timer Channel is configured for Output Compare - set output on compare, clear output on overflow.","value":17},{"name":"TMR_CLR_SET","description":"Timer Channel is configured for Output Compare - clear output on compare, set output on overflow.","value":10},{"name":"TMR_OUT_CMP_LOW","description":"Timer Channel is configured for Output Compare - pulse output low on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":14},{"name":"TMR_OUT_CMP_HIGH","description":"Timer Channel is configured for Output Compare - pulse output high on compare for 1 to 32 1588-clock cycles as specified by TPWC.","value":15}]},{"name":"TIE","description":"Timer Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Interrupt is disabled","value":0},{"name":"ONE","description":"Interrupt is enabled","value":1}]},{"name":"TF","description":"Timer Flag","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Input Capture or Output Compare has not occurred.","value":0},{"name":"ONE","description":"Input Capture or Output Compare has occurred.","value":1}]},{"name":"TPWC","description":"Timer PulseWidth Control","bitOffset":11,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"VALW1","description":"Pulse width is one 1588-clock cycle.","value":0},{"name":"VALW2","description":"Pulse width is two 1588-clock cycles.","value":1},{"name":"VALW3","description":"Pulse width is three 1588-clock cycles.","value":2},{"name":"VALW4","description":"Pulse width is four 1588-clock cycles.","value":3},{"name":"VALW32","description":"Pulse width is 32 1588-clock cycles.","value":31}]}]},{"name":"TCCR3","description":"Timer Compare Capture Register","addressOffset":1572,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TCC","description":"Timer Capture Compare","bitOffset":0,"bitWidth":32,"access":"read-write"}]}],"addressBlock":{"offset":"0","size":"0x628","usage":"registers"}}