I 000042 55 976 1523281560559 onehotaccum
(_unit VHDL(onehotaccum 0 4)
	(_version vde)
	(_time 1523281560574 2018.04.09 16:46:00)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code 68386a68353f397e616a2e333d6e696e6b6e6b6f6d)
	(_object
		(_type(_int operation 0 6(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 7(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 8(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 9(_array -1((_dto i 15 i 0)))))
		(_cnst(_int LOAD 0 0 11(_ent(_string \"000"\))))
		(_cnst(_int STORE 0 0 12(_ent(_string \"001"\))))
		(_cnst(_int ADD 0 0 13(_ent(_string \"010"\))))
		(_cnst(_int SUB 0 0 14(_ent(_string \"011"\))))
		(_cnst(_int STOREIN 0 0 15(_ent(_string \"100"\))))
		(_cnst(_int SHIFT 0 0 16(_ent(_string \"101"\))))
		(_cnst(_int JNZ 0 0 17(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 18(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2210          1523281560809 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523281560810 2018.04.09 16:46:00)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 520253505205074402571609015453540654065550)
	(_ent
		(_time 1523281560763)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523281560937 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523281560938 2018.04.09 16:46:00)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code cf9fcc9acc989ed9c09b89949ac999c99ac9cac9c7)
	(_ent
		(_time 1523281560935)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523281591675 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523281591676 2018.04.09 16:46:31)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code dedf8c8d89898bc88edb9a858dd8dfd88ad88ad9dc)
	(_ent
		(_time 1523281560762)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523281591689 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523281591690 2018.04.09 16:46:31)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code edecbdbeecbabcfbe2b9abb6b8ebbbebb8ebe8ebe5)
	(_ent
		(_time 1523281560934)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 976 1523281618966 onehotaccum
(_unit VHDL(onehotaccum 0 4)
	(_version vde)
	(_time 1523281618967 2018.04.09 16:46:58)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code 7f2c287e7c282e69767d39242a797e797c797c787a)
	(_object
		(_type(_int operation 0 6(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 7(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 8(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 9(_array -1((_dto i 15 i 0)))))
		(_cnst(_int LOAD 0 0 11(_ent(_string \"000"\))))
		(_cnst(_int STORE 0 0 12(_ent(_string \"001"\))))
		(_cnst(_int ADD 0 0 13(_ent(_string \"010"\))))
		(_cnst(_int SUB 0 0 14(_ent(_string \"011"\))))
		(_cnst(_int STOREIN 0 0 15(_ent(_string \"100"\))))
		(_cnst(_int SHIFT 0 0 16(_ent(_string \"101"\))))
		(_cnst(_int JNZ 0 0 17(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 18(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2210          1523281618985 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523281618986 2018.04.09 16:46:58)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 8edddb81d9d9db98de8bcad5dd888f88da88da898c)
	(_ent
		(_time 1523281618983)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523281619030 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523281619031 2018.04.09 16:46:59)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code bdeeeae9bceaecabb2e9fbe6e8bbebbbe8bbb8bbb5)
	(_ent
		(_time 1523281619028)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 976 1523281645450 onehotaccum
(_unit VHDL(onehotaccum 0 4)
	(_version vde)
	(_time 1523281645451 2018.04.09 16:47:25)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code f3f1ada3a5a4a2e5faf1b5a8a6f5f2f5f0f5f0f4f6)
	(_object
		(_type(_int operation 0 6(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 7(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 8(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 9(_array -1((_dto i 15 i 0)))))
		(_cnst(_int LOAD 0 0 11(_ent(_string \"000"\))))
		(_cnst(_int STORE 0 0 12(_ent(_string \"001"\))))
		(_cnst(_int ADD 0 0 13(_ent(_string \"010"\))))
		(_cnst(_int SUB 0 0 14(_ent(_string \"011"\))))
		(_cnst(_int STOREIN 0 0 15(_ent(_string \"100"\))))
		(_cnst(_int SHIFT 0 0 16(_ent(_string \"101"\))))
		(_cnst(_int JNZ 0 0 17(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 18(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2210          1523281645468 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523281645469 2018.04.09 16:47:25)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 03015e040254561553064758500502055705570401)
	(_ent
		(_time 1523281645466)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523281645485 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523281645486 2018.04.09 16:47:25)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 12104d15454543041d46544947144414471417141a)
	(_ent
		(_time 1523281645483)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523282231057 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523282231058 2018.04.09 16:57:11)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 0f0a53085b585a195f0a4b545c090e095b095b080d)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523282231201 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523282231202 2018.04.09 16:57:11)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 9c99c2939acbcd8a93c8dac7c99aca9ac99a999a94)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523283429874 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283429875 2018.04.09 17:17:09)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code fbf5adaaabacaeedabfebfa0a8fdfafdaffdaffcf9)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523283430094 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283430095 2018.04.09 17:17:10)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code d6d88384858187c0d982908d83d080d083d0d3d0de)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523283825559 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283825560 2018.04.09 17:23:45)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 939d949d92c4c685c396d7c8c0959295c795c79491)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523283825573 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283825574 2018.04.09 17:23:45)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code a3ada6f4f5f4f2b5acf7e5f8f6a5f5a5f6a5a6a5ab)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523283849704 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283849705 2018.04.09 17:24:09)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e2b7b5f6b0e5a4bbb3e6e1e6b4e6b4e7e2)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523283849731 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283849732 2018.04.09 17:24:09)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code ffacf8affca8aee9f0abb9a4aaf9a9f9aaf9faf9f7)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2210          1523283868464 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283868465 2018.04.09 17:24:28)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 2d287d287b7a783b7d2869767e2b2c2b792b792a2f)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523283868472 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283868473 2018.04.09 17:24:28)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 2d287f292c7a7c3b22796b76782b7b2b782b282b25)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3474          1523283875495 Beh
(_unit VHDL(ctrl1 0 6(beh 0 30))
	(_version vde)
	(_time 1523283875496 2018.04.09 17:24:35)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code a4a6f1f2a4f2f2b2a4f1b5fef6a3a0a3a6a2f7a7a5)
	(_ent
		(_time 1523281645452)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 31(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(17))(_sens(0)(1)(16)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(16))(_sens(2)(17)(20)))))
			(PSTOP(_arch 2 0 109(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 119(_prcs(_trgt(19))(_sens(0)(1)(17)(15)(19)(21))(_dssslsensitivity 3))))
			(line__132(_arch 4 0 132(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 135(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 145(_prcs(_simple)(_trgt(18))(_sens(1)(6)(17)))))
			(PRORA(_arch 7 0 155(_prcs(_simple)(_trgt(20)(21))(_sens(1)(16)(18))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 168(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 176(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 186(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__194(_arch 11 0 194(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__196(_arch 12 0 196(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__198(_arch 13 0 198(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 200(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 2210          1523283875528 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283875529 2018.04.09 17:24:35)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code c4c6c690c29391d294c1809f97c2c5c290c290c3c6)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 3737          1523283875542 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283875543 2018.04.09 17:24:35)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code d3d1d381858482c5dc87958886d585d586d5d6d5db)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3474          1523283915247 Beh
(_unit VHDL(ctrl1 0 6(beh 0 30))
	(_version vde)
	(_time 1523283915248 2018.04.09 17:25:15)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code eab9b8b8bfbcbcfceabffbb0b8edeeede8ecb9e9eb)
	(_ent
		(_time 1523281645452)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 31(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 109(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 119(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__132(_arch 4 0 132(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 135(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 145(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 155(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 168(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 176(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 186(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__194(_arch 11 0 194(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__196(_arch 12 0 196(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__198(_arch 13 0 198(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 200(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1926          1523283915276 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523283915277 2018.04.09 17:25:15)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 0a595c0d5b5d5f1d0d0a12505f0d0a0c0b0d0e0c02)
	(_ent
		(_time 1523281645454)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523283915290 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523283915291 2018.04.09 17:25:15)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 194a1f1f124e4c0f491c5d424a1f181f4d1f4d1e1b)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2632          1523283915296 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523283915297 2018.04.09 17:25:15)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 194a1f1f124e1b0f491f5d424a1f4f1f4d1f4d1e1b)
	(_ent
		(_time 1523281645480)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523283915370 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523283915371 2018.04.09 17:25:15)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 67346367353036716833213c32613161326162616f)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3474          1523285779732 Beh
(_unit VHDL(ctrl1 0 6(beh 0 30))
	(_version vde)
	(_time 1523285779733 2018.04.09 17:56:19)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code cecacf9a9f9898d8ce9bdf949cc9cac9ccc89dcdcf)
	(_ent
		(_time 1523281645452)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 31(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 109(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 119(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__132(_arch 4 0 132(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 135(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 145(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 155(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 168(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 176(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 186(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__194(_arch 11 0 194(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__196(_arch 12 0 196(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__198(_arch 13 0 198(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 200(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1926          1523285779890 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523285779891 2018.04.09 17:56:19)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 6a6e6d6b3b3d3f7d6d6a72303f6d6a6c6b6d6e6c62)
	(_ent
		(_time 1523281645454)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523285779907 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523285779908 2018.04.09 17:56:19)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 7a7e2d7a292d2f6c2a7f3e21297c7b7c2e7c2e7d78)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2632          1523285779913 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523285779914 2018.04.09 17:56:19)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 7a7e2d7a292d786c2a7c3e21297c2c7c2e7c2e7d78)
	(_ent
		(_time 1523281645480)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523285779940 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523285779941 2018.04.09 17:56:19)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 999dcc96c5cec88f96cddfc2cc9fcf9fcc9f9c9f91)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3474          1523285968509 Beh
(_unit VHDL(ctrl1 0 6(beh 0 31))
	(_version vde)
	(_time 1523285968510 2018.04.09 17:59:28)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 3b3d3c3f6d6d6d2d3b6e2a61693c3f3c393d68383a)
	(_ent
		(_time 1523281645452)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(0)(1)(16)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(2)(17)(20)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(0)(1)(17)(15)(19)(21))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(1)(6)(17)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(1)(16)(18))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1926          1523285968540 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523285968541 2018.04.09 17:59:28)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 5a5c5a580b0d0f4d5d5a42000f5d5a5c5b5d5e5c52)
	(_ent
		(_time 1523281645454)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523285968546 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523285968547 2018.04.09 17:59:28)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 5a5c0a58090d0f4c0a5f1e01095c5b5c0e5c0e5d58)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2632          1523285968552 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523285968553 2018.04.09 17:59:28)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 5a5c0a58090d584c0a5c1e01095c0c5c0e5c0e5d58)
	(_ent
		(_time 1523281645480)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523285968558 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523285968559 2018.04.09 17:59:28)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 6a6c386a6e3d3b7c653e2c313f6c3c6c3f6c6f6c62)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3475          1523285978464 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523285978465 2018.04.09 17:59:38)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 1c184d1a4b4a4a0a1b1f0d464e1b181b1e1a4f1f1d)
	(_ent
		(_time 1523285978462)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1926          1523285978478 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523285978479 2018.04.09 17:59:38)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 2c287a297f7b793b2b2c3476792b2c2a2d2b282a24)
	(_ent
		(_time 1523281645454)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523285978493 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523285978494 2018.04.09 17:59:38)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 3c383a386d6b692a6c3978676f3a3d3a683a683b3e)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2632          1523285978499 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523285978500 2018.04.09 17:59:38)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 3c383a386d6b3e2a6c3a78676f3a6a3a683a683b3e)
	(_ent
		(_time 1523281645480)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523285978509 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523285978510 2018.04.09 17:59:38)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 4b4f4f494c1c1a5d441f0d101e4d1d4d1e4d4e4d43)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1926          1523286255946 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523286255947 2018.04.09 18:04:15)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 09090a0e005e5c1e0e0911535c0e090f080e0d0f01)
	(_ent
		(_time 1523281645454)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523286255962 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523286255963 2018.04.09 18:04:15)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 18184b1e124f4d0e481d5c434b1e191e4c1e4c1f1a)
	(_ent
		(_time 1523281645465)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2632          1523286255968 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523286255969 2018.04.09 18:04:15)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 18184b1e124f1a0e481e5c434b1e4e1e4c1e4c1f1a)
	(_ent
		(_time 1523281645480)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUB(1 SUB)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523286255974 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523286255975 2018.04.09 18:04:15)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 1818491f454f490e174c5e434d1e4e1e4d1e1d1e10)
	(_ent
		(_time 1523281645482)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000042 55 977 1523286348788 onehotaccum
(_unit VHDL(onehotaccum 0 4)
	(_version vde)
	(_time 1523286348789 2018.04.09 18:05:48)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code b4e6e3e0e5e3e5a2bdb6f2efe1b2b5b2b7b2b7b3b1)
	(_object
		(_type(_int operation 0 6(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 7(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 8(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 9(_array -1((_dto i 15 i 0)))))
		(_cnst(_int LOAD 0 0 11(_ent(_string \"000"\))))
		(_cnst(_int STORE 0 0 12(_ent(_string \"001"\))))
		(_cnst(_int ADD 0 0 13(_ent(_string \"010"\))))
		(_cnst(_int SUBT 0 0 14(_ent(_string \"011"\))))
		(_cnst(_int STOREIN 0 0 15(_ent(_string \"100"\))))
		(_cnst(_int SHIFT 0 0 16(_ent(_string \"101"\))))
		(_cnst(_int JNZ 0 0 17(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 18(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3476          1523286348793 Beh
(_unit VHDL(ctrl1 0 6(beh 0 30))
	(_version vde)
	(_time 1523286348794 2018.04.09 18:05:48)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code b4e6b6e1b4e2e2a2b4e1a5eee6b3b0b3b6b2e7b7b5)
	(_ent
		(_time 1523286348791)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 31(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 109(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 119(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__132(_arch 4 0 132(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 135(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 145(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 155(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 168(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 176(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 186(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__194(_arch 11 0 194(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__196(_arch 12 0 196(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__198(_arch 13 0 198(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 200(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 2210          1523286348808 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523286348809 2018.04.09 18:05:48)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code c4969190c29391d294c1809f97c2c5c290c290c3c6)
	(_ent
		(_time 1523286348806)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2634          1523286348821 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523286348822 2018.04.09 18:05:48)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code d4868187d283d6c284d2908f87d282d280d280d3d6)
	(_ent
		(_time 1523286348819)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523286348827 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523286348828 2018.04.09 18:05:48)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code d4868386858385c2db80928f81d282d281d2d1d2dc)
	(_ent
		(_time 1523286348825)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3476          1523286359526 Beh
(_unit VHDL(ctrl1 0 6(beh 0 30))
	(_version vde)
	(_time 1523286359527 2018.04.09 18:05:59)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code a3f3f2f5a4f5f5b5a3f6b2f9f1a4a7a4a1a5f0a0a2)
	(_ent
		(_time 1523286348791)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_port(_int ROM_re -1 0 12(_ent(_out))))
		(_port(_int ROM_addr -2 0 13(_ent(_out))))
		(_port(_int ROM_dout -3 0 14(_ent(_in))))
		(_port(_int RAM_rw -1 0 17(_ent(_out))))
		(_port(_int RAM_addr -2 0 18(_ent(_out))))
		(_port(_int RAM_din -4 0 19(_ent(_out))))
		(_port(_int RAM_dout -4 0 20(_ent(_in))))
		(_port(_int DP_op1 -4 0 22(_ent(_out))))
		(_port(_int DP_ot -5 0 23(_ent(_out))))
		(_port(_int DP_en -1 0 24(_ent(_out))))
		(_port(_int DP_res -4 0 25(_ent(_in))))
		(_port(_int DP_zf -1 0 26(_ent(_in))))
		(_type(_int states 0 31(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 44(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 46(_arch(_uni))))
		(_sig(_int IC -2 0 48(_arch(_uni))))
		(_sig(_int RO -5 0 50(_arch(_uni))))
		(_sig(_int RA -2 0 52(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 54(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 57(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 67(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 109(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 119(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__132(_arch 4 0 132(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 135(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 145(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 155(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 168(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 176(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 186(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__194(_arch 11 0 194(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__196(_arch 12 0 196(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__198(_arch 13 0 198(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 200(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1928          1523286359540 Beh
(_unit VHDL(dpath 0 7(beh 0 20))
	(_version vde)
	(_time 1523286359541 2018.04.09 18:05:59)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b2e2e4e7b0e5e7a5b5b2aae8e7b5b2b4b3b5b6b4ba)
	(_ent
		(_time 1523286348804)
	)
	(_object
		(_port(_int EN -1 0 9(_ent(_in)(_event))))
		(_port(_int OT -2 0 11(_ent(_in))))
		(_port(_int OP1 -3 0 13(_ent(_in))))
		(_port(_int RES -3 0 14(_ent(_out))))
		(_port(_int ZF -1 0 16(_ent(_out))))
		(_sig(_int ACCUM -3 0 21(_arch(_uni))))
		(_sig(_int res_add -3 0 22(_arch(_uni))))
		(_sig(_int res_sub -3 0 23(_arch(_uni))))
		(_sig(_int res_shift -3 0 24(_arch(_uni))))
		(_sig(_int t_zf -1 0 25(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 31(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__53(_arch 5 0 53(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__54(_arch 6 0 54(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2210          1523286359556 Beh
(_unit VHDL(mram 0 6(beh 0 16))
	(_version vde)
	(_time 1523286359557 2018.04.09 18:05:59)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code c292c496c29597d492c7869991c4c3c496c496c5c0)
	(_ent
		(_time 1523286348806)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int RW -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DIN -3 0 11(_ent(_in))))
		(_port(_int DOUT -3 0 12(_ent(_out))))
		(_type(_int tRAM 0 17(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 18(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 44(_arch(_uni))))
		(_sig(_int data_out -3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 49(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 60(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2634          1523286359562 Beh
(_unit VHDL(mrom 0 6(beh 0 14))
	(_version vde)
	(_time 1523286359563 2018.04.09 18:05:59)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code c292c496c295c0d492c4869991c494c496c496c5c0)
	(_ent
		(_time 1523286348819)
	)
	(_object
		(_port(_int RE -1 0 8(_ent(_in))))
		(_port(_int ADDR -2 0 9(_ent(_in))))
		(_port(_int DOUT -3 0 10(_ent(_out))))
		(_type(_int tROM 0 15(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 17(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 22(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 23(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 24(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 26(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 28(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3737          1523286359571 Beh
(_unit VHDL(onehot 0 6(beh 0 13))
	(_version vde)
	(_time 1523286359572 2018.04.09 18:05:59)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code d282d680858583c4dd86948987d484d487d4d7d4da)
	(_ent
		(_time 1523286348825)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP1 -4 0 38(_ent (_in))))
				(_port(_int RES -4 0 39(_ent (_out))))
				(_port(_int ZF -1 0 41(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 47(_ent (_in))))
				(_port(_int Start -1 0 47(_ent (_in))))
				(_port(_int Stop -1 0 48(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 56(_ent (_out))))
				(_port(_int RAM_addr -2 0 57(_ent (_out))))
				(_port(_int RAM_din -4 0 58(_ent (_out))))
				(_port(_int RAM_dout -4 0 59(_ent (_in))))
				(_port(_int DP_op1 -4 0 62(_ent (_out))))
				(_port(_int DP_ot -5 0 63(_ent (_out))))
				(_port(_int DP_en -1 0 64(_ent (_out))))
				(_port(_int DP_res -4 0 65(_ent (_in))))
				(_port(_int DP_zf -1 0 66(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 83(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 91(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 97(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 105(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 8(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Start -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 9(_ent(_out))))
		(_sig(_int rom_re -1 0 70(_arch(_uni))))
		(_sig(_int rom_addr -2 0 71(_arch(_uni))))
		(_sig(_int rom_dout -3 0 72(_arch(_uni))))
		(_sig(_int ram_rw -1 0 73(_arch(_uni))))
		(_sig(_int ram_addr -2 0 74(_arch(_uni))))
		(_sig(_int ram_din -4 0 75(_arch(_uni))))
		(_sig(_int ram_dout -4 0 76(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 77(_arch(_uni))))
		(_sig(_int dp_ot -5 0 78(_arch(_uni))))
		(_sig(_int dp_en -1 0 79(_arch(_uni))))
		(_sig(_int dp_res -4 0 80(_arch(_uni))))
		(_sig(_int dp_zf -1 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3477          1523286810948 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523286810949 2018.04.09 18:13:30)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 01535406045757170602105b530605060307520200)
	(_ent
		(_time 1523286810946)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523286810962 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523286810963 2018.04.09 18:13:30)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 10424216104745071711084a451710161117141618)
	(_ent
		(_time 1523286810960)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523286810968 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523286810969 2018.04.09 18:13:30)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 10421216124745064012544b431611164416441712)
	(_ent
		(_time 1523286810966)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523286810978 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523286810979 2018.04.09 18:13:30)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 20722225227722367027647b732676267426742722)
	(_ent
		(_time 1523286810976)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523286810984 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523286810985 2018.04.09 18:13:30)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 20722024757771362f75667b752676267526252628)
	(_ent
		(_time 1523286810982)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1929          1523298713717 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298713718 2018.04.09 21:31:53)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 767724767021236171776e2c23717670777172707e)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 1929          1523298740882 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298740883 2018.04.09 21:32:20)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 9ac99794cbcdcf8d9d9b82c0cf9d9a9c9b9d9e9c92)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000056 55 1662          1523298741101 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523298741102 2018.04.09 21:32:21)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 752620757022206275226d2c727271737773717275)
	(_ent
		(_time 1523298713902)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int RES -3 0 20(_ent (_out))))
				(_port(_int ZF -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 25(_arch(_uni))))
		(_sig(_int OT -2 0 26(_arch(_uni))))
		(_sig(_int OP1 -3 0 27(_arch(_uni))))
		(_sig(_int RES -3 0 29(_arch(_uni))))
		(_sig(_int ZF -1 0 30(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33751554 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298741146 2018.04.09 21:32:21)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a4f6f1f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000044 55 3477          1523298893359 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523298893360 2018.04.09 21:34:53)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 2f2a782a7d797939282c3e757d282b282d297c2c2e)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523298893388 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298893389 2018.04.09 21:34:53)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 4e4b1e4d1b191b59494f56141b494e484f494a4846)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523298893404 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523298893405 2018.04.09 21:34:53)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 5e5b5e5c09090b480e5c1a050d585f580a580a595c)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523298893417 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523298893418 2018.04.09 21:34:53)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 6e6b6e6f39396c783e692a353d6838683a683a696c)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523298893423 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523298893424 2018.04.09 21:34:53)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 6e6b6c6e6e393f78613b28353b6838683b686b6866)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298893429 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 6e6a3e6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1672          1523298893434 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298893435 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 6e6b6e6f39393b783e3f28353b686c683a696c686f)
	(_ent
		(_time 1523298893432)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523298893438 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 7d792d7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523298893443 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298893444 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 7d787d7d2b2a7f6b2a713b26287b7f7b297a7f7b2b)
	(_ent
		(_time 1523298893441)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523298893447 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 7d792d7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523298893452 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523298893453 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 7d787f7c7c2a2c6b767c3b2628782b7a797b7f7b2b)
	(_ent
		(_time 1523298893450)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523298893456 2018.04.09 21:34:53)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 8d89dd83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3477          1523298909045 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523298909046 2018.04.09 21:35:09)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 77762577742121617074662d257073707571247476)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523298909060 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298909061 2018.04.09 21:35:09)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 8687d38980d1d39181879edcd3818680878182808e)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523298909066 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523298909067 2018.04.09 21:35:09)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 8687838982d1d390d684c2ddd5808780d280d28184)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523298909076 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523298909077 2018.04.09 21:35:09)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 9697939892c19480c691d2cdc590c090c290c29194)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523298909082 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523298909083 2018.04.09 21:35:09)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 96979199c5c1c78099c3d0cdc390c090c39093909e)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298909091 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a5a5f0f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1672          1523298909096 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298909097 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code a5a4a0f3a2f2f0b3f5f4e3fef0a3a7a3f1a2a7a3a4)
	(_ent
		(_time 1523298893431)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523298909100 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code a5a5f0f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523298909105 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298909106 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code b5b4b0e0b2e2b7a3e2b9f3eee0b3b7b3e1b2b7b3e3)
	(_ent
		(_time 1523298893440)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523298909109 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code b5b5e0e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523298909114 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523298909115 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code b5b4b2e1e5e2e4a3beb4f3eee0b0e3b2b1b3b7b3e3)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523298909118 2018.04.09 21:35:09)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code b5b5e0e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3477          1523298946547 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523298946548 2018.04.09 21:35:46)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code f3f5a3a2f4a5a5e5f4f0e2a9a1f4f7f4f1f5a0f0f2)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523298946576 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298946577 2018.04.09 21:35:46)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 121442141045470515130a4847151214131516141a)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523298946591 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523298946592 2018.04.09 21:35:46)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 21272124227674377123657a722720277527752623)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523298946597 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523298946598 2018.04.09 21:35:46)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 21272124227623377126657a722777277527752623)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523298946607 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523298946608 2018.04.09 21:35:46)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 31373334656660273e64776a643767376437343739)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298946613 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 31366134356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1672          1523298946618 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298946619 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 31373135326664276160776a643733376536333730)
	(_ent
		(_time 1523298893431)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523298946622 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 31366134356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523298946627 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298946628 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 4147414242164357164d071a144743471546434717)
	(_ent
		(_time 1523298893440)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523298946631 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 41461143451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523298946636 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523298946637 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 41474343151610574a40071a144417464547434717)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523298946640 2018.04.09 21:35:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 50570053550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3477          1523298957873 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523298957874 2018.04.09 21:35:57)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 333639373465652534302269613437343135603032)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523298957885 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298957886 2018.04.09 21:35:57)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 42474f414015175545435a1817454244434546444a)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523298957891 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523298957892 2018.04.09 21:35:57)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 42471f414215175412400619114443441644164540)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523298957902 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523298957903 2018.04.09 21:35:57)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 52570f505205504402551609015404540654065550)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523298957908 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523298957909 2018.04.09 21:35:57)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 52570d51050503445d07140907540454075457545a)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298957914 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 52565f5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1672          1523298957919 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298957920 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 52570f505205074402031409075450540655505453)
	(_ent
		(_time 1523298893431)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523298957923 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 62666f6265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523298957928 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298957929 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 62673f6362356074356e2439376460643665606434)
	(_ent
		(_time 1523298893440)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523298957932 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 62666f6265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523298957937 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523298957938 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 71742e70252620677a70372a247427767577737727)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523298957941 2018.04.09 21:35:57)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 71757c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3477          1523298975156 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523298975157 2018.04.09 21:36:15)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code b4b5e4e1b4e2e2a2b3b7a5eee6b3b0b3b6b2e7b7b5)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 1929          1523298975185 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298975186 2018.04.09 21:36:15)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code d3d28480d08486c4d4d2cb8986d4d3d5d2d4d7d5db)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(2)(5))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(0)(1)(2)(6)(7)(8)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523298975201 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523298975202 2018.04.09 21:36:15)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code e3e2e4b1e2b4b6f5b3e1a7b8b0e5e2e5b7e5b7e4e1)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2635          1523298975213 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523298975214 2018.04.09 21:36:15)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code f2f3f5a3f2a5f0e4a2f5b6a9a1f4a4f4a6f4a6f5f0)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 50528770 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523298975219 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523298975220 2018.04.09 21:36:15)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code f2f3f7a2a5a5a3e4fda7b4a9a7f4a4f4a7f4f7f4fa)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1662          1523298975225 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523298975226 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code f2f3a5a3f0a5a7e5f2a5eaabf5f5f6f4f0f4f6f5f2)
	(_ent
		(_time 1523298713902)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int RES -3 0 20(_ent (_out))))
				(_port(_int ZF -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 25(_arch(_uni))))
		(_sig(_int OT -2 0 26(_arch(_uni))))
		(_sig(_int OP1 -3 0 27(_arch(_uni))))
		(_sig(_int RES -3 0 29(_arch(_uni))))
		(_sig(_int ZF -1 0 30(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33751554 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298975229 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code f2f2a5a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1672          1523298975234 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298975235 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 020302050255571452534459570400045605000403)
	(_ent
		(_time 1523298893431)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523298975238 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 0202520405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523298975248 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523298975249 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 1213121412451004451e5449471410144615101444)
	(_ent
		(_time 1523298893440)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523298975252 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 1212421515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523298975257 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523298975258 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 121310154545430419135449471744151614101444)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523298975261 2018.04.09 21:36:15)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 1212421515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1929          1523298979045 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523298979046 2018.04.09 21:36:19)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code e7e9b1b5e0b0b2f0e0e6ffbdb2e0e7e1e6e0e3e1ef)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(line__30(_arch 2 0 30(_assignment(_trgt(8))(_sens(5(d_14_0))))))
			(REGA(_arch 3 0 32(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 4 0 45(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(line__54(_arch 5 0 54(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__55(_arch 6 0 55(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000056 55 1662          1523298979263 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523298979264 2018.04.09 21:36:19)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c1cf9695c09694d6c196d998c6c6c5c7c3c7c5c6c1)
	(_ent
		(_time 1523298713902)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int RES -3 0 20(_ent (_out))))
				(_port(_int ZF -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 25(_arch(_uni))))
		(_sig(_int OT -2 0 26(_arch(_uni))))
		(_sig(_int OP1 -3 0 27(_arch(_uni))))
		(_sig(_int RES -3 0 29(_arch(_uni))))
		(_sig(_int ZF -1 0 30(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33751554 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523298979267 2018.04.09 21:36:19)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c1ce9694c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000044 55 3738          1523361939540 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523361939541 2018.04.10 15:05:39)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 42171240151513544d17041917441444174447444a)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523361939665 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523361939666 2018.04.10 15:05:39)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code bfeaefebbce8eea9b4bef9e4eabae9b8bbb9bdb9e9)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523361939710 2018.04.10 15:05:39)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code edb9efbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 2211          1523361941712 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523361941713 2018.04.10 15:05:41)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code bde8bce8ebeae8abedbff9e6eebbbcbbe9bbe9babf)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000100"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 1944          1523362087618 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523362087619 2018.04.10 15:08:07)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b0b6bce5b0e7e5a7b7e3a8eae5b7b0b6b1b7b4b6b8)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(REGA(_arch 2 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 3 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(GRAY(_arch 4 0 53(_prcs(_simple)(_trgt(8)(8(0)))(_sens(5)))))
			(line__61(_arch 5 0 61(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__62(_arch 6 0 62(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 3738          1523362094728 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523362094740 2018.04.10 15:08:14)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 8581d78bd5d2d4938ad0c3ded083d383d08380838d)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523362094946 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523362094947 2018.04.10 15:08:14)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 50540353050701465b51160b055506575456525606)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523362094950 2018.04.10 15:08:14)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 50555153550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3738          1523362150243 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523362150244 2018.04.10 15:09:10)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 51015352050600475e04170a045707570457545759)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523362150462 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523362150463 2018.04.10 15:09:10)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 2b7b282f2c7c7a3d202a6d707e2e7d2c2f2d292d7d)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523362150466 2018.04.10 15:09:10)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 2b7a7a2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 2036          1523362152321 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523362152322 2018.04.10 15:09:12)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 6f696e6e39383a78683c77353a686f696e686b6967)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(REGA(_arch 2 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 3 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(GRAY(_arch 4 0 53(_prcs(_simple)(_trgt(8)(8(0)))(_sens(5)))))
			(line__61(_arch 5 0 61(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__62(_arch 6 0 62(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_part (8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(11))(8(12))(8(13))(8(14))(8(15))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 3738          1523362324944 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523362324945 2018.04.10 15:12:04)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code c0979195959791d6cf95869b95c696c695c6c5c6c8)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523362325150 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523362325151 2018.04.10 15:12:05)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 8bdcd5858cdcda9d808acdd0de8edd8c8f8d898ddd)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523362325154 2018.04.10 15:12:05)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 8bdd8785dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 2635          1523362327290 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523362327291 2018.04.10 15:12:07)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code e8bcbcbae2bfeafeb8efacb3bbeebeeebceebcefea)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 54(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 58(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 33686274 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 50463234 33751554 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523363498964 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363498965 2018.04.10 15:31:38)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 626d3562353533746d37243937643464376467646a)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523363499167 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363499168 2018.04.10 15:31:39)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 2d2279292c7a7c3b262c6b7678287b2a292b2f2b7b)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363499171 2018.04.10 15:31:39)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 2d232b297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 2036          1523363501526 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523363501527 2018.04.10 15:31:41)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 646b32656033317363377c3e31636462656360626c)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(REGA(_arch 2 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 3 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(GRAY(_arch 4 0 53(_prcs(_simple)(_trgt(8)(8(0)))(_sens(5)))))
			(line__61(_arch 5 0 61(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__62(_arch 6 0 62(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_part (8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(11))(8(12))(8(13))(8(14))(8(15))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2635          1523363501542 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523363501543 2018.04.10 15:31:41)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 747b7274722376622472302f277222722072207376)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 33686274 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
V 000044 55 3477          1523363631106 Beh
(_unit VHDL(ctrl1 0 7(beh 0 31))
	(_version vde)
	(_time 1523363631107 2018.04.10 15:33:51)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 8e818881dfd8d898898d9fd4dc898a898c88dd8d8f)
	(_ent
		(_time 1523286810945)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op1 -4 0 23(_ent(_out))))
		(_port(_int DP_ot -5 0 24(_ent(_out))))
		(_port(_int DP_en -1 0 25(_ent(_out))))
		(_port(_int DP_res -4 0 26(_ent(_in))))
		(_port(_int DP_zf -1 0 27(_ent(_in))))
		(_type(_int states 0 32(_enum1 i f d r l sh s a sb h jnotz sin (_to i 0 i 11))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(17))(_sens(16)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(16))(_sens(17)(20)(2)))))
			(PSTOP(_arch 2 0 110(_prcs(_simple)(_trgt(3))(_sens(17)))))
			(PMC(_arch 3 0 120(_prcs(_trgt(19))(_sens(17)(0)(1)(19)(21)(15))(_dssslsensitivity 3))))
			(line__133(_arch 4 0 133(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(19)))))
			(PROMREAD(_arch 5 0 136(_prcs(_simple)(_trgt(4))(_sens(16)(17)))))
			(PROMDAT(_arch 6 0 146(_prcs(_simple)(_trgt(18))(_sens(17)(1)(6)))))
			(PRORA(_arch 7 0 156(_prcs(_simple)(_trgt(20)(21))(_sens(16)(18)(1))(_read(22(d_4_0))))))
			(PRAMST(_arch 8 0 169(_prcs(_trgt(8))(_sens(21))(_read(17)))))
			(PRAMREAD(_arch 9 0 177(_prcs(_simple)(_trgt(7))(_sens(17)))))
			(PRAMDAR(_arch 10 0 187(_prcs(_trgt(22))(_sens(17)(10))(_dssslsensitivity 1))))
			(line__195(_arch 11 0 195(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__197(_arch 12 0 197(_assignment(_alias((DP_op1)(RD)))(_trgt(11))(_sens(22)))))
			(line__199(_arch 13 0 199(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(20)))))
			(paddsuben(_arch 14 0 201(_prcs(_simple)(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
	)
	(_model . Beh 15 -1)
)
I 000044 55 2036          1523363631120 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523363631121 2018.04.10 15:33:51)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 9e919f90cbc9cb8999cd86c4cb999e989f999a9896)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(REGA(_arch 2 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 3 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(GRAY(_arch 4 0 53(_prcs(_simple)(_trgt(8(15))(8))(_sens(5)))))
			(line__61(_arch 5 0 61(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__62(_arch 6 0 62(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(11))(8(12))(8(13))(8(14))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
I 000044 55 2211          1523363631136 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523363631137 2018.04.10 15:33:51)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code aea1fff8f9f9fbb8feaceaf5fda8afa8faa8faa9ac)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000100"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
V 000044 55 2635          1523363631142 Beh
(_unit VHDL(mrom 0 7(beh 0 15))
	(_version vde)
	(_time 1523363631143 2018.04.10 15:33:51)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code aea1fff8f9f9acb8fea8eaf5fda8f8a8faa8faa9ac)
	(_ent
		(_time 1523286810975)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int DATA_START -2 0 19(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 20(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 21(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 22(_arch(_string \"10010"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int LOOP_ADDR -2 0 27(_arch(_string \"01000"\))))
		(_cnst(_int ROM 0 0 29(_arch gms(_code 2))))
		(_sig(_int data -3 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 57(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.STORE(1 STORE)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
		(_var(_ext accum.OneHotAccum.STOREIN(1 STOREIN)))
		(_var(_ext accum.OneHotAccum.JNZ(1 JNZ)))
		(_var(_ext accum.OneHotAccum.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463234 33686274 50528770 50463234 50463234 33686274 33751554 33686018 50528770 33751554 50463234 33686018 50529026 50463490 50528770 33686018 50463234 50463234 50463490 50463490 50528770 50463234 33751555 33686018 50528770 33751554 50463235 50463234 50463234 33686018 50529026 50463234 33686275 33686019 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh 3 -1)
)
I 000044 55 3738          1523363631151 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363631152 2018.04.10 15:33:51)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code bdb2eee9bceaecabb2e8fbe6e8bbebbbe8bbb8bbb5)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000056 55 1662          1523363631157 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523363631158 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code bdb2bce8e9eae8aabdeaa5e4babab9bbbfbbb9babd)
	(_ent
		(_time 1523298713902)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int OT -2 0 18(_ent (_in))))
				(_port(_int OP1 -3 0 19(_ent (_in))))
				(_port(_int RES -3 0 20(_ent (_out))))
				(_port(_int ZF -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DPATH)
		(_port
			((EN)(EN))
			((OT)(OT))
			((OP1)(OP1))
			((RES)(RES))
			((ZF)(ZF))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 25(_arch(_uni))))
		(_sig(_int OT -2 0 26(_arch(_uni))))
		(_sig(_int OP1 -3 0 27(_arch(_uni))))
		(_sig(_int RES -3 0 29(_arch(_uni))))
		(_sig(_int ZF -1 0 30(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(MAIN(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33751554 33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 431 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 77 (dpath_tb))
	(_version vde)
	(_time 1523363631165 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code cdc3cc989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1672          1523363631170 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523363631171 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code cdc29c999b9a98db9d9c8b9698cbcfcb99cacfcbcc)
	(_ent
		(_time 1523298893431)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523363631174 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code cdc3cc989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1252          1523363631183 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523363631184 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code dcd38d8f8d8bdeca8bd09a8789dadeda88dbdeda8a)
	(_ent
		(_time 1523298893440)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000037 55 404 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 60 (mrom_tb))
	(_version vde)
	(_time 1523363631187 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code dcd2dd8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotAccum))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1307          1523363631192 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363631193 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code dcd38f8eda8b8dcad7dd9a8789d98adbd8dadeda8a)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363631196 2018.04.10 15:33:51)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code dcd2dd8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3738          1523363645558 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363645559 2018.04.10 15:34:05)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 03560005555452150c56455856055505560506050b)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523363645776 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363645777 2018.04.10 15:34:05)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code de8bdd8cde898fc8d5df98858bdb88d9dad8dcd888)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363645780 2018.04.10 15:34:05)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code de8a8f8c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3738          1523363715542 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363715543 2018.04.10 15:35:15)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 64366464353335726b31223f31623262316261626c)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523363715773 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363715774 2018.04.10 15:35:15)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 4e1d184c4e191f58454f08151b4b18494a484c4818)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363715777 2018.04.10 15:35:15)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 4e1c4a4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3738          1523363779729 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363779730 2018.04.10 15:36:19)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 1f4d18181c484e09104a59444a1949194a191a1917)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1307          1523363779933 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363779934 2018.04.10 15:36:19)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code eab8edb9eebdbbfce1ebacb1bfefbcedeeece8ecbc)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363779937 2018.04.10 15:36:19)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code eab9bfb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 2036          1523363781948 Beh
(_unit VHDL(dpath 0 8(beh 0 21))
	(_version vde)
	(_time 1523363781949 2018.04.10 15:36:21)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code ca99cc9e9b9d9fddcd99d2909fcdcacccbcdceccc2)
	(_ent
		(_time 1523286810959)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in)(_event))))
		(_port(_int OT -2 0 12(_ent(_in))))
		(_port(_int OP1 -3 0 14(_ent(_in))))
		(_port(_int RES -3 0 15(_ent(_out))))
		(_port(_int ZF -1 0 17(_ent(_out))))
		(_sig(_int ACCUM -3 0 22(_arch(_uni))))
		(_sig(_int res_add -3 0 23(_arch(_uni))))
		(_sig(_int res_sub -3 0 24(_arch(_uni))))
		(_sig(_int res_shift -3 0 25(_arch(_uni))))
		(_sig(_int t_zf -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(6))(_sens(5)(2))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(REGA(_arch 2 0 31(_prcs(_trgt(5))(_sens(6)(7)(8)(0)(1)(2)))))
			(FLAGS(_arch 3 0 44(_prcs(_simple)(_trgt(9))(_sens(5)))))
			(GRAY(_arch 4 0 53(_prcs(_simple)(_trgt(8(15))(8))(_sens(5)))))
			(line__61(_arch 5 0 61(_assignment(_alias((RES)(ACCUM)))(_trgt(3))(_sens(5)))))
			(line__62(_arch 6 0 62(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext accum.OneHotAccum.LOAD(1 LOAD)))
		(_var(_ext accum.OneHotAccum.ADD(1 ADD)))
		(_var(_ext accum.OneHotAccum.SUBT(1 SUBT)))
		(_var(_ext accum.OneHotAccum.SHIFT(1 SHIFT)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))(8(8))(8(9))(8(10))(8(11))(8(12))(8(13))(8(14))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 7 -1)
)
V 000044 55 3738          1523363860870 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523363860871 2018.04.10 15:37:40)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 14134513454345021b41524f41124212411211121c)
	(_ent
		(_time 1523286810981)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 37(_ent (_in))))
				(_port(_int OP1 -4 0 39(_ent (_in))))
				(_port(_int RES -4 0 40(_ent (_out))))
				(_port(_int ZF -1 0 42(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 48(_ent (_in))))
				(_port(_int Stop -1 0 49(_ent (_out))))
				(_port(_int ROM_re -1 0 52(_ent (_out))))
				(_port(_int ROM_addr -2 0 53(_ent (_out))))
				(_port(_int ROM_dout -3 0 54(_ent (_in))))
				(_port(_int RAM_rw -1 0 57(_ent (_out))))
				(_port(_int RAM_addr -2 0 58(_ent (_out))))
				(_port(_int RAM_din -4 0 59(_ent (_out))))
				(_port(_int RAM_dout -4 0 60(_ent (_in))))
				(_port(_int DP_op1 -4 0 63(_ent (_out))))
				(_port(_int DP_ot -5 0 64(_ent (_out))))
				(_port(_int DP_en -1 0 65(_ent (_out))))
				(_port(_int DP_res -4 0 66(_ent (_in))))
				(_port(_int DP_zf -1 0 67(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 84(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 92(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 98(_comp DPATH)
		(_port
			((EN)(dp_en))
			((OT)(dp_ot))
			((OP1)(dp_op1))
			((RES)(dp_res))
			((ZF)(dp_zf))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 106(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op1)(dp_op1))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 71(_arch(_uni))))
		(_sig(_int rom_addr -2 0 72(_arch(_uni))))
		(_sig(_int rom_dout -3 0 73(_arch(_uni))))
		(_sig(_int ram_rw -1 0 74(_arch(_uni))))
		(_sig(_int ram_addr -2 0 75(_arch(_uni))))
		(_sig(_int ram_din -4 0 76(_arch(_uni))))
		(_sig(_int ram_dout -4 0 77(_arch(_uni))))
		(_sig(_int dp_op1 -4 0 78(_arch(_uni))))
		(_sig(_int dp_ot -5 0 79(_arch(_uni))))
		(_sig(_int dp_en -1 0 80(_arch(_uni))))
		(_sig(_int dp_res -4 0 81(_arch(_uni))))
		(_sig(_int dp_zf -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.command(1 command)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extaccum.OneHotAccum.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000056 55 1307          1523363861089 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1523363861090 2018.04.10 15:37:41)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code efe8bebcecb8bef9e4eea9b4baeab9e8ebe9ede9b9)
	(_ent
		(_time 1523298893449)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int Start -1 0 16(_ent (_in))))
				(_port(_int Stop -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int RST -1 0 22(_arch(_uni))))
		(_sig(_int Start -1 0 23(_arch(_uni))))
		(_sig(_int Stop -1 0 25(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 46(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 396 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 58 (onehot_tb))
	(_version vde)
	(_time 1523363861093 2018.04.10 15:37:41)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code efe9ecbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 2211          1523363863604 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523363863605 2018.04.10 15:37:43)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code c2c69796c29597d492c0869991c4c3c496c496c5c0)
	(_ent
		(_time 1523286810965)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(6)(0)(1)(2))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(5)(2))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(5)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extaccum.OneHotAccum.mem_addr(1 mem_addr)))
		(_type(_ext ~extaccum.OneHotAccum.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotAccum))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
