Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 28 07:24:04 2024
| Host         : LAPTOP-5TUUQI4T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoded_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 4.162ns (66.519%)  route 2.095ns (33.481%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE                         0.000     0.000 r  encoded_reg[1]/C
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  encoded_reg[1]/Q
                         net (fo=1, routed)           2.095     2.514    encoded_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         3.743     6.258 r  encoded_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.258    encoded[1]
    V1                                                                r  encoded[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 4.027ns (65.839%)  route 2.089ns (34.161%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE                         0.000     0.000 r  encoded_reg[0]/C
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoded_reg[0]/Q
                         net (fo=1, routed)           2.089     2.545    encoded_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.571     6.116 r  encoded_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.116    encoded[0]
    U3                                                                r  encoded[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 4.018ns (66.190%)  route 2.052ns (33.810%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE                         0.000     0.000 r  encoded_reg[4]/C
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoded_reg[4]/Q
                         net (fo=1, routed)           2.052     2.508    encoded_OBUF[4]
    U1                   OBUF (Prop_obuf_I_O)         3.562     6.070 r  encoded_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.070    encoded[4]
    U1                                                                r  encoded[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 4.124ns (71.080%)  route 1.678ns (28.920%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDCE                         0.000     0.000 r  encoded_reg[5]/C
    SLICE_X89Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  encoded_reg[5]/Q
                         net (fo=1, routed)           1.678     2.097    encoded_OBUF[5]
    R2                   OBUF (Prop_obuf_I_O)         3.705     5.802 r  encoded_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.802    encoded[5]
    R2                                                                r  encoded[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.987ns (69.955%)  route 1.712ns (30.045%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDCE                         0.000     0.000 r  encoded_reg[2]/C
    SLICE_X89Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoded_reg[2]/Q
                         net (fo=1, routed)           1.712     2.168    encoded_OBUF[2]
    R1                   OBUF (Prop_obuf_I_O)         3.531     5.699 r  encoded_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.699    encoded[2]
    R1                                                                r  encoded[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.988ns (70.515%)  route 1.668ns (29.485%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE                         0.000     0.000 r  encoded_reg[3]/C
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoded_reg[3]/Q
                         net (fo=1, routed)           1.668     2.124    encoded_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         3.532     5.656 r  encoded_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.656    encoded[3]
    P5                                                                r  encoded[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 3.989ns (72.336%)  route 1.526ns (27.664%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDCE                         0.000     0.000 r  encoded_reg[6]/C
    SLICE_X89Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoded_reg[6]/Q
                         net (fo=1, routed)           1.526     1.982    encoded_OBUF[6]
    P2                   OBUF (Prop_obuf_I_O)         3.533     5.515 r  encoded_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.515    encoded[6]
    P2                                                                r  encoded[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoded_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.277ns  (logic 1.513ns (46.181%)  route 1.764ns (53.819%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  reset_IBUF_inst/O
                         net (fo=7, routed)           1.764     3.277    reset_IBUF
    SLICE_X89Y75         FDCE                                         f  encoded_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[0]
                            (input port)
  Destination:            encoded_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.207ns  (logic 1.629ns (50.796%)  route 1.578ns (49.204%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  message[0] (IN)
                         net (fo=0)                   0.000     0.000    message[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  message_IBUF[0]_inst/O
                         net (fo=3, routed)           1.578     3.055    message_IBUF[0]
    SLICE_X89Y72         LUT3 (Prop_lut3_I0_O)        0.152     3.207 r  encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     3.207    encoded[1]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[0]
                            (input port)
  Destination:            encoded_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.179ns  (logic 1.601ns (50.362%)  route 1.578ns (49.638%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  message[0] (IN)
                         net (fo=0)                   0.000     0.000    message[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  message_IBUF[0]_inst/O
                         net (fo=3, routed)           1.578     3.055    message_IBUF[0]
    SLICE_X89Y72         LUT3 (Prop_lut3_I0_O)        0.124     3.179 r  encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     3.179    encoded[0]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 message[2]
                            (input port)
  Destination:            encoded_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.285ns (43.973%)  route 0.363ns (56.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  message[2] (IN)
                         net (fo=0)                   0.000     0.000    message[2]
    P3                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  message_IBUF[2]_inst/O
                         net (fo=3, routed)           0.363     0.602    message_IBUF[2]
    SLICE_X89Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.647 r  encoded[2]_i_1/O
                         net (fo=1, routed)           0.000     0.647    a00
    SLICE_X89Y70         FDCE                                         r  encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[2]
                            (input port)
  Destination:            encoded_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.240ns (36.136%)  route 0.424ns (63.864%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  message[2] (IN)
                         net (fo=0)                   0.000     0.000    message[2]
    P3                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  message_IBUF[2]_inst/O
                         net (fo=3, routed)           0.424     0.663    message_IBUF[2]
    SLICE_X89Y70         FDCE                                         r  encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[3]
                            (input port)
  Destination:            encoded_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.287ns (42.588%)  route 0.386ns (57.412%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  message[3] (IN)
                         net (fo=0)                   0.000     0.000    message[3]
    P4                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  message_IBUF[3]_inst/O
                         net (fo=4, routed)           0.386     0.628    message_IBUF[3]
    SLICE_X89Y72         LUT3 (Prop_lut3_I1_O)        0.045     0.673 r  encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     0.673    encoded[0]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[3]
                            (input port)
  Destination:            encoded_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.288ns (42.673%)  route 0.386ns (57.327%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  message[3] (IN)
                         net (fo=0)                   0.000     0.000    message[3]
    P4                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  message_IBUF[3]_inst/O
                         net (fo=4, routed)           0.386     0.628    message_IBUF[3]
    SLICE_X89Y72         LUT3 (Prop_lut3_I1_O)        0.046     0.674 r  encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     0.674    encoded[1]_i_1_n_0
    SLICE_X89Y72         FDCE                                         r  encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[3]
                            (input port)
  Destination:            encoded_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.242ns (35.434%)  route 0.440ns (64.566%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  message[3] (IN)
                         net (fo=0)                   0.000     0.000    message[3]
    P4                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  message_IBUF[3]_inst/O
                         net (fo=4, routed)           0.440     0.682    message_IBUF[3]
    SLICE_X89Y70         FDCE                                         r  encoded_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[0]
                            (input port)
  Destination:            encoded_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.245ns (33.097%)  route 0.495ns (66.903%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  message[0] (IN)
                         net (fo=0)                   0.000     0.000    message[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  message_IBUF[0]_inst/O
                         net (fo=3, routed)           0.495     0.741    message_IBUF[0]
    SLICE_X89Y72         FDCE                                         r  encoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message[1]
                            (input port)
  Destination:            encoded_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.264ns (35.562%)  route 0.478ns (64.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  message[1] (IN)
                         net (fo=0)                   0.000     0.000    message[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  message_IBUF[1]_inst/O
                         net (fo=3, routed)           0.478     0.741    message_IBUF[1]
    SLICE_X89Y75         FDCE                                         r  encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoded_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.281ns (35.091%)  route 0.520ns (64.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.520     0.801    reset_IBUF
    SLICE_X89Y70         FDCE                                         f  encoded_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoded_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.281ns (35.091%)  route 0.520ns (64.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.520     0.801    reset_IBUF
    SLICE_X89Y70         FDCE                                         f  encoded_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encoded_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.281ns (35.091%)  route 0.520ns (64.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_IBUF_inst/O
                         net (fo=7, routed)           0.520     0.801    reset_IBUF
    SLICE_X89Y70         FDCE                                         f  encoded_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





