{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_22_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/DSP_Designs/complex_multiplier/results_dir/.././rtl/complex_multiplier.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "addcommon",
                  "range": {
                      "lsb": 0,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "addi",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ai_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ai_dd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ai_ddd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ai_dddd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ar_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ar_dd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ar_ddd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ar_dddd",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bi_d",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bi_dd",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bi_ddd",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br_d",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br_dd",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br_ddd",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "common",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "commonr1",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "commonr2",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mult0",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "multi",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "multr",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pi_int",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pr_int",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 4,
          "parameters": [
              {
                  "name": "A_WIDTH",
                  "value": 0 
              },
              {
                  "name": "B_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ar",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ai",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "br",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "bi",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "pr",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "pi",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "complex_multiplier"
      }
  ],
  "modules": null
}
