{
  "module_name": "tpc3_cfg_regs.h",
  "hash_id": "5a80f521e6f349b0c466026f6e567dbffd5f0947d789f53e5b4404be880df415",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc3_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC3_CFG_REGS_H_\n#define ASIC_REG_TPC3_CFG_REGS_H_\n\n \n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xEC6400\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xEC6404\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xEC6408\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xEC640C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xEC6410\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xEC6414\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xEC6418\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xEC641C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xEC6420\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xEC6424\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xEC6428\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xEC642C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xEC6430\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xEC6434\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xEC6438\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xEC643C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xEC6440\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xEC6444\n\n#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xEC6448\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xEC644C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xEC6450\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xEC6454\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xEC6458\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xEC645C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xEC6460\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xEC6464\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xEC6468\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xEC646C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xEC6470\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xEC6474\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xEC6478\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xEC647C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xEC6480\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xEC6484\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xEC6488\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xEC648C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xEC6490\n\n#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xEC6494\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xEC6498\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xEC649C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xEC64A0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xEC64A4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xEC64A8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xEC64AC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xEC64B0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xEC64B4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xEC64B8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xEC64BC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xEC64C0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xEC64C4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xEC64C8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xEC64CC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xEC64D0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xEC64D4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xEC64D8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xEC64DC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xEC64E0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xEC64E4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xEC64E8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xEC64EC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xEC64F0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xEC64F4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xEC64F8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xEC64FC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xEC6500\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xEC6504\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xEC6508\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xEC650C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xEC6510\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xEC6514\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xEC6518\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xEC651C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xEC6520\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xEC6524\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xEC6528\n\n#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xEC652C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xEC6530\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xEC6534\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xEC6538\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xEC653C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xEC6540\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xEC6544\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xEC6548\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xEC654C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xEC6550\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xEC6554\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xEC6558\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xEC655C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xEC6560\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xEC6564\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xEC6568\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xEC656C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xEC6570\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xEC6574\n\n#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xEC6578\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xEC657C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xEC6580\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xEC6584\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xEC6588\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xEC658C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xEC6590\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xEC6594\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xEC6598\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xEC659C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xEC65A0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xEC65A4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xEC65A8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xEC65AC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xEC65B0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xEC65B4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xEC65B8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xEC65BC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xEC65C0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xEC65C4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xEC65C8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xEC65CC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xEC65D0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xEC65D4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xEC65D8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xEC65DC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xEC65E0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xEC65E4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xEC65E8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xEC65EC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xEC65F0\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xEC65F4\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xEC65F8\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xEC65FC\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xEC6600\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xEC6604\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xEC6608\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xEC660C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xEC6610\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xEC6614\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xEC6618\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xEC661C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xEC6620\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xEC6624\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xEC6628\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xEC662C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xEC6630\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xEC6634\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xEC6638\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xEC663C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xEC6640\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xEC6644\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xEC6648\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xEC664C\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xEC6650\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xEC6654\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xEC6658\n\n#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xEC665C\n\n#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xEC6660\n\n#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xEC6664\n\n#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_0                             0xEC6668\n\n#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_0                             0xEC666C\n\n#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_1                             0xEC6670\n\n#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_1                             0xEC6674\n\n#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_2                             0xEC6678\n\n#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_2                             0xEC667C\n\n#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_3                             0xEC6680\n\n#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_3                             0xEC6684\n\n#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_4                             0xEC6688\n\n#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_4                             0xEC668C\n\n#define mmTPC3_CFG_KERNEL_SRF_0                                      0xEC6690\n\n#define mmTPC3_CFG_KERNEL_SRF_1                                      0xEC6694\n\n#define mmTPC3_CFG_KERNEL_SRF_2                                      0xEC6698\n\n#define mmTPC3_CFG_KERNEL_SRF_3                                      0xEC669C\n\n#define mmTPC3_CFG_KERNEL_SRF_4                                      0xEC66A0\n\n#define mmTPC3_CFG_KERNEL_SRF_5                                      0xEC66A4\n\n#define mmTPC3_CFG_KERNEL_SRF_6                                      0xEC66A8\n\n#define mmTPC3_CFG_KERNEL_SRF_7                                      0xEC66AC\n\n#define mmTPC3_CFG_KERNEL_SRF_8                                      0xEC66B0\n\n#define mmTPC3_CFG_KERNEL_SRF_9                                      0xEC66B4\n\n#define mmTPC3_CFG_KERNEL_SRF_10                                     0xEC66B8\n\n#define mmTPC3_CFG_KERNEL_SRF_11                                     0xEC66BC\n\n#define mmTPC3_CFG_KERNEL_SRF_12                                     0xEC66C0\n\n#define mmTPC3_CFG_KERNEL_SRF_13                                     0xEC66C4\n\n#define mmTPC3_CFG_KERNEL_SRF_14                                     0xEC66C8\n\n#define mmTPC3_CFG_KERNEL_SRF_15                                     0xEC66CC\n\n#define mmTPC3_CFG_KERNEL_SRF_16                                     0xEC66D0\n\n#define mmTPC3_CFG_KERNEL_SRF_17                                     0xEC66D4\n\n#define mmTPC3_CFG_KERNEL_SRF_18                                     0xEC66D8\n\n#define mmTPC3_CFG_KERNEL_SRF_19                                     0xEC66DC\n\n#define mmTPC3_CFG_KERNEL_SRF_20                                     0xEC66E0\n\n#define mmTPC3_CFG_KERNEL_SRF_21                                     0xEC66E4\n\n#define mmTPC3_CFG_KERNEL_SRF_22                                     0xEC66E8\n\n#define mmTPC3_CFG_KERNEL_SRF_23                                     0xEC66EC\n\n#define mmTPC3_CFG_KERNEL_SRF_24                                     0xEC66F0\n\n#define mmTPC3_CFG_KERNEL_SRF_25                                     0xEC66F4\n\n#define mmTPC3_CFG_KERNEL_SRF_26                                     0xEC66F8\n\n#define mmTPC3_CFG_KERNEL_SRF_27                                     0xEC66FC\n\n#define mmTPC3_CFG_KERNEL_SRF_28                                     0xEC6700\n\n#define mmTPC3_CFG_KERNEL_SRF_29                                     0xEC6704\n\n#define mmTPC3_CFG_KERNEL_SRF_30                                     0xEC6708\n\n#define mmTPC3_CFG_KERNEL_SRF_31                                     0xEC670C\n\n#define mmTPC3_CFG_KERNEL_KERNEL_CONFIG                              0xEC6710\n\n#define mmTPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xEC6714\n\n#define mmTPC3_CFG_RESERVED_DESC_END                                 0xEC6738\n\n#define mmTPC3_CFG_ROUND_CSR                                         0xEC67FC\n\n#define mmTPC3_CFG_TBUF_BASE_ADDR_LOW                                0xEC6800\n\n#define mmTPC3_CFG_TBUF_BASE_ADDR_HIGH                               0xEC6804\n\n#define mmTPC3_CFG_SEMAPHORE                                         0xEC6808\n\n#define mmTPC3_CFG_VFLAGS                                            0xEC680C\n\n#define mmTPC3_CFG_SFLAGS                                            0xEC6810\n\n#define mmTPC3_CFG_LFSR_POLYNOM                                      0xEC6818\n\n#define mmTPC3_CFG_STATUS                                            0xEC681C\n\n#define mmTPC3_CFG_CFG_BASE_ADDRESS_HIGH                             0xEC6820\n\n#define mmTPC3_CFG_CFG_SUBTRACT_VALUE                                0xEC6824\n\n#define mmTPC3_CFG_SM_BASE_ADDRESS_LOW                               0xEC6828\n\n#define mmTPC3_CFG_SM_BASE_ADDRESS_HIGH                              0xEC682C\n\n#define mmTPC3_CFG_TPC_CMD                                           0xEC6830\n\n#define mmTPC3_CFG_TPC_EXECUTE                                       0xEC6838\n\n#define mmTPC3_CFG_TPC_STALL                                         0xEC683C\n\n#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_LOW                          0xEC6840\n\n#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xEC6844\n\n#define mmTPC3_CFG_MSS_CONFIG                                        0xEC6854\n\n#define mmTPC3_CFG_TPC_INTR_CAUSE                                    0xEC6858\n\n#define mmTPC3_CFG_TPC_INTR_MASK                                     0xEC685C\n\n#define mmTPC3_CFG_TSB_CONFIG                                        0xEC6860\n\n#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xEC6A00\n\n#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xEC6A04\n\n#define mmTPC3_CFG_QM_TENSOR_0_PADDING_VALUE                         0xEC6A08\n\n#define mmTPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xEC6A0C\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xEC6A10\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xEC6A14\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xEC6A18\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xEC6A1C\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xEC6A20\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xEC6A24\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xEC6A28\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xEC6A2C\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xEC6A30\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xEC6A34\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xEC6A38\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xEC6A3C\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xEC6A40\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xEC6A44\n\n#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xEC6A48\n\n#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xEC6A4C\n\n#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xEC6A50\n\n#define mmTPC3_CFG_QM_TENSOR_1_PADDING_VALUE                         0xEC6A54\n\n#define mmTPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xEC6A58\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xEC6A5C\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xEC6A60\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xEC6A64\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xEC6A68\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xEC6A6C\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xEC6A70\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xEC6A74\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xEC6A78\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xEC6A7C\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xEC6A80\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xEC6A84\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xEC6A88\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xEC6A8C\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xEC6A90\n\n#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xEC6A94\n\n#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xEC6A98\n\n#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xEC6A9C\n\n#define mmTPC3_CFG_QM_TENSOR_2_PADDING_VALUE                         0xEC6AA0\n\n#define mmTPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xEC6AA4\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xEC6AA8\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xEC6AAC\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xEC6AB0\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xEC6AB4\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xEC6AB8\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xEC6ABC\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xEC6AC0\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xEC6AC4\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xEC6AC8\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xEC6ACC\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xEC6AD0\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xEC6AD4\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xEC6AD8\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xEC6ADC\n\n#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xEC6AE0\n\n#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xEC6AE4\n\n#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xEC6AE8\n\n#define mmTPC3_CFG_QM_TENSOR_3_PADDING_VALUE                         0xEC6AEC\n\n#define mmTPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xEC6AF0\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xEC6AF4\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xEC6AF8\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xEC6AFC\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xEC6B00\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xEC6B04\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xEC6B08\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xEC6B0C\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xEC6B10\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xEC6B14\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xEC6B18\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xEC6B1C\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xEC6B20\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xEC6B24\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xEC6B28\n\n#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xEC6B2C\n\n#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xEC6B30\n\n#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xEC6B34\n\n#define mmTPC3_CFG_QM_TENSOR_4_PADDING_VALUE                         0xEC6B38\n\n#define mmTPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xEC6B3C\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xEC6B40\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xEC6B44\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xEC6B48\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xEC6B4C\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xEC6B50\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xEC6B54\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xEC6B58\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xEC6B5C\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xEC6B60\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xEC6B64\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xEC6B68\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xEC6B6C\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xEC6B70\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xEC6B74\n\n#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xEC6B78\n\n#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xEC6B7C\n\n#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xEC6B80\n\n#define mmTPC3_CFG_QM_TENSOR_5_PADDING_VALUE                         0xEC6B84\n\n#define mmTPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xEC6B88\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xEC6B8C\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xEC6B90\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xEC6B94\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xEC6B98\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xEC6B9C\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xEC6BA0\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xEC6BA4\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xEC6BA8\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xEC6BAC\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xEC6BB0\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xEC6BB4\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xEC6BB8\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xEC6BBC\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xEC6BC0\n\n#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xEC6BC4\n\n#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xEC6BC8\n\n#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xEC6BCC\n\n#define mmTPC3_CFG_QM_TENSOR_6_PADDING_VALUE                         0xEC6BD0\n\n#define mmTPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xEC6BD4\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xEC6BD8\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xEC6BDC\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xEC6BE0\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xEC6BE4\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xEC6BE8\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xEC6BEC\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xEC6BF0\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xEC6BF4\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xEC6BF8\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xEC6BFC\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xEC6C00\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xEC6C04\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xEC6C08\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xEC6C0C\n\n#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xEC6C10\n\n#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xEC6C14\n\n#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xEC6C18\n\n#define mmTPC3_CFG_QM_TENSOR_7_PADDING_VALUE                         0xEC6C1C\n\n#define mmTPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xEC6C20\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xEC6C24\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xEC6C28\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xEC6C2C\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xEC6C30\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xEC6C34\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xEC6C38\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xEC6C3C\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xEC6C40\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xEC6C44\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xEC6C48\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xEC6C4C\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xEC6C50\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xEC6C54\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xEC6C58\n\n#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xEC6C5C\n\n#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xEC6C60\n\n#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xEC6C64\n\n#define mmTPC3_CFG_QM_TID_BASE_DIM_0                                 0xEC6C68\n\n#define mmTPC3_CFG_QM_TID_SIZE_DIM_0                                 0xEC6C6C\n\n#define mmTPC3_CFG_QM_TID_BASE_DIM_1                                 0xEC6C70\n\n#define mmTPC3_CFG_QM_TID_SIZE_DIM_1                                 0xEC6C74\n\n#define mmTPC3_CFG_QM_TID_BASE_DIM_2                                 0xEC6C78\n\n#define mmTPC3_CFG_QM_TID_SIZE_DIM_2                                 0xEC6C7C\n\n#define mmTPC3_CFG_QM_TID_BASE_DIM_3                                 0xEC6C80\n\n#define mmTPC3_CFG_QM_TID_SIZE_DIM_3                                 0xEC6C84\n\n#define mmTPC3_CFG_QM_TID_BASE_DIM_4                                 0xEC6C88\n\n#define mmTPC3_CFG_QM_TID_SIZE_DIM_4                                 0xEC6C8C\n\n#define mmTPC3_CFG_QM_SRF_0                                          0xEC6C90\n\n#define mmTPC3_CFG_QM_SRF_1                                          0xEC6C94\n\n#define mmTPC3_CFG_QM_SRF_2                                          0xEC6C98\n\n#define mmTPC3_CFG_QM_SRF_3                                          0xEC6C9C\n\n#define mmTPC3_CFG_QM_SRF_4                                          0xEC6CA0\n\n#define mmTPC3_CFG_QM_SRF_5                                          0xEC6CA4\n\n#define mmTPC3_CFG_QM_SRF_6                                          0xEC6CA8\n\n#define mmTPC3_CFG_QM_SRF_7                                          0xEC6CAC\n\n#define mmTPC3_CFG_QM_SRF_8                                          0xEC6CB0\n\n#define mmTPC3_CFG_QM_SRF_9                                          0xEC6CB4\n\n#define mmTPC3_CFG_QM_SRF_10                                         0xEC6CB8\n\n#define mmTPC3_CFG_QM_SRF_11                                         0xEC6CBC\n\n#define mmTPC3_CFG_QM_SRF_12                                         0xEC6CC0\n\n#define mmTPC3_CFG_QM_SRF_13                                         0xEC6CC4\n\n#define mmTPC3_CFG_QM_SRF_14                                         0xEC6CC8\n\n#define mmTPC3_CFG_QM_SRF_15                                         0xEC6CCC\n\n#define mmTPC3_CFG_QM_SRF_16                                         0xEC6CD0\n\n#define mmTPC3_CFG_QM_SRF_17                                         0xEC6CD4\n\n#define mmTPC3_CFG_QM_SRF_18                                         0xEC6CD8\n\n#define mmTPC3_CFG_QM_SRF_19                                         0xEC6CDC\n\n#define mmTPC3_CFG_QM_SRF_20                                         0xEC6CE0\n\n#define mmTPC3_CFG_QM_SRF_21                                         0xEC6CE4\n\n#define mmTPC3_CFG_QM_SRF_22                                         0xEC6CE8\n\n#define mmTPC3_CFG_QM_SRF_23                                         0xEC6CEC\n\n#define mmTPC3_CFG_QM_SRF_24                                         0xEC6CF0\n\n#define mmTPC3_CFG_QM_SRF_25                                         0xEC6CF4\n\n#define mmTPC3_CFG_QM_SRF_26                                         0xEC6CF8\n\n#define mmTPC3_CFG_QM_SRF_27                                         0xEC6CFC\n\n#define mmTPC3_CFG_QM_SRF_28                                         0xEC6D00\n\n#define mmTPC3_CFG_QM_SRF_29                                         0xEC6D04\n\n#define mmTPC3_CFG_QM_SRF_30                                         0xEC6D08\n\n#define mmTPC3_CFG_QM_SRF_31                                         0xEC6D0C\n\n#define mmTPC3_CFG_QM_KERNEL_CONFIG                                  0xEC6D10\n\n#define mmTPC3_CFG_QM_SYNC_OBJECT_MESSAGE                            0xEC6D14\n\n#define mmTPC3_CFG_ARUSER                                            0xEC6D18\n\n#define mmTPC3_CFG_AWUSER                                            0xEC6D1C\n\n#define mmTPC3_CFG_FUNC_MBIST_CNTRL                                  0xEC6E00\n\n#define mmTPC3_CFG_FUNC_MBIST_PAT                                    0xEC6E04\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_0                                  0xEC6E08\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_1                                  0xEC6E0C\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_2                                  0xEC6E10\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_3                                  0xEC6E14\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_4                                  0xEC6E18\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_5                                  0xEC6E1C\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_6                                  0xEC6E20\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_7                                  0xEC6E24\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_8                                  0xEC6E28\n\n#define mmTPC3_CFG_FUNC_MBIST_MEM_9                                  0xEC6E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}