{"top":"global.resnet_output_stationary_i8",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},{
              "type":["Record",[
                ["en","BitIn"],
                ["reset","BitIn"],
                ["out",["Array",32,"Bit"]],
                ["overflow","Bit"]
              ]],
              "instances":{
                "add":{
                  "genref":"coreir.add",
                  "genargs":{"width":["Int",32]}
                },
                "and$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "and$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
                },
                "count$c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "count$clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
                },
                "inc":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000001"]}
                },
                "max":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
                },
                "resetOr$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "resetOr$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
                },
                "ult":{
                  "genref":"coreir.ult",
                  "genargs":{"width":["Int",32]}
                }
              },
              "connections":[
                ["count$reg0.out","add.in0"],
                ["inc.out","add.in1"],
                ["count$enMux.in1","add.out"],
                ["ult.in1","add.out"],
                ["and$lut$lut.bit.in.2","and$c0.out"],
                ["ult.out","and$lut$lut.bit.in.0"],
                ["self.en","and$lut$lut.bit.in.1"],
                ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
                ["self.overflow","and$lut$lut.bit.out"],
                ["count$clrMux.in1","count$c0.out"],
                ["count$enMux.out","count$clrMux.in0"],
                ["count$reg0.in","count$clrMux.out"],
                ["resetOr$lut$lut.bit.out","count$clrMux.sel"],
                ["count$reg0.out","count$enMux.in0"],
                ["self.en","count$enMux.sel"],
                ["self.out","count$reg0.out"],
                ["ult.in0","max.out"],
                ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
                ["self.reset","resetOr$lut$lut.bit.in.1"]
              ]
            }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",32,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U104":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_2_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "coeff_3_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000032c"]}
          },
          "coeff_4_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_5_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "coeff_6_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U106.out","add_all__U120.in0"],
          ["mul_d1__U108.out","add_all__U120.in1"],
          ["add_all__U121.in0","add_all__U120.out"],
          ["mul_d2__U110.out","add_all__U121.in1"],
          ["add_all__U122.in0","add_all__U121.out"],
          ["mul_d3__U112.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d4__U114.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["mul_d5__U116.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["mul_d6__U118.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["const_term_U119.out","add_all__U126.in1"],
          ["self.out","add_all__U126.out"],
          ["mul_d0__U106.in0","coeff_0_U105.out"],
          ["mul_d1__U108.in0","coeff_1_U107.out"],
          ["mul_d2__U110.in0","coeff_2_U109.out"],
          ["mul_d3__U112.in0","coeff_3_U111.out"],
          ["mul_d4__U114.in0","coeff_4_U113.out"],
          ["mul_d5__U116.in0","coeff_5_U115.out"],
          ["mul_d6__U118.in0","coeff_6_U117.out"],
          ["self.d.0","mul_d0__U106.in1"],
          ["self.d.1","mul_d1__U108.in1"],
          ["self.d.2","mul_d2__U110.in1"],
          ["self.d.3","mul_d3__U112.in1"],
          ["self.d.4","mul_d4__U114.in1"],
          ["self.d.5","mul_d5__U116.in1"],
          ["self.d.6","mul_d6__U118.in1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001d0"]}
          },
          "coeff_2_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_3_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U20.out","add_all__U28.in0"],
          ["mul_d1__U22.out","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["mul_d2__U24.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["mul_d3__U26.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["const_term_U27.out","add_all__U31.in1"],
          ["self.out","add_all__U31.out"],
          ["mul_d0__U20.in0","coeff_0_U19.out"],
          ["mul_d1__U22.in0","coeff_1_U21.out"],
          ["mul_d2__U24.in0","coeff_2_U23.out"],
          ["mul_d3__U26.in0","coeff_3_U25.out"],
          ["self.d.0","mul_d0__U20.in1"],
          ["self.d.1","mul_d1__U22.in1"],
          ["self.d.2","mul_d2__U24.in1"],
          ["self.d.3","mul_d3__U26.in1"]
        ]
      },
      "aff__U259":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000180"]}
          },
          "coeff_2_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_3_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_4_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U261.out","add_all__U271.in0"],
          ["mul_d1__U263.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["mul_d2__U265.out","add_all__U272.in1"],
          ["add_all__U273.in0","add_all__U272.out"],
          ["mul_d3__U267.out","add_all__U273.in1"],
          ["add_all__U274.in0","add_all__U273.out"],
          ["mul_d4__U269.out","add_all__U274.in1"],
          ["add_all__U275.in0","add_all__U274.out"],
          ["const_term_U270.out","add_all__U275.in1"],
          ["self.out","add_all__U275.out"],
          ["mul_d0__U261.in0","coeff_0_U260.out"],
          ["mul_d1__U263.in0","coeff_1_U262.out"],
          ["mul_d2__U265.in0","coeff_2_U264.out"],
          ["mul_d3__U267.in0","coeff_3_U266.out"],
          ["mul_d4__U269.in0","coeff_4_U268.out"],
          ["self.d.0","mul_d0__U261.in1"],
          ["self.d.1","mul_d1__U263.in1"],
          ["self.d.2","mul_d2__U265.in1"],
          ["self.d.3","mul_d3__U267.in1"],
          ["self.d.4","mul_d4__U269.in1"]
        ]
      },
      "aff__U289":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_3_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_4_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "const_term_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U291.out","add_all__U301.in0"],
          ["mul_d1__U293.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["mul_d2__U295.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d3__U297.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["mul_d4__U299.out","add_all__U304.in1"],
          ["add_all__U305.in0","add_all__U304.out"],
          ["const_term_U300.out","add_all__U305.in1"],
          ["self.out","add_all__U305.out"],
          ["mul_d0__U291.in0","coeff_0_U290.out"],
          ["mul_d1__U293.in0","coeff_1_U292.out"],
          ["mul_d2__U295.in0","coeff_2_U294.out"],
          ["mul_d3__U297.in0","coeff_3_U296.out"],
          ["mul_d4__U299.in0","coeff_4_U298.out"],
          ["self.d.0","mul_d0__U291.in1"],
          ["self.d.1","mul_d1__U293.in1"],
          ["self.d.2","mul_d2__U295.in1"],
          ["self.d.3","mul_d3__U297.in1"],
          ["self.d.4","mul_d4__U299.in1"]
        ]
      },
      "aff__U308":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "coeff_2_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "coeff_4_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "coeff_5_U319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_6_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_7_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006edf"]}
          },
          "mul_d0__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U310.out","add_all__U326.in0"],
          ["mul_d1__U312.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["mul_d2__U314.out","add_all__U327.in1"],
          ["add_all__U328.in0","add_all__U327.out"],
          ["mul_d3__U316.out","add_all__U328.in1"],
          ["add_all__U329.in0","add_all__U328.out"],
          ["mul_d4__U318.out","add_all__U329.in1"],
          ["add_all__U330.in0","add_all__U329.out"],
          ["mul_d5__U320.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d6__U322.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["mul_d7__U324.out","add_all__U332.in1"],
          ["add_all__U333.in0","add_all__U332.out"],
          ["const_term_U325.out","add_all__U333.in1"],
          ["self.out","add_all__U333.out"],
          ["mul_d0__U310.in0","coeff_0_U309.out"],
          ["mul_d1__U312.in0","coeff_1_U311.out"],
          ["mul_d2__U314.in0","coeff_2_U313.out"],
          ["mul_d3__U316.in0","coeff_3_U315.out"],
          ["mul_d4__U318.in0","coeff_4_U317.out"],
          ["mul_d5__U320.in0","coeff_5_U319.out"],
          ["mul_d6__U322.in0","coeff_6_U321.out"],
          ["mul_d7__U324.in0","coeff_7_U323.out"],
          ["self.d.0","mul_d0__U310.in1"],
          ["self.d.1","mul_d1__U312.in1"],
          ["self.d.2","mul_d2__U314.in1"],
          ["self.d.3","mul_d3__U316.in1"],
          ["self.d.4","mul_d4__U318.in1"],
          ["self.d.5","mul_d5__U320.in1"],
          ["self.d.6","mul_d6__U322.in1"],
          ["self.d.7","mul_d7__U324.in1"]
        ]
      },
      "aff__U365":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "coeff_2_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_3_U372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_4_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_5_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_6_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_7_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "const_term_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U367.out","add_all__U383.in0"],
          ["mul_d1__U369.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d2__U371.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["mul_d3__U373.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["mul_d4__U375.out","add_all__U386.in1"],
          ["add_all__U387.in0","add_all__U386.out"],
          ["mul_d5__U377.out","add_all__U387.in1"],
          ["add_all__U388.in0","add_all__U387.out"],
          ["mul_d6__U379.out","add_all__U388.in1"],
          ["add_all__U389.in0","add_all__U388.out"],
          ["mul_d7__U381.out","add_all__U389.in1"],
          ["add_all__U390.in0","add_all__U389.out"],
          ["const_term_U382.out","add_all__U390.in1"],
          ["self.out","add_all__U390.out"],
          ["mul_d0__U367.in0","coeff_0_U366.out"],
          ["mul_d1__U369.in0","coeff_1_U368.out"],
          ["mul_d2__U371.in0","coeff_2_U370.out"],
          ["mul_d3__U373.in0","coeff_3_U372.out"],
          ["mul_d4__U375.in0","coeff_4_U374.out"],
          ["mul_d5__U377.in0","coeff_5_U376.out"],
          ["mul_d6__U379.in0","coeff_6_U378.out"],
          ["mul_d7__U381.in0","coeff_7_U380.out"],
          ["self.d.0","mul_d0__U367.in1"],
          ["self.d.1","mul_d1__U369.in1"],
          ["self.d.2","mul_d2__U371.in1"],
          ["self.d.3","mul_d3__U373.in1"],
          ["self.d.4","mul_d4__U375.in1"],
          ["self.d.5","mul_d5__U377.in1"],
          ["self.d.6","mul_d6__U379.in1"],
          ["self.d.7","mul_d7__U381.in1"]
        ]
      },
      "aff__U41":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "coeff_3_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "const_term_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U47":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U43.out","add_all__U51.in0"],
          ["mul_d1__U45.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d2__U47.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["mul_d3__U49.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["const_term_U50.out","add_all__U54.in1"],
          ["self.out","add_all__U54.out"],
          ["mul_d0__U43.in0","coeff_0_U42.out"],
          ["mul_d1__U45.in0","coeff_1_U44.out"],
          ["mul_d2__U47.in0","coeff_2_U46.out"],
          ["mul_d3__U49.in0","coeff_3_U48.out"],
          ["self.d.0","mul_d0__U43.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U47.in1"],
          ["self.d.3","mul_d3__U49.in1"]
        ]
      },
      "aff__U411":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "coeff_2_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "coeff_4_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "coeff_5_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_6_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007900"]}
          },
          "mul_d0__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U413.out","add_all__U427.in0"],
          ["mul_d1__U415.out","add_all__U427.in1"],
          ["add_all__U428.in0","add_all__U427.out"],
          ["mul_d2__U417.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["mul_d3__U419.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["mul_d4__U421.out","add_all__U430.in1"],
          ["add_all__U431.in0","add_all__U430.out"],
          ["mul_d5__U423.out","add_all__U431.in1"],
          ["add_all__U432.in0","add_all__U431.out"],
          ["mul_d6__U425.out","add_all__U432.in1"],
          ["add_all__U433.in0","add_all__U432.out"],
          ["const_term_U426.out","add_all__U433.in1"],
          ["self.out","add_all__U433.out"],
          ["mul_d0__U413.in0","coeff_0_U412.out"],
          ["mul_d1__U415.in0","coeff_1_U414.out"],
          ["mul_d2__U417.in0","coeff_2_U416.out"],
          ["mul_d3__U419.in0","coeff_3_U418.out"],
          ["mul_d4__U421.in0","coeff_4_U420.out"],
          ["mul_d5__U423.in0","coeff_5_U422.out"],
          ["mul_d6__U425.in0","coeff_6_U424.out"],
          ["self.d.0","mul_d0__U413.in1"],
          ["self.d.1","mul_d1__U415.in1"],
          ["self.d.2","mul_d2__U417.in1"],
          ["self.d.3","mul_d3__U419.in1"],
          ["self.d.4","mul_d4__U421.in1"],
          ["self.d.5","mul_d5__U423.in1"],
          ["self.d.6","mul_d6__U425.in1"]
        ]
      },
      "aff__U458":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "coeff_2_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "coeff_3_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "coeff_4_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_5_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "coeff_6_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "const_term_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U460.out","add_all__U474.in0"],
          ["mul_d1__U462.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["mul_d2__U464.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["mul_d3__U466.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["mul_d4__U468.out","add_all__U477.in1"],
          ["add_all__U478.in0","add_all__U477.out"],
          ["mul_d5__U470.out","add_all__U478.in1"],
          ["add_all__U479.in0","add_all__U478.out"],
          ["mul_d6__U472.out","add_all__U479.in1"],
          ["add_all__U480.in0","add_all__U479.out"],
          ["const_term_U473.out","add_all__U480.in1"],
          ["self.out","add_all__U480.out"],
          ["mul_d0__U460.in0","coeff_0_U459.out"],
          ["mul_d1__U462.in0","coeff_1_U461.out"],
          ["mul_d2__U464.in0","coeff_2_U463.out"],
          ["mul_d3__U466.in0","coeff_3_U465.out"],
          ["mul_d4__U468.in0","coeff_4_U467.out"],
          ["mul_d5__U470.in0","coeff_5_U469.out"],
          ["mul_d6__U472.in0","coeff_6_U471.out"],
          ["self.d.0","mul_d0__U460.in1"],
          ["self.d.1","mul_d1__U462.in1"],
          ["self.d.2","mul_d2__U464.in1"],
          ["self.d.3","mul_d3__U466.in1"],
          ["self.d.4","mul_d4__U468.in1"],
          ["self.d.5","mul_d5__U470.in1"],
          ["self.d.6","mul_d6__U472.in1"]
        ]
      },
      "aff__U483":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "coeff_2_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "coeff_3_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000178ff"]}
          },
          "mul_d0__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U485.out","add_all__U493.in0"],
          ["mul_d1__U487.out","add_all__U493.in1"],
          ["add_all__U494.in0","add_all__U493.out"],
          ["mul_d2__U489.out","add_all__U494.in1"],
          ["add_all__U495.in0","add_all__U494.out"],
          ["mul_d3__U491.out","add_all__U495.in1"],
          ["add_all__U496.in0","add_all__U495.out"],
          ["const_term_U492.out","add_all__U496.in1"],
          ["self.out","add_all__U496.out"],
          ["mul_d0__U485.in0","coeff_0_U484.out"],
          ["mul_d1__U487.in0","coeff_1_U486.out"],
          ["mul_d2__U489.in0","coeff_2_U488.out"],
          ["mul_d3__U491.in0","coeff_3_U490.out"],
          ["self.d.0","mul_d0__U485.in1"],
          ["self.d.1","mul_d1__U487.in1"],
          ["self.d.2","mul_d2__U489.in1"],
          ["self.d.3","mul_d3__U491.in1"]
        ]
      },
      "aff__U506":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "coeff_2_U511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_3_U513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "const_term_U515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U508.out","add_all__U516.in0"],
          ["mul_d1__U510.out","add_all__U516.in1"],
          ["add_all__U517.in0","add_all__U516.out"],
          ["mul_d2__U512.out","add_all__U517.in1"],
          ["add_all__U518.in0","add_all__U517.out"],
          ["mul_d3__U514.out","add_all__U518.in1"],
          ["add_all__U519.in0","add_all__U518.out"],
          ["const_term_U515.out","add_all__U519.in1"],
          ["self.out","add_all__U519.out"],
          ["mul_d0__U508.in0","coeff_0_U507.out"],
          ["mul_d1__U510.in0","coeff_1_U509.out"],
          ["mul_d2__U512.in0","coeff_2_U511.out"],
          ["mul_d3__U514.in0","coeff_3_U513.out"],
          ["self.d.0","mul_d0__U508.in1"],
          ["self.d.1","mul_d1__U510.in1"],
          ["self.d.2","mul_d2__U512.in1"],
          ["self.d.3","mul_d3__U514.in1"]
        ]
      },
      "aff__U523":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "coeff_2_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "coeff_3_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017900"]}
          },
          "mul_d0__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U525.out","add_all__U533.in0"],
          ["mul_d1__U527.out","add_all__U533.in1"],
          ["add_all__U534.in0","add_all__U533.out"],
          ["mul_d2__U529.out","add_all__U534.in1"],
          ["add_all__U535.in0","add_all__U534.out"],
          ["mul_d3__U531.out","add_all__U535.in1"],
          ["add_all__U536.in0","add_all__U535.out"],
          ["const_term_U532.out","add_all__U536.in1"],
          ["self.out","add_all__U536.out"],
          ["mul_d0__U525.in0","coeff_0_U524.out"],
          ["mul_d1__U527.in0","coeff_1_U526.out"],
          ["mul_d2__U529.in0","coeff_2_U528.out"],
          ["mul_d3__U531.in0","coeff_3_U530.out"],
          ["self.d.0","mul_d0__U525.in1"],
          ["self.d.1","mul_d1__U527.in1"],
          ["self.d.2","mul_d2__U529.in1"],
          ["self.d.3","mul_d3__U531.in1"]
        ]
      },
      "aff__U57":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "coeff_2_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "coeff_4_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_5_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_6_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000691f"]}
          },
          "mul_d0__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U61":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U59.out","add_all__U73.in0"],
          ["mul_d1__U61.out","add_all__U73.in1"],
          ["add_all__U74.in0","add_all__U73.out"],
          ["mul_d2__U63.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["mul_d3__U65.out","add_all__U75.in1"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["mul_d4__U67.out","add_all__U76.in1"],
          ["add_all__U77.in0","add_all__U76.out"],
          ["mul_d5__U69.out","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["mul_d6__U71.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["const_term_U72.out","add_all__U79.in1"],
          ["self.out","add_all__U79.out"],
          ["mul_d0__U59.in0","coeff_0_U58.out"],
          ["mul_d1__U61.in0","coeff_1_U60.out"],
          ["mul_d2__U63.in0","coeff_2_U62.out"],
          ["mul_d3__U65.in0","coeff_3_U64.out"],
          ["mul_d4__U67.in0","coeff_4_U66.out"],
          ["mul_d5__U69.in0","coeff_5_U68.out"],
          ["mul_d6__U71.in0","coeff_6_U70.out"],
          ["self.d.0","mul_d0__U59.in1"],
          ["self.d.1","mul_d1__U61.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U65.in1"],
          ["self.d.4","mul_d4__U67.in1"],
          ["self.d.5","mul_d5__U69.in1"],
          ["self.d.6","mul_d6__U71.in1"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001d0"]}
          },
          "affine_func$coeff_2_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_3_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U34$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U34$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U35$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U35$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U36$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U36$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U37$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U37$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U38$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U38$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U39$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U39$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U32.out"],
          ["d_1_inc.in1","_U321.out"],
          ["d_2_inc.in1","_U322.out"],
          ["d_3_inc.in1","_U323.out"],
          ["cmp_time.in1","_U33.out"],
          ["affine_func$mul_d0__U20.out","affine_func$add_all__U28.in0"],
          ["affine_func$mul_d1__U22.out","affine_func$add_all__U28.in1"],
          ["affine_func$add_all__U29.in0","affine_func$add_all__U28.out"],
          ["affine_func$mul_d2__U24.out","affine_func$add_all__U29.in1"],
          ["affine_func$add_all__U30.in0","affine_func$add_all__U29.out"],
          ["affine_func$mul_d3__U26.out","affine_func$add_all__U30.in1"],
          ["affine_func$add_all__U31.in0","affine_func$add_all__U30.out"],
          ["affine_func$const_term_U27.out","affine_func$add_all__U31.in1"],
          ["time_diff.in0","affine_func$add_all__U31.out"],
          ["affine_func$mul_d0__U20.in0","affine_func$coeff_0_U19.out"],
          ["affine_func$mul_d1__U22.in0","affine_func$coeff_1_U21.out"],
          ["affine_func$mul_d2__U24.in0","affine_func$coeff_2_U23.out"],
          ["affine_func$mul_d3__U26.in0","affine_func$coeff_3_U25.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U20.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U22.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U24.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U26.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U34$lut$lut.bit.in.2","d_0_am__U34$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U34$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U34$lut$lut.bit.in.1"],
          ["d_0_am__U35$lut$lut.bit.in.0","d_0_am__U34$lut$lut.bit.out"],
          ["d_0_am__U35$lut$lut.bit.in.2","d_0_am__U35$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U35$lut$lut.bit.in.1"],
          ["d_0_am__U36$lut$lut.bit.in.0","d_0_am__U35$lut$lut.bit.out"],
          ["d_0_am__U36$lut$lut.bit.in.2","d_0_am__U36$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U36$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U36$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U37$lut$lut.bit.in.2","d_1_am__U37$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U37$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U37$lut$lut.bit.in.1"],
          ["d_1_am__U38$lut$lut.bit.in.0","d_1_am__U37$lut$lut.bit.out"],
          ["d_1_am__U38$lut$lut.bit.in.2","d_1_am__U38$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U38$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U38$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U39$lut$lut.bit.in.2","d_2_am__U39$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U39$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U39$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U39$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U258":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000180"]}
          },
          "affine_func$coeff_2_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$coeff_3_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_4_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U278$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U278$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U279$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U279$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U280$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U280$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U281$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U281$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U282$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U282$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U283$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U283$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U284$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U284$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U285$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U285$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U286$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U286$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U287$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U287$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U276.out"],
          ["d_1_inc.in1","_U2761.out"],
          ["d_2_inc.in1","_U2762.out"],
          ["d_3_inc.in1","_U2763.out"],
          ["d_4_inc.in1","_U2764.out"],
          ["cmp_time.in1","_U277.out"],
          ["affine_func$mul_d0__U261.out","affine_func$add_all__U271.in0"],
          ["affine_func$mul_d1__U263.out","affine_func$add_all__U271.in1"],
          ["affine_func$add_all__U272.in0","affine_func$add_all__U271.out"],
          ["affine_func$mul_d2__U265.out","affine_func$add_all__U272.in1"],
          ["affine_func$add_all__U273.in0","affine_func$add_all__U272.out"],
          ["affine_func$mul_d3__U267.out","affine_func$add_all__U273.in1"],
          ["affine_func$add_all__U274.in0","affine_func$add_all__U273.out"],
          ["affine_func$mul_d4__U269.out","affine_func$add_all__U274.in1"],
          ["affine_func$add_all__U275.in0","affine_func$add_all__U274.out"],
          ["affine_func$const_term_U270.out","affine_func$add_all__U275.in1"],
          ["time_diff.in0","affine_func$add_all__U275.out"],
          ["affine_func$mul_d0__U261.in0","affine_func$coeff_0_U260.out"],
          ["affine_func$mul_d1__U263.in0","affine_func$coeff_1_U262.out"],
          ["affine_func$mul_d2__U265.in0","affine_func$coeff_2_U264.out"],
          ["affine_func$mul_d3__U267.in0","affine_func$coeff_3_U266.out"],
          ["affine_func$mul_d4__U269.in0","affine_func$coeff_4_U268.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U261.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U263.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U265.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U267.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U269.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true6_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true5_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U278$lut$lut.bit.in.2","d_0_am__U278$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U278$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U278$lut$lut.bit.in.1"],
          ["d_0_am__U279$lut$lut.bit.in.0","d_0_am__U278$lut$lut.bit.out"],
          ["d_0_am__U279$lut$lut.bit.in.2","d_0_am__U279$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U279$lut$lut.bit.in.1"],
          ["d_0_am__U280$lut$lut.bit.in.0","d_0_am__U279$lut$lut.bit.out"],
          ["d_0_am__U280$lut$lut.bit.in.2","d_0_am__U280$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U280$lut$lut.bit.in.1"],
          ["d_0_am__U281$lut$lut.bit.in.0","d_0_am__U280$lut$lut.bit.out"],
          ["d_0_am__U281$lut$lut.bit.in.2","d_0_am__U281$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U281$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U281$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U282$lut$lut.bit.in.2","d_1_am__U282$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U282$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U282$lut$lut.bit.in.1"],
          ["d_1_am__U283$lut$lut.bit.in.0","d_1_am__U282$lut$lut.bit.out"],
          ["d_1_am__U283$lut$lut.bit.in.2","d_1_am__U283$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U283$lut$lut.bit.in.1"],
          ["d_1_am__U284$lut$lut.bit.in.0","d_1_am__U283$lut$lut.bit.out"],
          ["d_1_am__U284$lut$lut.bit.in.2","d_1_am__U284$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U284$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U284$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U285$lut$lut.bit.in.2","d_2_am__U285$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U285$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U285$lut$lut.bit.in.1"],
          ["d_2_am__U286$lut$lut.bit.in.0","d_2_am__U285$lut$lut.bit.out"],
          ["d_2_am__U286$lut$lut.bit.in.2","d_2_am__U286$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U286$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U286$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U287$lut$lut.bit.in.2","d_3_am__U287$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U287$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U287$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U287$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["true_lutcnst.bit.out","d_4_next_value.sel"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"]
        ]
      },
      "affine_controller__U307":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "affine_func$coeff_2_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "affine_func$coeff_3_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "affine_func$coeff_4_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "affine_func$coeff_5_U319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$coeff_6_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_7_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006edf"]}
          },
          "affine_func$mul_d0__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d7__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U336$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U336$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U337$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U337$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U338$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U338$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U339$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U339$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U340$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U340$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U341$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U341$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U342$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U342$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U343$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U343$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U344$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U344$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U345$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U345$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U346$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U346$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U347$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U347$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U348$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U348$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U349$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U349$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U350$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U350$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U351$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U351$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U352$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U352$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U353$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U353$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U354$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U354$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U355$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U355$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U356$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U356$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U357$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U357$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U358$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U358$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U359$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U359$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U360$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U360$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U361$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U361$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U362$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U362$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U363$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U363$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true9_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U334.out"],
          ["d_1_inc.in1","_U3341.out"],
          ["d_2_inc.in1","_U3342.out"],
          ["d_3_inc.in1","_U3343.out"],
          ["d_4_inc.in1","_U3344.out"],
          ["d_5_inc.in1","_U3345.out"],
          ["d_6_inc.in1","_U3346.out"],
          ["d_7_inc.in1","_U3347.out"],
          ["cmp_time.in1","_U335.out"],
          ["affine_func$mul_d0__U310.out","affine_func$add_all__U326.in0"],
          ["affine_func$mul_d1__U312.out","affine_func$add_all__U326.in1"],
          ["affine_func$add_all__U327.in0","affine_func$add_all__U326.out"],
          ["affine_func$mul_d2__U314.out","affine_func$add_all__U327.in1"],
          ["affine_func$add_all__U328.in0","affine_func$add_all__U327.out"],
          ["affine_func$mul_d3__U316.out","affine_func$add_all__U328.in1"],
          ["affine_func$add_all__U329.in0","affine_func$add_all__U328.out"],
          ["affine_func$mul_d4__U318.out","affine_func$add_all__U329.in1"],
          ["affine_func$add_all__U330.in0","affine_func$add_all__U329.out"],
          ["affine_func$mul_d5__U320.out","affine_func$add_all__U330.in1"],
          ["affine_func$add_all__U331.in0","affine_func$add_all__U330.out"],
          ["affine_func$mul_d6__U322.out","affine_func$add_all__U331.in1"],
          ["affine_func$add_all__U332.in0","affine_func$add_all__U331.out"],
          ["affine_func$mul_d7__U324.out","affine_func$add_all__U332.in1"],
          ["affine_func$add_all__U333.in0","affine_func$add_all__U332.out"],
          ["affine_func$const_term_U325.out","affine_func$add_all__U333.in1"],
          ["time_diff.in0","affine_func$add_all__U333.out"],
          ["affine_func$mul_d0__U310.in0","affine_func$coeff_0_U309.out"],
          ["affine_func$mul_d1__U312.in0","affine_func$coeff_1_U311.out"],
          ["affine_func$mul_d2__U314.in0","affine_func$coeff_2_U313.out"],
          ["affine_func$mul_d3__U316.in0","affine_func$coeff_3_U315.out"],
          ["affine_func$mul_d4__U318.in0","affine_func$coeff_4_U317.out"],
          ["affine_func$mul_d5__U320.in0","affine_func$coeff_5_U319.out"],
          ["affine_func$mul_d6__U322.in0","affine_func$coeff_6_U321.out"],
          ["affine_func$mul_d7__U324.in0","affine_func$coeff_7_U323.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U310.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U312.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U314.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U316.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U318.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U320.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U322.in1"],
          ["d_7_reg$reg0.out","affine_func$mul_d7__U324.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["d_7_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true9_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true8_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U336$lut$lut.bit.in.2","d_0_am__U336$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U336$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U336$lut$lut.bit.in.1"],
          ["d_0_am__U337$lut$lut.bit.in.0","d_0_am__U336$lut$lut.bit.out"],
          ["d_0_am__U337$lut$lut.bit.in.2","d_0_am__U337$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U337$lut$lut.bit.in.1"],
          ["d_0_am__U338$lut$lut.bit.in.0","d_0_am__U337$lut$lut.bit.out"],
          ["d_0_am__U338$lut$lut.bit.in.2","d_0_am__U338$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U338$lut$lut.bit.in.1"],
          ["d_0_am__U339$lut$lut.bit.in.0","d_0_am__U338$lut$lut.bit.out"],
          ["d_0_am__U339$lut$lut.bit.in.2","d_0_am__U339$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U339$lut$lut.bit.in.1"],
          ["d_0_am__U340$lut$lut.bit.in.0","d_0_am__U339$lut$lut.bit.out"],
          ["d_0_am__U340$lut$lut.bit.in.2","d_0_am__U340$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U340$lut$lut.bit.in.1"],
          ["d_0_am__U341$lut$lut.bit.in.0","d_0_am__U340$lut$lut.bit.out"],
          ["d_0_am__U341$lut$lut.bit.in.2","d_0_am__U341$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U341$lut$lut.bit.in.1"],
          ["d_0_am__U342$lut$lut.bit.in.0","d_0_am__U341$lut$lut.bit.out"],
          ["d_0_am__U342$lut$lut.bit.in.2","d_0_am__U342$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_0_am__U342$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U342$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U343$lut$lut.bit.in.2","d_1_am__U343$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U343$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U343$lut$lut.bit.in.1"],
          ["d_1_am__U344$lut$lut.bit.in.0","d_1_am__U343$lut$lut.bit.out"],
          ["d_1_am__U344$lut$lut.bit.in.2","d_1_am__U344$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U344$lut$lut.bit.in.1"],
          ["d_1_am__U345$lut$lut.bit.in.0","d_1_am__U344$lut$lut.bit.out"],
          ["d_1_am__U345$lut$lut.bit.in.2","d_1_am__U345$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U345$lut$lut.bit.in.1"],
          ["d_1_am__U346$lut$lut.bit.in.0","d_1_am__U345$lut$lut.bit.out"],
          ["d_1_am__U346$lut$lut.bit.in.2","d_1_am__U346$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U346$lut$lut.bit.in.1"],
          ["d_1_am__U347$lut$lut.bit.in.0","d_1_am__U346$lut$lut.bit.out"],
          ["d_1_am__U347$lut$lut.bit.in.2","d_1_am__U347$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U347$lut$lut.bit.in.1"],
          ["d_1_am__U348$lut$lut.bit.in.0","d_1_am__U347$lut$lut.bit.out"],
          ["d_1_am__U348$lut$lut.bit.in.2","d_1_am__U348$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_1_am__U348$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U348$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U349$lut$lut.bit.in.2","d_2_am__U349$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U349$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U349$lut$lut.bit.in.1"],
          ["d_2_am__U350$lut$lut.bit.in.0","d_2_am__U349$lut$lut.bit.out"],
          ["d_2_am__U350$lut$lut.bit.in.2","d_2_am__U350$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U350$lut$lut.bit.in.1"],
          ["d_2_am__U351$lut$lut.bit.in.0","d_2_am__U350$lut$lut.bit.out"],
          ["d_2_am__U351$lut$lut.bit.in.2","d_2_am__U351$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U351$lut$lut.bit.in.1"],
          ["d_2_am__U352$lut$lut.bit.in.0","d_2_am__U351$lut$lut.bit.out"],
          ["d_2_am__U352$lut$lut.bit.in.2","d_2_am__U352$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U352$lut$lut.bit.in.1"],
          ["d_2_am__U353$lut$lut.bit.in.0","d_2_am__U352$lut$lut.bit.out"],
          ["d_2_am__U353$lut$lut.bit.in.2","d_2_am__U353$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_2_am__U353$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U353$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U354$lut$lut.bit.in.2","d_3_am__U354$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U354$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U354$lut$lut.bit.in.1"],
          ["d_3_am__U355$lut$lut.bit.in.0","d_3_am__U354$lut$lut.bit.out"],
          ["d_3_am__U355$lut$lut.bit.in.2","d_3_am__U355$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U355$lut$lut.bit.in.1"],
          ["d_3_am__U356$lut$lut.bit.in.0","d_3_am__U355$lut$lut.bit.out"],
          ["d_3_am__U356$lut$lut.bit.in.2","d_3_am__U356$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U356$lut$lut.bit.in.1"],
          ["d_3_am__U357$lut$lut.bit.in.0","d_3_am__U356$lut$lut.bit.out"],
          ["d_3_am__U357$lut$lut.bit.in.2","d_3_am__U357$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_3_am__U357$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U357$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U358$lut$lut.bit.in.2","d_4_am__U358$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U358$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U358$lut$lut.bit.in.1"],
          ["d_4_am__U359$lut$lut.bit.in.0","d_4_am__U358$lut$lut.bit.out"],
          ["d_4_am__U359$lut$lut.bit.in.2","d_4_am__U359$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U359$lut$lut.bit.in.1"],
          ["d_4_am__U360$lut$lut.bit.in.0","d_4_am__U359$lut$lut.bit.out"],
          ["d_4_am__U360$lut$lut.bit.in.2","d_4_am__U360$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_4_am__U360$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U360$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U361$lut$lut.bit.in.2","d_5_am__U361$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U361$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U361$lut$lut.bit.in.1"],
          ["d_5_am__U362$lut$lut.bit.in.0","d_5_am__U361$lut$lut.bit.out"],
          ["d_5_am__U362$lut$lut.bit.in.2","d_5_am__U362$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_5_am__U362$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U362$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_am__U363$lut$lut.bit.in.2","d_6_am__U363$c0_lutcnst.bit.out"],
          ["true7_lutcnst.bit.out","d_6_am__U363$lut$lut.bit.in.0"],
          ["d_7_at_max.out","d_6_am__U363$lut$lut.bit.in.1"],
          ["d_6_next_value.sel","d_6_am__U363$lut$lut.bit.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"],
          ["d_7_reg$reg0.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg$reg0.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg$reg0.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg$enMux.in1","d_7_next_value.out"],
          ["true_lutcnst.bit.out","d_7_next_value.sel"],
          ["d_7_reg$clrMux.in1","d_7_reg$c0.out"],
          ["d_7_reg$enMux.out","d_7_reg$clrMux.in0"],
          ["d_7_reg$reg0.in","d_7_reg$clrMux.out"],
          ["self.rst_n","d_7_reg$clrMux.sel"],
          ["d_7_reg$reg0.out","d_7_reg$enMux.in0"],
          ["self.clk","d_7_reg$reg0.clk"],
          ["self.d.7","d_7_reg$reg0.out"]
        ]
      },
      "affine_controller__U410":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "affine_func$coeff_2_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "affine_func$coeff_3_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "affine_func$coeff_4_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "affine_func$coeff_5_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_6_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007900"]}
          },
          "affine_func$mul_d0__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U436$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U436$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U437$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U437$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U438$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U438$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U439$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U439$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U440$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U440$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U441$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U441$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U442$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U442$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U443$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U443$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U444$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U444$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U445$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U445$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U446$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U446$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U447$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U447$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U448$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U448$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U449$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U449$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U450$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U450$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U451$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U451$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U452$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U452$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U453$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U453$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U454$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U454$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U455$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U455$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U456$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U456$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U434.out"],
          ["d_1_inc.in1","_U4341.out"],
          ["d_2_inc.in1","_U4342.out"],
          ["d_3_inc.in1","_U4343.out"],
          ["d_4_inc.in1","_U4344.out"],
          ["d_5_inc.in1","_U4345.out"],
          ["d_6_inc.in1","_U4346.out"],
          ["cmp_time.in1","_U435.out"],
          ["affine_func$mul_d0__U413.out","affine_func$add_all__U427.in0"],
          ["affine_func$mul_d1__U415.out","affine_func$add_all__U427.in1"],
          ["affine_func$add_all__U428.in0","affine_func$add_all__U427.out"],
          ["affine_func$mul_d2__U417.out","affine_func$add_all__U428.in1"],
          ["affine_func$add_all__U429.in0","affine_func$add_all__U428.out"],
          ["affine_func$mul_d3__U419.out","affine_func$add_all__U429.in1"],
          ["affine_func$add_all__U430.in0","affine_func$add_all__U429.out"],
          ["affine_func$mul_d4__U421.out","affine_func$add_all__U430.in1"],
          ["affine_func$add_all__U431.in0","affine_func$add_all__U430.out"],
          ["affine_func$mul_d5__U423.out","affine_func$add_all__U431.in1"],
          ["affine_func$add_all__U432.in0","affine_func$add_all__U431.out"],
          ["affine_func$mul_d6__U425.out","affine_func$add_all__U432.in1"],
          ["affine_func$add_all__U433.in0","affine_func$add_all__U432.out"],
          ["affine_func$const_term_U426.out","affine_func$add_all__U433.in1"],
          ["time_diff.in0","affine_func$add_all__U433.out"],
          ["affine_func$mul_d0__U413.in0","affine_func$coeff_0_U412.out"],
          ["affine_func$mul_d1__U415.in0","affine_func$coeff_1_U414.out"],
          ["affine_func$mul_d2__U417.in0","affine_func$coeff_2_U416.out"],
          ["affine_func$mul_d3__U419.in0","affine_func$coeff_3_U418.out"],
          ["affine_func$mul_d4__U421.in0","affine_func$coeff_4_U420.out"],
          ["affine_func$mul_d5__U423.in0","affine_func$coeff_5_U422.out"],
          ["affine_func$mul_d6__U425.in0","affine_func$coeff_6_U424.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U413.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U415.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U417.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U419.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U421.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U423.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U425.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true8_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true7_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U436$lut$lut.bit.in.2","d_0_am__U436$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U436$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U436$lut$lut.bit.in.1"],
          ["d_0_am__U437$lut$lut.bit.in.0","d_0_am__U436$lut$lut.bit.out"],
          ["d_0_am__U437$lut$lut.bit.in.2","d_0_am__U437$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U437$lut$lut.bit.in.1"],
          ["d_0_am__U438$lut$lut.bit.in.0","d_0_am__U437$lut$lut.bit.out"],
          ["d_0_am__U438$lut$lut.bit.in.2","d_0_am__U438$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U438$lut$lut.bit.in.1"],
          ["d_0_am__U439$lut$lut.bit.in.0","d_0_am__U438$lut$lut.bit.out"],
          ["d_0_am__U439$lut$lut.bit.in.2","d_0_am__U439$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U439$lut$lut.bit.in.1"],
          ["d_0_am__U440$lut$lut.bit.in.0","d_0_am__U439$lut$lut.bit.out"],
          ["d_0_am__U440$lut$lut.bit.in.2","d_0_am__U440$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U440$lut$lut.bit.in.1"],
          ["d_0_am__U441$lut$lut.bit.in.0","d_0_am__U440$lut$lut.bit.out"],
          ["d_0_am__U441$lut$lut.bit.in.2","d_0_am__U441$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U441$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U441$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U442$lut$lut.bit.in.2","d_1_am__U442$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U442$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U442$lut$lut.bit.in.1"],
          ["d_1_am__U443$lut$lut.bit.in.0","d_1_am__U442$lut$lut.bit.out"],
          ["d_1_am__U443$lut$lut.bit.in.2","d_1_am__U443$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U443$lut$lut.bit.in.1"],
          ["d_1_am__U444$lut$lut.bit.in.0","d_1_am__U443$lut$lut.bit.out"],
          ["d_1_am__U444$lut$lut.bit.in.2","d_1_am__U444$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U444$lut$lut.bit.in.1"],
          ["d_1_am__U445$lut$lut.bit.in.0","d_1_am__U444$lut$lut.bit.out"],
          ["d_1_am__U445$lut$lut.bit.in.2","d_1_am__U445$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U445$lut$lut.bit.in.1"],
          ["d_1_am__U446$lut$lut.bit.in.0","d_1_am__U445$lut$lut.bit.out"],
          ["d_1_am__U446$lut$lut.bit.in.2","d_1_am__U446$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U446$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U446$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U447$lut$lut.bit.in.2","d_2_am__U447$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U447$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U447$lut$lut.bit.in.1"],
          ["d_2_am__U448$lut$lut.bit.in.0","d_2_am__U447$lut$lut.bit.out"],
          ["d_2_am__U448$lut$lut.bit.in.2","d_2_am__U448$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U448$lut$lut.bit.in.1"],
          ["d_2_am__U449$lut$lut.bit.in.0","d_2_am__U448$lut$lut.bit.out"],
          ["d_2_am__U449$lut$lut.bit.in.2","d_2_am__U449$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U449$lut$lut.bit.in.1"],
          ["d_2_am__U450$lut$lut.bit.in.0","d_2_am__U449$lut$lut.bit.out"],
          ["d_2_am__U450$lut$lut.bit.in.2","d_2_am__U450$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U450$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U450$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U451$lut$lut.bit.in.2","d_3_am__U451$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U451$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U451$lut$lut.bit.in.1"],
          ["d_3_am__U452$lut$lut.bit.in.0","d_3_am__U451$lut$lut.bit.out"],
          ["d_3_am__U452$lut$lut.bit.in.2","d_3_am__U452$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U452$lut$lut.bit.in.1"],
          ["d_3_am__U453$lut$lut.bit.in.0","d_3_am__U452$lut$lut.bit.out"],
          ["d_3_am__U453$lut$lut.bit.in.2","d_3_am__U453$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U453$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U453$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U454$lut$lut.bit.in.2","d_4_am__U454$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U454$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U454$lut$lut.bit.in.1"],
          ["d_4_am__U455$lut$lut.bit.in.0","d_4_am__U454$lut$lut.bit.out"],
          ["d_4_am__U455$lut$lut.bit.in.2","d_4_am__U455$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U455$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U455$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U456$lut$lut.bit.in.2","d_5_am__U456$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U456$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U456$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U456$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["true_lutcnst.bit.out","d_6_next_value.sel"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"]
        ]
      },
      "affine_controller__U482":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "affine_func$coeff_2_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "affine_func$coeff_3_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000178ff"]}
          },
          "affine_func$mul_d0__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U499$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U499$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U500$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U500$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U501$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U501$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U502$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U502$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U503$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U503$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U504$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U504$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U497.out"],
          ["d_1_inc.in1","_U4971.out"],
          ["d_2_inc.in1","_U4972.out"],
          ["d_3_inc.in1","_U4973.out"],
          ["cmp_time.in1","_U498.out"],
          ["affine_func$mul_d0__U485.out","affine_func$add_all__U493.in0"],
          ["affine_func$mul_d1__U487.out","affine_func$add_all__U493.in1"],
          ["affine_func$add_all__U494.in0","affine_func$add_all__U493.out"],
          ["affine_func$mul_d2__U489.out","affine_func$add_all__U494.in1"],
          ["affine_func$add_all__U495.in0","affine_func$add_all__U494.out"],
          ["affine_func$mul_d3__U491.out","affine_func$add_all__U495.in1"],
          ["affine_func$add_all__U496.in0","affine_func$add_all__U495.out"],
          ["affine_func$const_term_U492.out","affine_func$add_all__U496.in1"],
          ["time_diff.in0","affine_func$add_all__U496.out"],
          ["affine_func$mul_d0__U485.in0","affine_func$coeff_0_U484.out"],
          ["affine_func$mul_d1__U487.in0","affine_func$coeff_1_U486.out"],
          ["affine_func$mul_d2__U489.in0","affine_func$coeff_2_U488.out"],
          ["affine_func$mul_d3__U491.in0","affine_func$coeff_3_U490.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U485.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U487.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U489.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U491.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U499$lut$lut.bit.in.2","d_0_am__U499$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U499$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U499$lut$lut.bit.in.1"],
          ["d_0_am__U500$lut$lut.bit.in.0","d_0_am__U499$lut$lut.bit.out"],
          ["d_0_am__U500$lut$lut.bit.in.2","d_0_am__U500$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U500$lut$lut.bit.in.1"],
          ["d_0_am__U501$lut$lut.bit.in.0","d_0_am__U500$lut$lut.bit.out"],
          ["d_0_am__U501$lut$lut.bit.in.2","d_0_am__U501$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U501$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U501$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U502$lut$lut.bit.in.2","d_1_am__U502$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U502$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U502$lut$lut.bit.in.1"],
          ["d_1_am__U503$lut$lut.bit.in.0","d_1_am__U502$lut$lut.bit.out"],
          ["d_1_am__U503$lut$lut.bit.in.2","d_1_am__U503$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U503$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U503$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U504$lut$lut.bit.in.2","d_2_am__U504$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U504$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U504$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U504$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U522":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "affine_func$coeff_2_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000038"]}
          },
          "affine_func$coeff_3_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017900"]}
          },
          "affine_func$mul_d0__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U539$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U539$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U540$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U540$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U541$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U541$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U542$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U542$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U543$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U543$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U544$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U544$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000037"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U537.out"],
          ["d_1_inc.in1","_U5371.out"],
          ["d_2_inc.in1","_U5372.out"],
          ["d_3_inc.in1","_U5373.out"],
          ["cmp_time.in1","_U538.out"],
          ["affine_func$mul_d0__U525.out","affine_func$add_all__U533.in0"],
          ["affine_func$mul_d1__U527.out","affine_func$add_all__U533.in1"],
          ["affine_func$add_all__U534.in0","affine_func$add_all__U533.out"],
          ["affine_func$mul_d2__U529.out","affine_func$add_all__U534.in1"],
          ["affine_func$add_all__U535.in0","affine_func$add_all__U534.out"],
          ["affine_func$mul_d3__U531.out","affine_func$add_all__U535.in1"],
          ["affine_func$add_all__U536.in0","affine_func$add_all__U535.out"],
          ["affine_func$const_term_U532.out","affine_func$add_all__U536.in1"],
          ["time_diff.in0","affine_func$add_all__U536.out"],
          ["affine_func$mul_d0__U525.in0","affine_func$coeff_0_U524.out"],
          ["affine_func$mul_d1__U527.in0","affine_func$coeff_1_U526.out"],
          ["affine_func$mul_d2__U529.in0","affine_func$coeff_2_U528.out"],
          ["affine_func$mul_d3__U531.in0","affine_func$coeff_3_U530.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U525.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U527.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U529.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U531.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U539$lut$lut.bit.in.2","d_0_am__U539$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U539$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U539$lut$lut.bit.in.1"],
          ["d_0_am__U540$lut$lut.bit.in.0","d_0_am__U539$lut$lut.bit.out"],
          ["d_0_am__U540$lut$lut.bit.in.2","d_0_am__U540$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U540$lut$lut.bit.in.1"],
          ["d_0_am__U541$lut$lut.bit.in.0","d_0_am__U540$lut$lut.bit.out"],
          ["d_0_am__U541$lut$lut.bit.in.2","d_0_am__U541$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U541$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U541$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U542$lut$lut.bit.in.2","d_1_am__U542$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U542$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U542$lut$lut.bit.in.1"],
          ["d_1_am__U543$lut$lut.bit.in.0","d_1_am__U542$lut$lut.bit.out"],
          ["d_1_am__U543$lut$lut.bit.in.2","d_1_am__U543$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U543$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U543$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U544$lut$lut.bit.in.2","d_2_am__U544$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U544$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U544$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U544$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008000"]}
          },
          "affine_func$coeff_2_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "affine_func$coeff_3_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "affine_func$coeff_4_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$coeff_5_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_6_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000691f"]}
          },
          "affine_func$mul_d0__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U61":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U82$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U82$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U83$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U83$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U84$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U84$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U85$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U85$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U86$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U86$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U87$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U87$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U88$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U88$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U89$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U89$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U90$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U90$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U91$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U91$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U99$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U99$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U100$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U100$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U101$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U101$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U102$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U102$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U80.out"],
          ["d_1_inc.in1","_U801.out"],
          ["d_2_inc.in1","_U802.out"],
          ["d_3_inc.in1","_U803.out"],
          ["d_4_inc.in1","_U804.out"],
          ["d_5_inc.in1","_U805.out"],
          ["d_6_inc.in1","_U806.out"],
          ["cmp_time.in1","_U81.out"],
          ["affine_func$mul_d0__U59.out","affine_func$add_all__U73.in0"],
          ["affine_func$mul_d1__U61.out","affine_func$add_all__U73.in1"],
          ["affine_func$add_all__U74.in0","affine_func$add_all__U73.out"],
          ["affine_func$mul_d2__U63.out","affine_func$add_all__U74.in1"],
          ["affine_func$add_all__U75.in0","affine_func$add_all__U74.out"],
          ["affine_func$mul_d3__U65.out","affine_func$add_all__U75.in1"],
          ["affine_func$add_all__U76.in0","affine_func$add_all__U75.out"],
          ["affine_func$mul_d4__U67.out","affine_func$add_all__U76.in1"],
          ["affine_func$add_all__U77.in0","affine_func$add_all__U76.out"],
          ["affine_func$mul_d5__U69.out","affine_func$add_all__U77.in1"],
          ["affine_func$add_all__U78.in0","affine_func$add_all__U77.out"],
          ["affine_func$mul_d6__U71.out","affine_func$add_all__U78.in1"],
          ["affine_func$add_all__U79.in0","affine_func$add_all__U78.out"],
          ["affine_func$const_term_U72.out","affine_func$add_all__U79.in1"],
          ["time_diff.in0","affine_func$add_all__U79.out"],
          ["affine_func$mul_d0__U59.in0","affine_func$coeff_0_U58.out"],
          ["affine_func$mul_d1__U61.in0","affine_func$coeff_1_U60.out"],
          ["affine_func$mul_d2__U63.in0","affine_func$coeff_2_U62.out"],
          ["affine_func$mul_d3__U65.in0","affine_func$coeff_3_U64.out"],
          ["affine_func$mul_d4__U67.in0","affine_func$coeff_4_U66.out"],
          ["affine_func$mul_d5__U69.in0","affine_func$coeff_5_U68.out"],
          ["affine_func$mul_d6__U71.in0","affine_func$coeff_6_U70.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U59.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U61.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U63.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U65.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U67.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U69.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U71.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true8_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true7_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U82$lut$lut.bit.in.2","d_0_am__U82$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U82$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U82$lut$lut.bit.in.1"],
          ["d_0_am__U83$lut$lut.bit.in.0","d_0_am__U82$lut$lut.bit.out"],
          ["d_0_am__U83$lut$lut.bit.in.2","d_0_am__U83$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U83$lut$lut.bit.in.1"],
          ["d_0_am__U84$lut$lut.bit.in.0","d_0_am__U83$lut$lut.bit.out"],
          ["d_0_am__U84$lut$lut.bit.in.2","d_0_am__U84$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U84$lut$lut.bit.in.1"],
          ["d_0_am__U85$lut$lut.bit.in.0","d_0_am__U84$lut$lut.bit.out"],
          ["d_0_am__U85$lut$lut.bit.in.2","d_0_am__U85$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U85$lut$lut.bit.in.1"],
          ["d_0_am__U86$lut$lut.bit.in.0","d_0_am__U85$lut$lut.bit.out"],
          ["d_0_am__U86$lut$lut.bit.in.2","d_0_am__U86$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U86$lut$lut.bit.in.1"],
          ["d_0_am__U87$lut$lut.bit.in.0","d_0_am__U86$lut$lut.bit.out"],
          ["d_0_am__U87$lut$lut.bit.in.2","d_0_am__U87$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U87$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U87$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U88$lut$lut.bit.in.2","d_1_am__U88$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U88$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U88$lut$lut.bit.in.1"],
          ["d_1_am__U89$lut$lut.bit.in.0","d_1_am__U88$lut$lut.bit.out"],
          ["d_1_am__U89$lut$lut.bit.in.2","d_1_am__U89$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U89$lut$lut.bit.in.1"],
          ["d_1_am__U90$lut$lut.bit.in.0","d_1_am__U89$lut$lut.bit.out"],
          ["d_1_am__U90$lut$lut.bit.in.2","d_1_am__U90$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U90$lut$lut.bit.in.1"],
          ["d_1_am__U91$lut$lut.bit.in.0","d_1_am__U90$lut$lut.bit.out"],
          ["d_1_am__U91$lut$lut.bit.in.2","d_1_am__U91$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U91$lut$lut.bit.in.1"],
          ["d_1_am__U92$lut$lut.bit.in.0","d_1_am__U91$lut$lut.bit.out"],
          ["d_1_am__U92$lut$lut.bit.in.2","d_1_am__U92$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U92$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U92$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U93$lut$lut.bit.in.2","d_2_am__U93$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U93$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U93$lut$lut.bit.in.1"],
          ["d_2_am__U94$lut$lut.bit.in.0","d_2_am__U93$lut$lut.bit.out"],
          ["d_2_am__U94$lut$lut.bit.in.2","d_2_am__U94$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U94$lut$lut.bit.in.1"],
          ["d_2_am__U95$lut$lut.bit.in.0","d_2_am__U94$lut$lut.bit.out"],
          ["d_2_am__U95$lut$lut.bit.in.2","d_2_am__U95$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U95$lut$lut.bit.in.1"],
          ["d_2_am__U96$lut$lut.bit.in.0","d_2_am__U95$lut$lut.bit.out"],
          ["d_2_am__U96$lut$lut.bit.in.2","d_2_am__U96$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U96$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U96$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U97$lut$lut.bit.in.2","d_3_am__U97$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U97$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U97$lut$lut.bit.in.1"],
          ["d_3_am__U98$lut$lut.bit.in.0","d_3_am__U97$lut$lut.bit.out"],
          ["d_3_am__U98$lut$lut.bit.in.2","d_3_am__U98$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U98$lut$lut.bit.in.1"],
          ["d_3_am__U99$lut$lut.bit.in.0","d_3_am__U98$lut$lut.bit.out"],
          ["d_3_am__U99$lut$lut.bit.in.2","d_3_am__U99$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U99$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U99$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U100$lut$lut.bit.in.2","d_4_am__U100$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U100$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U100$lut$lut.bit.in.1"],
          ["d_4_am__U101$lut$lut.bit.in.0","d_4_am__U100$lut$lut.bit.out"],
          ["d_4_am__U101$lut$lut.bit.in.2","d_4_am__U101$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U101$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U101$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U102$lut$lut.bit.in.2","d_5_am__U102$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U102$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U102$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U102$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["true_lutcnst.bit.out","d_6_next_value.sel"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__676.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_714_728_729$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_715_726_727$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_716_725_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_717_724_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_718_723_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_719_722_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_1_727_728$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.out","inner_compute$add_714_728_729$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_1_727_728$binop.data.out","inner_compute$add_714_728_729$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$add_714_728_729$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.out","inner_compute$add_715_726_727$binop.data.in.0"],
          ["inner_compute$add_716_725_726$binop.data.out","inner_compute$add_715_726_727$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_1_727_728$binop.data.in.1","inner_compute$add_715_726_727$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.out","inner_compute$add_716_725_726$binop.data.in.0"],
          ["inner_compute$add_717_724_725$binop.data.out","inner_compute$add_716_725_726$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.out","inner_compute$add_717_724_725$binop.data.in.0"],
          ["inner_compute$add_718_723_724$binop.data.out","inner_compute$add_717_724_725$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.out","inner_compute$add_718_723_724$binop.data.in.0"],
          ["inner_compute$add_719_722_723$binop.data.out","inner_compute$add_718_723_724$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.out","inner_compute$add_719_722_723$binop.data.in.0"],
          ["inner_compute$add_720_721_722$binop.data.out","inner_compute$add_719_722_723$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.out","inner_compute$add_720_721_722$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.out","inner_compute$add_720_721_722$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.0","inner_compute$add_output_cgra_stencil_1_727_728$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_789_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_790_801_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_791_800_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_792_799_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_793_798_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_794_797_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_795_796_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_2_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.out","inner_compute$add_789_803_804$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_2_802_803$binop.data.out","inner_compute$add_789_803_804$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$add_789_803_804$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.out","inner_compute$add_790_801_802$binop.data.in.0"],
          ["inner_compute$add_791_800_801$binop.data.out","inner_compute$add_790_801_802$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_2_802_803$binop.data.in.1","inner_compute$add_790_801_802$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.out","inner_compute$add_791_800_801$binop.data.in.0"],
          ["inner_compute$add_792_799_800$binop.data.out","inner_compute$add_791_800_801$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.out","inner_compute$add_792_799_800$binop.data.in.0"],
          ["inner_compute$add_793_798_799$binop.data.out","inner_compute$add_792_799_800$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.out","inner_compute$add_793_798_799$binop.data.in.0"],
          ["inner_compute$add_794_797_798$binop.data.out","inner_compute$add_793_798_799$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.out","inner_compute$add_794_797_798$binop.data.in.0"],
          ["inner_compute$add_795_796_797$binop.data.out","inner_compute$add_794_797_798$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.out","inner_compute$add_795_796_797$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.out","inner_compute$add_795_796_797$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.0","inner_compute$add_output_cgra_stencil_2_802_803$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_864_878_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_865_876_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_866_875_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_867_874_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_868_873_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_869_872_873$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_870_871_872$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_3_877_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.out","inner_compute$add_864_878_879$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_3_877_878$binop.data.out","inner_compute$add_864_878_879$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$add_864_878_879$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.out","inner_compute$add_865_876_877$binop.data.in.0"],
          ["inner_compute$add_866_875_876$binop.data.out","inner_compute$add_865_876_877$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_3_877_878$binop.data.in.1","inner_compute$add_865_876_877$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.out","inner_compute$add_866_875_876$binop.data.in.0"],
          ["inner_compute$add_867_874_875$binop.data.out","inner_compute$add_866_875_876$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.out","inner_compute$add_867_874_875$binop.data.in.0"],
          ["inner_compute$add_868_873_874$binop.data.out","inner_compute$add_867_874_875$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.out","inner_compute$add_868_873_874$binop.data.in.0"],
          ["inner_compute$add_869_872_873$binop.data.out","inner_compute$add_868_873_874$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.out","inner_compute$add_869_872_873$binop.data.in.0"],
          ["inner_compute$add_870_871_872$binop.data.out","inner_compute$add_869_872_873$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.out","inner_compute$add_870_871_872$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.out","inner_compute$add_870_871_872$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.0","inner_compute$add_output_cgra_stencil_3_877_878$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_939_953_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_940_951_952$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_941_950_951$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_942_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_943_948_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_944_947_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_945_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_4_952_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.out","inner_compute$add_939_953_954$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_4_952_953$binop.data.out","inner_compute$add_939_953_954$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$add_939_953_954$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.out","inner_compute$add_940_951_952$binop.data.in.0"],
          ["inner_compute$add_941_950_951$binop.data.out","inner_compute$add_940_951_952$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_4_952_953$binop.data.in.1","inner_compute$add_940_951_952$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.out","inner_compute$add_941_950_951$binop.data.in.0"],
          ["inner_compute$add_942_949_950$binop.data.out","inner_compute$add_941_950_951$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.out","inner_compute$add_942_949_950$binop.data.in.0"],
          ["inner_compute$add_943_948_949$binop.data.out","inner_compute$add_942_949_950$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.out","inner_compute$add_943_948_949$binop.data.in.0"],
          ["inner_compute$add_944_947_948$binop.data.out","inner_compute$add_943_948_949$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.out","inner_compute$add_944_947_948$binop.data.in.0"],
          ["inner_compute$add_945_946_947$binop.data.out","inner_compute$add_944_947_948$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.out","inner_compute$add_945_946_947$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.out","inner_compute$add_945_946_947$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.0","inner_compute$add_output_cgra_stencil_4_952_953$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1014_1028_1029$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1015_1026_1027$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1016_1025_1026$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1017_1024_1025$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1018_1023_1024$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1019_1022_1023$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1020_1021_1022$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_5_1027_1028$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.out","inner_compute$add_1014_1028_1029$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.out","inner_compute$add_1014_1028_1029$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$add_1014_1028_1029$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.out","inner_compute$add_1015_1026_1027$binop.data.in.0"],
          ["inner_compute$add_1016_1025_1026$binop.data.out","inner_compute$add_1015_1026_1027$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.in.1","inner_compute$add_1015_1026_1027$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.out","inner_compute$add_1016_1025_1026$binop.data.in.0"],
          ["inner_compute$add_1017_1024_1025$binop.data.out","inner_compute$add_1016_1025_1026$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.out","inner_compute$add_1017_1024_1025$binop.data.in.0"],
          ["inner_compute$add_1018_1023_1024$binop.data.out","inner_compute$add_1017_1024_1025$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.out","inner_compute$add_1018_1023_1024$binop.data.in.0"],
          ["inner_compute$add_1019_1022_1023$binop.data.out","inner_compute$add_1018_1023_1024$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.out","inner_compute$add_1019_1022_1023$binop.data.in.0"],
          ["inner_compute$add_1020_1021_1022$binop.data.out","inner_compute$add_1019_1022_1023$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.out","inner_compute$add_1020_1021_1022$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.out","inner_compute$add_1020_1021_1022$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.0","inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1089_1103_1104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1090_1101_1102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1091_1100_1101$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1092_1099_1100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1093_1098_1099$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1094_1097_1098$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1095_1096_1097$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_6_1102_1103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.out","inner_compute$add_1089_1103_1104$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.out","inner_compute$add_1089_1103_1104$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$add_1089_1103_1104$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.out","inner_compute$add_1090_1101_1102$binop.data.in.0"],
          ["inner_compute$add_1091_1100_1101$binop.data.out","inner_compute$add_1090_1101_1102$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.in.1","inner_compute$add_1090_1101_1102$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.out","inner_compute$add_1091_1100_1101$binop.data.in.0"],
          ["inner_compute$add_1092_1099_1100$binop.data.out","inner_compute$add_1091_1100_1101$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.out","inner_compute$add_1092_1099_1100$binop.data.in.0"],
          ["inner_compute$add_1093_1098_1099$binop.data.out","inner_compute$add_1092_1099_1100$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.out","inner_compute$add_1093_1098_1099$binop.data.in.0"],
          ["inner_compute$add_1094_1097_1098$binop.data.out","inner_compute$add_1093_1098_1099$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.out","inner_compute$add_1094_1097_1098$binop.data.in.0"],
          ["inner_compute$add_1095_1096_1097$binop.data.out","inner_compute$add_1094_1097_1098$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.out","inner_compute$add_1095_1096_1097$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.out","inner_compute$add_1095_1096_1097$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.0","inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1164_1178_1179$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1165_1176_1177$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1166_1175_1176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1167_1174_1175$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1168_1173_1174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1169_1172_1173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1170_1171_1172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_7_1177_1178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.out","inner_compute$add_1164_1178_1179$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.out","inner_compute$add_1164_1178_1179$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$add_1164_1178_1179$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.out","inner_compute$add_1165_1176_1177$binop.data.in.0"],
          ["inner_compute$add_1166_1175_1176$binop.data.out","inner_compute$add_1165_1176_1177$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.in.1","inner_compute$add_1165_1176_1177$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.out","inner_compute$add_1166_1175_1176$binop.data.in.0"],
          ["inner_compute$add_1167_1174_1175$binop.data.out","inner_compute$add_1166_1175_1176$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.out","inner_compute$add_1167_1174_1175$binop.data.in.0"],
          ["inner_compute$add_1168_1173_1174$binop.data.out","inner_compute$add_1167_1174_1175$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.out","inner_compute$add_1168_1173_1174$binop.data.in.0"],
          ["inner_compute$add_1169_1172_1173$binop.data.out","inner_compute$add_1168_1173_1174$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.out","inner_compute$add_1169_1172_1173$binop.data.in.0"],
          ["inner_compute$add_1170_1171_1172$binop.data.out","inner_compute$add_1169_1172_1173$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.out","inner_compute$add_1170_1171_1172$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.out","inner_compute$add_1170_1171_1172$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.0","inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1239_1253_1254$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1240_1251_1252$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1241_1250_1251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1242_1249_1250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1243_1248_1249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1244_1247_1248$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1245_1246_1247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_8_1252_1253$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.out","inner_compute$add_1239_1253_1254$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.out","inner_compute$add_1239_1253_1254$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_1239_1253_1254$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.out","inner_compute$add_1240_1251_1252$binop.data.in.0"],
          ["inner_compute$add_1241_1250_1251$binop.data.out","inner_compute$add_1240_1251_1252$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.in.1","inner_compute$add_1240_1251_1252$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.out","inner_compute$add_1241_1250_1251$binop.data.in.0"],
          ["inner_compute$add_1242_1249_1250$binop.data.out","inner_compute$add_1241_1250_1251$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.out","inner_compute$add_1242_1249_1250$binop.data.in.0"],
          ["inner_compute$add_1243_1248_1249$binop.data.out","inner_compute$add_1242_1249_1250$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.out","inner_compute$add_1243_1248_1249$binop.data.in.0"],
          ["inner_compute$add_1244_1247_1248$binop.data.out","inner_compute$add_1243_1248_1249$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.out","inner_compute$add_1244_1247_1248$binop.data.in.0"],
          ["inner_compute$add_1245_1246_1247$binop.data.out","inner_compute$add_1244_1247_1248$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.out","inner_compute$add_1245_1246_1247$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.out","inner_compute$add_1245_1246_1247$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__676.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_714_728_729$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_715_726_727$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_716_725_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_717_724_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_718_723_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_719_722_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_1_727_728$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.out","add_714_728_729$binop.data.in.0"],
          ["add_output_cgra_stencil_1_727_728$binop.data.out","add_714_728_729$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_714_728_729$binop.data.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.out","add_715_726_727$binop.data.in.0"],
          ["add_716_725_726$binop.data.out","add_715_726_727$binop.data.in.1"],
          ["add_output_cgra_stencil_1_727_728$binop.data.in.1","add_715_726_727$binop.data.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.out","add_716_725_726$binop.data.in.0"],
          ["add_717_724_725$binop.data.out","add_716_725_726$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.out","add_717_724_725$binop.data.in.0"],
          ["add_718_723_724$binop.data.out","add_717_724_725$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.out","add_718_723_724$binop.data.in.0"],
          ["add_719_722_723$binop.data.out","add_718_723_724$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.out","add_719_722_723$binop.data.in.0"],
          ["add_720_721_722$binop.data.out","add_719_722_723$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.out","add_720_721_722$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.out","add_720_721_722$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_727_728$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_789_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_790_801_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_791_800_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_792_799_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_793_798_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_794_797_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_795_796_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_2_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.out","add_789_803_804$binop.data.in.0"],
          ["add_output_cgra_stencil_2_802_803$binop.data.out","add_789_803_804$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_789_803_804$binop.data.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.out","add_790_801_802$binop.data.in.0"],
          ["add_791_800_801$binop.data.out","add_790_801_802$binop.data.in.1"],
          ["add_output_cgra_stencil_2_802_803$binop.data.in.1","add_790_801_802$binop.data.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.out","add_791_800_801$binop.data.in.0"],
          ["add_792_799_800$binop.data.out","add_791_800_801$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.out","add_792_799_800$binop.data.in.0"],
          ["add_793_798_799$binop.data.out","add_792_799_800$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.out","add_793_798_799$binop.data.in.0"],
          ["add_794_797_798$binop.data.out","add_793_798_799$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.out","add_794_797_798$binop.data.in.0"],
          ["add_795_796_797$binop.data.out","add_794_797_798$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.out","add_795_796_797$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.out","add_795_796_797$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_802_803$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_864_878_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_865_876_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_866_875_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_867_874_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_868_873_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_869_872_873$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_870_871_872$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_3_877_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.out","add_864_878_879$binop.data.in.0"],
          ["add_output_cgra_stencil_3_877_878$binop.data.out","add_864_878_879$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_864_878_879$binop.data.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.out","add_865_876_877$binop.data.in.0"],
          ["add_866_875_876$binop.data.out","add_865_876_877$binop.data.in.1"],
          ["add_output_cgra_stencil_3_877_878$binop.data.in.1","add_865_876_877$binop.data.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.out","add_866_875_876$binop.data.in.0"],
          ["add_867_874_875$binop.data.out","add_866_875_876$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.out","add_867_874_875$binop.data.in.0"],
          ["add_868_873_874$binop.data.out","add_867_874_875$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.out","add_868_873_874$binop.data.in.0"],
          ["add_869_872_873$binop.data.out","add_868_873_874$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.out","add_869_872_873$binop.data.in.0"],
          ["add_870_871_872$binop.data.out","add_869_872_873$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.out","add_870_871_872$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.out","add_870_871_872$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_877_878$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_939_953_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_940_951_952$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_941_950_951$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_942_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_943_948_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_944_947_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_945_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_4_952_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.out","add_939_953_954$binop.data.in.0"],
          ["add_output_cgra_stencil_4_952_953$binop.data.out","add_939_953_954$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_939_953_954$binop.data.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.out","add_940_951_952$binop.data.in.0"],
          ["add_941_950_951$binop.data.out","add_940_951_952$binop.data.in.1"],
          ["add_output_cgra_stencil_4_952_953$binop.data.in.1","add_940_951_952$binop.data.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.out","add_941_950_951$binop.data.in.0"],
          ["add_942_949_950$binop.data.out","add_941_950_951$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.out","add_942_949_950$binop.data.in.0"],
          ["add_943_948_949$binop.data.out","add_942_949_950$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.out","add_943_948_949$binop.data.in.0"],
          ["add_944_947_948$binop.data.out","add_943_948_949$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.out","add_944_947_948$binop.data.in.0"],
          ["add_945_946_947$binop.data.out","add_944_947_948$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.out","add_945_946_947$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.out","add_945_946_947$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_952_953$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1014_1028_1029$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1015_1026_1027$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1016_1025_1026$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1017_1024_1025$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1018_1023_1024$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1019_1022_1023$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1020_1021_1022$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_5_1027_1028$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.out","add_1014_1028_1029$binop.data.in.0"],
          ["add_output_cgra_stencil_5_1027_1028$binop.data.out","add_1014_1028_1029$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1014_1028_1029$binop.data.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.out","add_1015_1026_1027$binop.data.in.0"],
          ["add_1016_1025_1026$binop.data.out","add_1015_1026_1027$binop.data.in.1"],
          ["add_output_cgra_stencil_5_1027_1028$binop.data.in.1","add_1015_1026_1027$binop.data.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.out","add_1016_1025_1026$binop.data.in.0"],
          ["add_1017_1024_1025$binop.data.out","add_1016_1025_1026$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.out","add_1017_1024_1025$binop.data.in.0"],
          ["add_1018_1023_1024$binop.data.out","add_1017_1024_1025$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.out","add_1018_1023_1024$binop.data.in.0"],
          ["add_1019_1022_1023$binop.data.out","add_1018_1023_1024$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.out","add_1019_1022_1023$binop.data.in.0"],
          ["add_1020_1021_1022$binop.data.out","add_1019_1022_1023$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.out","add_1020_1021_1022$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.out","add_1020_1021_1022$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1027_1028$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1089_1103_1104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1090_1101_1102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1091_1100_1101$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1092_1099_1100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1093_1098_1099$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1094_1097_1098$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1095_1096_1097$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_6_1102_1103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.out","add_1089_1103_1104$binop.data.in.0"],
          ["add_output_cgra_stencil_6_1102_1103$binop.data.out","add_1089_1103_1104$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1089_1103_1104$binop.data.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.out","add_1090_1101_1102$binop.data.in.0"],
          ["add_1091_1100_1101$binop.data.out","add_1090_1101_1102$binop.data.in.1"],
          ["add_output_cgra_stencil_6_1102_1103$binop.data.in.1","add_1090_1101_1102$binop.data.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.out","add_1091_1100_1101$binop.data.in.0"],
          ["add_1092_1099_1100$binop.data.out","add_1091_1100_1101$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.out","add_1092_1099_1100$binop.data.in.0"],
          ["add_1093_1098_1099$binop.data.out","add_1092_1099_1100$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.out","add_1093_1098_1099$binop.data.in.0"],
          ["add_1094_1097_1098$binop.data.out","add_1093_1098_1099$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.out","add_1094_1097_1098$binop.data.in.0"],
          ["add_1095_1096_1097$binop.data.out","add_1094_1097_1098$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.out","add_1095_1096_1097$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.out","add_1095_1096_1097$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1102_1103$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1164_1178_1179$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1165_1176_1177$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1166_1175_1176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1167_1174_1175$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1168_1173_1174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1169_1172_1173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1170_1171_1172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_7_1177_1178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.out","add_1164_1178_1179$binop.data.in.0"],
          ["add_output_cgra_stencil_7_1177_1178$binop.data.out","add_1164_1178_1179$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1164_1178_1179$binop.data.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.out","add_1165_1176_1177$binop.data.in.0"],
          ["add_1166_1175_1176$binop.data.out","add_1165_1176_1177$binop.data.in.1"],
          ["add_output_cgra_stencil_7_1177_1178$binop.data.in.1","add_1165_1176_1177$binop.data.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.out","add_1166_1175_1176$binop.data.in.0"],
          ["add_1167_1174_1175$binop.data.out","add_1166_1175_1176$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.out","add_1167_1174_1175$binop.data.in.0"],
          ["add_1168_1173_1174$binop.data.out","add_1167_1174_1175$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.out","add_1168_1173_1174$binop.data.in.0"],
          ["add_1169_1172_1173$binop.data.out","add_1168_1173_1174$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.out","add_1169_1172_1173$binop.data.in.0"],
          ["add_1170_1171_1172$binop.data.out","add_1169_1172_1173$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.out","add_1170_1171_1172$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.out","add_1170_1171_1172$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1177_1178$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1239_1253_1254$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1240_1251_1252$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1241_1250_1251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1242_1249_1250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1243_1248_1249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1244_1247_1248$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1245_1246_1247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_8_1252_1253$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.out","add_1239_1253_1254$binop.data.in.0"],
          ["add_output_cgra_stencil_8_1252_1253$binop.data.out","add_1239_1253_1254$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1239_1253_1254$binop.data.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.out","add_1240_1251_1252$binop.data.in.0"],
          ["add_1241_1250_1251$binop.data.out","add_1240_1251_1252$binop.data.in.1"],
          ["add_output_cgra_stencil_8_1252_1253$binop.data.in.1","add_1240_1251_1252$binop.data.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.out","add_1241_1250_1251$binop.data.in.0"],
          ["add_1242_1249_1250$binop.data.out","add_1241_1250_1251$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.out","add_1242_1249_1250$binop.data.in.0"],
          ["add_1243_1248_1249$binop.data.out","add_1242_1249_1250$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.out","add_1243_1248_1249$binop.data.in.0"],
          ["add_1244_1247_1248$binop.data.out","add_1243_1248_1249$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.out","add_1244_1247_1248$binop.data.in.0"],
          ["add_1245_1246_1247$binop.data.out","add_1244_1247_1248$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.out","add_1245_1246_1247$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.out","add_1245_1246_1247$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1252_1253$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_6_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_7_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2045],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2045],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.7"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.1"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.2"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.3"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.4"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.5"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.6"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_garnet.clk_en","ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk_en","ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk_en","ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk_en","ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk_en","ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk_en","ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk_en","ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk_en","ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_input_glb_stencil_write.0","self.op_hcompute_input_cgra_stencil_read.0"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_6_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_7_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U130":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U132":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U134":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U136":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U138":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U140":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U142":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U144":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U146":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U148":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U150":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U152":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U154":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U156":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U158":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U160":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U162":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U164":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U166":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U168":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U170":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U172":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U174":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U176":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U178":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U180":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U182":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U184":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U186":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U188":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U190":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U192":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U194":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U196":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U198":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U202":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U204":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U206":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U210":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U212":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U214":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U216":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U218":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U220":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U222":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U224":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U226":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U228":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U230":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U232":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U234":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U236":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U238":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U240":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U242":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U244":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U246":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U248":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U250":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U252":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U254":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U256":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U129"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1665],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1472],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1682],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1489],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1690],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1497],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1698],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1505],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1706],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1513],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1714],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1521],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1722],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1529],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1667],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1474],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1675],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1482],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1683],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1490],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1691],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1498],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1673],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1480],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1699],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1506],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1707],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1514],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1715],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1522],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1723],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1530],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1668],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1475],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1676],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1483],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1684],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1491],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1692],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1499],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1700],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1507],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1708],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1515],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1681],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1488],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1716],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1523],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1724],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1531],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1669],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1476],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1677],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1484],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1685],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1492],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1693],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1500],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1701],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1508],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1709],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1516],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1717],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1524],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1725],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1532],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1689],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1496],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1670],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1477],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1678],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1485],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1686],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1493],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1694],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1501],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1702],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1509],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1710],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1517],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U221"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1718],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1525],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U223"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1726],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1533],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U225"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1671],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1478],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U227"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1679],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1486],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1697],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1504],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U229"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1687],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1494],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U231"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1695],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1502],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U233"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1703],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1510],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U235"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1711],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1518],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U237"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1719],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1526],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U239"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1727],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1534],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U241"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1672],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1479],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U243"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1680],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1487],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U245"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1688],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1495],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U247"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1696],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1503],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1705],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1512],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U249"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1704],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1511],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U251"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1712],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1519],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U253"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1720],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1527],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U255"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1728],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1535],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1713],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1520],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1721],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1528],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1666],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1473],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1674],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1481],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.7"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_kernel_glb_stencil_write.0","self.op_hcompute_kernel_cgra_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U548":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U547":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U546":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U545":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U550":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U549":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U558":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U557":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U559":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U553":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U552":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U554":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U394":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U396":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U398":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U400":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U402":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U404":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U406":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U408":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U393"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[505],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[480],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4064],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U395"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[507],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[481],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4063],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4065],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U397"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[507],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[482],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4063],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4066],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U399"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[508],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[483],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2047],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4065],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4067],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U401"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[509],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[484],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4065],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4068],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U403"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[511],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[485],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4067],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4069],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U405"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[511],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[486],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4067],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4070],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U407"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[512],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[487],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2047],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4069],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4071],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_0_garnet.clk_en","ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_1","ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk_en","ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_1","ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk_en","ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_1","ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk_en","ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_1","ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk_en","ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_1","ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk_en","ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_1","ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk_en","ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_1","ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk_en","ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_output_glb_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "resnet_output_stationary_i8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "input_cgra_stencil$chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$chain_en_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2045],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2045],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,128,2048],"dimensionality":3,"extent":[4,16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,64]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,128,2048],"dimensionality":3,"extent":[16,16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2046],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,64],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[4064],"cycle_stride":[1,8,112,2048,8192,32768],"dimensionality":6,"extent":[8,14,14,4,4,2],"write_data_starting_addr":[0],"write_data_stride":[1,16,896,224,12544,8]}}
          },
          "io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128,2048,8192,32768],"dimensionality":5,"extent":[128,16,4,4,2],"read_data_starting_addr":[0],"read_data_stride":[1,464,112,6496,0]}}
          },
          "io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128,2048,8192,32768],"dimensionality":5,"extent":[128,16,4,4,2],"read_data_starting_addr":[0],"read_data_stride":[1,464,112,6496,0]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "kernel_cgra_stencil$chain_en_const_U130":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U132":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U134":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U136":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U138":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U140":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U142":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U144":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U146":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U148":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U150":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U152":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U154":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U156":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U158":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U160":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U162":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U164":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U166":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U168":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U170":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U172":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U174":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U176":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U178":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U180":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U182":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U184":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U186":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U188":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U190":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U192":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U194":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U196":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U198":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U202":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U204":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U206":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U210":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U212":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U214":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U216":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U218":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U220":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U222":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U224":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U226":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U228":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U230":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U232":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U234":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U236":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U238":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U240":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U242":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U244":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U246":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U248":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U250":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U252":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U254":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$chain_en_const_U256":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U129"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1665],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1472],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1682],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1489],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1690],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1497],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1698],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1505],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U155"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1706],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1513],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1714],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1521],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1722],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1529],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1667],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1474],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1675],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1482],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1683],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1490],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1691],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1498],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1673],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1480],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1699],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1506],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1707],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1514],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1715],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1522],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1723],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1530],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1668],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1475],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1676],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1483],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1684],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1491],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1692],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1499],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1700],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1507],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1708],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1515],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1681],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1488],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1716],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1523],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1724],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1531],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1669],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1476],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1677],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1484],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1685],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1492],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1693],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1500],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1701],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1508],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1709],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1516],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1717],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1524],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1725],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1532],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U135"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1689],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1496],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1670],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1477],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1678],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1485],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1686],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1493],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1694],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1501],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1702],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1509],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1710],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1517],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U221"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1718],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1525],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U223"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1726],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1533],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U225"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1671],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1478],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U227"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1679],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1486],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U137"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1697],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1504],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U229"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1687],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1494],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U231"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1695],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1502],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U233"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1703],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1510],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U235"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1711],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1518],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U237"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1719],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1526],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U239"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1727],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1534],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U241"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1672],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1479],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U243"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1680],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1487],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U245"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1688],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1495],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U247"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1696],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1503],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1705],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1512],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U249"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1704],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1511],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U251"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1712],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1519],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U253"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1720],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1527],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U255"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1728],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1535],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1713],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1520],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1721],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1528],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1666],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1473],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1674],"cycle_stride":[256,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"in2agg_0":{"cycle_starting_addr":[1481],"cycle_stride":[64,2048],"dimensionality":2,"extent":[12,32],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[896,2048],"dimensionality":2,"extent":[3,32],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,2048],"dimensionality":4,"extent":[14,14,9,32],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_lake_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U561"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[4064],"cycle_stride":[1,8,112,2048,8192,32768],"dimensionality":6,"extent":[8,14,14,4,4,2],"write_data_starting_addr":[0],"write_data_stride":[1,16,896,224,12544,8]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil$inner_compute$const_p0__6767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_714_728_729$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_715_726_727$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_716_725_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_717_724_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_718_723_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_719_722_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$add_output_cgra_stencil_1_727_728$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_789_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_790_801_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_791_800_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_792_799_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_793_798_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_794_797_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_795_796_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$add_output_cgra_stencil_2_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_864_878_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_865_876_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_866_875_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_867_874_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_868_873_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_869_872_873$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_870_871_872$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$add_output_cgra_stencil_3_877_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_939_953_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_940_951_952$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_941_950_951$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_942_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_943_948_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_944_947_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_945_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$add_output_cgra_stencil_4_952_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1014_1028_1029$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1015_1026_1027$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1016_1025_1026$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1017_1024_1025$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1018_1023_1024$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1019_1022_1023$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_1020_1021_1022$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$add_output_cgra_stencil_5_1027_1028$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1089_1103_1104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1090_1101_1102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1091_1100_1101$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1092_1099_1100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1093_1098_1099$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1094_1097_1098$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_1095_1096_1097$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$add_output_cgra_stencil_6_1102_1103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1164_1178_1179$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1165_1176_1177$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1166_1175_1176$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1167_1174_1175$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1168_1173_1174$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1169_1172_1173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_1170_1171_1172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$add_output_cgra_stencil_7_1177_1178$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1239_1253_1254$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1240_1251_1252$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1241_1250_1251$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1242_1249_1250$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1243_1248_1249$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1244_1247_1248$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_1245_1246_1247$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_8_1252_1253$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "output_cgra_stencil$chain_en_const_U394":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U396":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U398":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U400":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U402":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U404":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U406":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$chain_en_const_U408":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U393"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[505],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[480],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4061],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4064],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U395"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[507],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[481],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4063],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4065],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U397"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[507],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[482],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4063],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4066],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U399"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[508],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[483],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2047],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4065],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4067],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U401"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[509],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[484],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4065],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4068],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U403"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[511],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[485],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4067],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4069],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U405"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[511],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[486],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2048],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4067],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4070],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U407"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2054],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,56]},"agg2sram_1":{"cycle_starting_addr":[512],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[16,14,3,3,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"in2agg_1":{"cycle_starting_addr":[487],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[2047],"cycle_stride":[4,16,224,672,2048],"dimensionality":5,"extent":[4,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[4069],"cycle_stride":[32,112,2048],"dimensionality":3,"extent":[4,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[2050],"cycle_stride":[1,16,224,672,2048],"dimensionality":5,"extent":[14,14,3,3,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0,0]},"tb2out_1":{"cycle_starting_addr":[4071],"cycle_stride":[8,112,2048],"dimensionality":3,"extent":[14,14,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.flush"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["io1in_reset.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.flush"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_1","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.flush","io1in_reset.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.flush","io1in_reset.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__676.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6761.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6762.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6763.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6764.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6765.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6766.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_1","op_hcompute_output_cgra_stencil$inner_compute$const_p0__6767.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_714$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_714_728_729$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_output_cgra_stencil_1_727_728$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_714_728_729$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_0","op_hcompute_output_cgra_stencil_1$inner_compute$add_714_728_729$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_715$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_715_726_727$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_716_725_726$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_715_726_727$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_output_cgra_stencil_1_727_728$binop.data.in.1","op_hcompute_output_cgra_stencil_1$inner_compute$add_715_726_727$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_716$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_716_725_726$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_717_724_725$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_716_725_726$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_717$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_717_724_725$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_718_723_724$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_717_724_725$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_718$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_718_723_724$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_719_722_723$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_718_723_724$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_719$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_719_722_723$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$add_720_721_722$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_719_722_723$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_720$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_720_721_722$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_1$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_721$binop.data.out","op_hcompute_output_cgra_stencil_1$inner_compute$add_720_721_722$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_0","op_hcompute_output_cgra_stencil_1$inner_compute$add_output_cgra_stencil_1_727_728$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_789$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_789_803_804$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_output_cgra_stencil_2_802_803$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_789_803_804$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_0","op_hcompute_output_cgra_stencil_2$inner_compute$add_789_803_804$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_790$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_790_801_802$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_791_800_801$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_790_801_802$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_output_cgra_stencil_2_802_803$binop.data.in.1","op_hcompute_output_cgra_stencil_2$inner_compute$add_790_801_802$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_791$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_791_800_801$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_792_799_800$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_791_800_801$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_792$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_792_799_800$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_793_798_799$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_792_799_800$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_793$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_793_798_799$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_794_797_798$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_793_798_799$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_794$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_794_797_798$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$add_795_796_797$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_794_797_798$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_795$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_795_796_797$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_2$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_796$binop.data.out","op_hcompute_output_cgra_stencil_2$inner_compute$add_795_796_797$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_0","op_hcompute_output_cgra_stencil_2$inner_compute$add_output_cgra_stencil_2_802_803$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_864$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_864_878_879$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_output_cgra_stencil_3_877_878$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_864_878_879$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_0","op_hcompute_output_cgra_stencil_3$inner_compute$add_864_878_879$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_865$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_865_876_877$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_866_875_876$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_865_876_877$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_output_cgra_stencil_3_877_878$binop.data.in.1","op_hcompute_output_cgra_stencil_3$inner_compute$add_865_876_877$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_866$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_866_875_876$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_867_874_875$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_866_875_876$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_867$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_867_874_875$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_868_873_874$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_867_874_875$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_868$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_868_873_874$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_869_872_873$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_868_873_874$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_869$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_869_872_873$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$add_870_871_872$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_869_872_873$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_870$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_870_871_872$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_3$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_871$binop.data.out","op_hcompute_output_cgra_stencil_3$inner_compute$add_870_871_872$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_0","op_hcompute_output_cgra_stencil_3$inner_compute$add_output_cgra_stencil_3_877_878$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_939$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_939_953_954$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_output_cgra_stencil_4_952_953$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_939_953_954$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_0","op_hcompute_output_cgra_stencil_4$inner_compute$add_939_953_954$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_940$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_940_951_952$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_941_950_951$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_940_951_952$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_output_cgra_stencil_4_952_953$binop.data.in.1","op_hcompute_output_cgra_stencil_4$inner_compute$add_940_951_952$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_941$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_941_950_951$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_942_949_950$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_941_950_951$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_942$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_942_949_950$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_943_948_949$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_942_949_950$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_943$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_943_948_949$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_944_947_948$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_943_948_949$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_944$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_944_947_948$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$add_945_946_947$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_944_947_948$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_945$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_945_946_947$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_4$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_946$binop.data.out","op_hcompute_output_cgra_stencil_4$inner_compute$add_945_946_947$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_0","op_hcompute_output_cgra_stencil_4$inner_compute$add_output_cgra_stencil_4_952_953$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1014$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1014_1028_1029$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1014_1028_1029$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_0","op_hcompute_output_cgra_stencil_5$inner_compute$add_1014_1028_1029$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1015$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1015_1026_1027$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_1016_1025_1026$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1015_1026_1027$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.in.1","op_hcompute_output_cgra_stencil_5$inner_compute$add_1015_1026_1027$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1016$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1016_1025_1026$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_1017_1024_1025$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1016_1025_1026$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1017$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1017_1024_1025$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_1018_1023_1024$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1017_1024_1025$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1018$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1018_1023_1024$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_1019_1022_1023$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1018_1023_1024$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1019$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1019_1022_1023$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$add_1020_1021_1022$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1019_1022_1023$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1020$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1020_1021_1022$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_5$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1021$binop.data.out","op_hcompute_output_cgra_stencil_5$inner_compute$add_1020_1021_1022$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_0","op_hcompute_output_cgra_stencil_5$inner_compute$add_output_cgra_stencil_5_1027_1028$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1089$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1089_1103_1104$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1089_1103_1104$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_0","op_hcompute_output_cgra_stencil_6$inner_compute$add_1089_1103_1104$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1090$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1090_1101_1102$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_1091_1100_1101$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1090_1101_1102$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.in.1","op_hcompute_output_cgra_stencil_6$inner_compute$add_1090_1101_1102$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1091$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1091_1100_1101$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_1092_1099_1100$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1091_1100_1101$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1092$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1092_1099_1100$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_1093_1098_1099$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1092_1099_1100$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1093$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1093_1098_1099$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_1094_1097_1098$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1093_1098_1099$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1094$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1094_1097_1098$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$add_1095_1096_1097$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1094_1097_1098$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1095$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1095_1096_1097$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_6$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1096$binop.data.out","op_hcompute_output_cgra_stencil_6$inner_compute$add_1095_1096_1097$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_0","op_hcompute_output_cgra_stencil_6$inner_compute$add_output_cgra_stencil_6_1102_1103$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1164$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1164_1178_1179$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1164_1178_1179$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_0","op_hcompute_output_cgra_stencil_7$inner_compute$add_1164_1178_1179$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1165$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1165_1176_1177$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_1166_1175_1176$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1165_1176_1177$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.in.1","op_hcompute_output_cgra_stencil_7$inner_compute$add_1165_1176_1177$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1166$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1166_1175_1176$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_1167_1174_1175$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1166_1175_1176$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1167$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1167_1174_1175$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_1168_1173_1174$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1167_1174_1175$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1168$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1168_1173_1174$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_1169_1172_1173$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1168_1173_1174$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1169$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1169_1172_1173$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$add_1170_1171_1172$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1169_1172_1173$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1170$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1170_1171_1172$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_7$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1171$binop.data.out","op_hcompute_output_cgra_stencil_7$inner_compute$add_1170_1171_1172$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_0","op_hcompute_output_cgra_stencil_7$inner_compute$add_output_cgra_stencil_7_1177_1178$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1239$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1239_1253_1254$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1239_1253_1254$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_0","op_hcompute_output_cgra_stencil_8$inner_compute$add_1239_1253_1254$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1240$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1240_1251_1252$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_1241_1250_1251$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1240_1251_1252$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.in.1","op_hcompute_output_cgra_stencil_8$inner_compute$add_1240_1251_1252$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1241$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1241_1250_1251$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_1242_1249_1250$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1241_1250_1251$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1242$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1242_1249_1250$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_1243_1248_1249$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1242_1249_1250$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1243$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1243_1248_1249$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_1244_1247_1248$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1243_1248_1249$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1244$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1244_1247_1248$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_1245_1246_1247$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1244_1247_1248$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1245$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1245_1246_1247$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1246$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_1245_1246_1247$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_0","op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_8_1252_1253$binop.data.in.0"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]],
                ["en","BitIn"],
                ["clr","BitIn"]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["clrMux.in1","c0.out"],
                ["enMux.out","clrMux.in0"],
                ["reg0.in","clrMux.out"],
                ["self.clr","clrMux.sel"],
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
