# system info NIOSV_SOC on 2024.09.27.12:23:11
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1727428961
#
#
# Files generated for NIOSV_SOC on 2024.09.27.12:23:11
files:
filepath,kind,attributes,module,is_top
simulation/NIOSV_SOC.v,VERILOG,,NIOSV_SOC,true
simulation/submodules/NIOSV_SOC_ALTPLL_CLKS.vo,VERILOG,,NIOSV_SOC_ALTPLL_CLKS,false
simulation/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER.sv,SYSTEM_VERILOG,,NIOSV_SOC_EPCS_FLASH_CONTROLLER,false
simulation/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v,VERILOG,,NIOSV_SOC_EXT_SDRAM_PROGMEM,false
simulation/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v,VERILOG,,NIOSV_SOC_EXT_SDRAM_PROGMEM,false
simulation/submodules/NIOSV_SOC_GPI0_BUTN.v,VERILOG,,NIOSV_SOC_GPI0_BUTN,false
simulation/submodules/NIOSV_SOC_GPI1_DIPSW.v,VERILOG,,NIOSV_SOC_GPI1_DIPSW,false
simulation/submodules/NIOSV_SOC_GPO2_LEDG.v,VERILOG,,NIOSV_SOC_GPO2_LEDG,false
simulation/submodules/NIOSV_SOC_JTAG_UART_DBG.v,VERILOG,,NIOSV_SOC_JTAG_UART_DBG,false
simulation/submodules/NIOSV_SOC_NIOSV_M_CPU.v,VERILOG,,NIOSV_SOC_NIOSV_M_CPU,false
simulation/submodules/NIOSV_SOC_SOC_SYSID.v,VERILOG,,NIOSV_SOC_SOC_SYSID,false
simulation/submodules/NIOSV_SOC_UART_SERIAL_COM.v,VERILOG,,NIOSV_SOC_UART_SERIAL_COM,false
simulation/submodules/NIOSV_SOC_mm_interconnect_0.v,VERILOG,,NIOSV_SOC_mm_interconnect_0,false
simulation/submodules/NIOSV_SOC_irq_mapper.sv,SYSTEM_VERILOG,,NIOSV_SOC_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name.v,VERILOG,,NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name,false
simulation/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name.v,VERILOG,,NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name,false
simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_32dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_32enc.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_dec26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_altecc_enc26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_ecc_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_enc_dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_c_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_c_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
simulation/submodules/aldec/niosv_m_shift_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
NIOSV_SOC.ALTPLL_CLKS,NIOSV_SOC_ALTPLL_CLKS
NIOSV_SOC.EPCS_FLASH_CONTROLLER,NIOSV_SOC_EPCS_FLASH_CONTROLLER
NIOSV_SOC.EPCS_FLASH_CONTROLLER.asmi_parallel_instance_name,NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name
NIOSV_SOC.EPCS_FLASH_CONTROLLER.asmi_parallel_instance_name.asmi_parallel_instance_name,NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name
NIOSV_SOC.EPCS_FLASH_CONTROLLER.epcq_controller_instance_name,NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name
NIOSV_SOC.EPCS_FLASH_CONTROLLER.epcq_controller_instance_name.epcq_controller_instance_name,altera_epcq_controller_arb
NIOSV_SOC.EXT_SDRAM_PROGMEM,NIOSV_SOC_EXT_SDRAM_PROGMEM
NIOSV_SOC.GPI0_BUTN,NIOSV_SOC_GPI0_BUTN
NIOSV_SOC.GPI1_DIPSW,NIOSV_SOC_GPI1_DIPSW
NIOSV_SOC.GPO2_LEDG,NIOSV_SOC_GPO2_LEDG
NIOSV_SOC.JTAG_UART_DBG,NIOSV_SOC_JTAG_UART_DBG
NIOSV_SOC.NIOSV_M_CPU,NIOSV_SOC_NIOSV_M_CPU
NIOSV_SOC.NIOSV_M_CPU.hart,niosv_m_top
NIOSV_SOC.NIOSV_M_CPU.timer_module,niosv_timer_msip
NIOSV_SOC.NIOSV_M_CPU.dbg_mod,niosv_dm_top
NIOSV_SOC.NIOSV_M_CPU.irq_mapper,NIOSV_SOC_NIOSV_M_CPU_irq_mapper
NIOSV_SOC.NIOSV_M_CPU.irq_mapper_001,NIOSV_SOC_NIOSV_M_CPU_irq_mapper
NIOSV_SOC.NIOSV_M_CPU.irq_mapper_002,NIOSV_SOC_NIOSV_M_CPU_irq_mapper
NIOSV_SOC.SOC_SYSID,NIOSV_SOC_SOC_SYSID
NIOSV_SOC.UART_SERIAL_COM,NIOSV_SOC_UART_SERIAL_COM
NIOSV_SOC.mm_interconnect_0,NIOSV_SOC_mm_interconnect_0
NIOSV_SOC.mm_interconnect_0.JTAG_UART_DBG_avalon_jtag_slave_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_csr_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_mem_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.SOC_SYSID_control_slave_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_dm_agent_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.ALTPLL_CLKS_pll_slave_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.UART_SERIAL_COM_s1_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.GPI0_BUTN_s1_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.GPI1_DIPSW_s1_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.GPO2_LEDG_s1_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_timer_sw_agent_translator,altera_merlin_slave_translator
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_data_manager_agent,altera_merlin_axi_master_ni
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_instruction_manager_agent,altera_merlin_axi_master_ni
NIOSV_SOC.mm_interconnect_0.JTAG_UART_DBG_avalon_jtag_slave_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_csr_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_mem_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.SOC_SYSID_control_slave_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_dm_agent_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.ALTPLL_CLKS_pll_slave_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.UART_SERIAL_COM_s1_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.GPI0_BUTN_s1_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.GPI1_DIPSW_s1_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.GPO2_LEDG_s1_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_timer_sw_agent_agent,altera_merlin_slave_agent
NIOSV_SOC.mm_interconnect_0.JTAG_UART_DBG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.JTAG_UART_DBG_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_csr_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_csr_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_mem_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EPCS_FLASH_CONTROLLER_avl_mem_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.SOC_SYSID_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.SOC_SYSID_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.ALTPLL_CLKS_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.ALTPLL_CLKS_pll_slave_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.UART_SERIAL_COM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.UART_SERIAL_COM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPI0_BUTN_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPI0_BUTN_s1_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPI1_DIPSW_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPI1_DIPSW_s1_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPO2_LEDG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.GPO2_LEDG_s1_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
NIOSV_SOC.mm_interconnect_0.router,NIOSV_SOC_mm_interconnect_0_router
NIOSV_SOC.mm_interconnect_0.router_001,NIOSV_SOC_mm_interconnect_0_router
NIOSV_SOC.mm_interconnect_0.router_002,NIOSV_SOC_mm_interconnect_0_router_002
NIOSV_SOC.mm_interconnect_0.router_003,NIOSV_SOC_mm_interconnect_0_router_002
NIOSV_SOC.mm_interconnect_0.router_004,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_005,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_007,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_009,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_010,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_011,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_012,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_013,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_015,NIOSV_SOC_mm_interconnect_0_router_004
NIOSV_SOC.mm_interconnect_0.router_006,NIOSV_SOC_mm_interconnect_0_router_006
NIOSV_SOC.mm_interconnect_0.router_008,NIOSV_SOC_mm_interconnect_0_router_006
NIOSV_SOC.mm_interconnect_0.router_014,NIOSV_SOC_mm_interconnect_0_router_014
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
NIOSV_SOC.mm_interconnect_0.NIOSV_M_CPU_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_burst_adapter,altera_merlin_burst_adapter
NIOSV_SOC.mm_interconnect_0.cmd_demux,NIOSV_SOC_mm_interconnect_0_cmd_demux
NIOSV_SOC.mm_interconnect_0.cmd_demux_001,NIOSV_SOC_mm_interconnect_0_cmd_demux
NIOSV_SOC.mm_interconnect_0.cmd_demux_002,NIOSV_SOC_mm_interconnect_0_cmd_demux_002
NIOSV_SOC.mm_interconnect_0.cmd_demux_003,NIOSV_SOC_mm_interconnect_0_cmd_demux_002
NIOSV_SOC.mm_interconnect_0.cmd_mux,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_001,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_003,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_005,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_006,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_007,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_008,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_009,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_011,NIOSV_SOC_mm_interconnect_0_cmd_mux
NIOSV_SOC.mm_interconnect_0.cmd_mux_002,NIOSV_SOC_mm_interconnect_0_cmd_mux_002
NIOSV_SOC.mm_interconnect_0.cmd_mux_004,NIOSV_SOC_mm_interconnect_0_cmd_mux_002
NIOSV_SOC.mm_interconnect_0.cmd_mux_010,NIOSV_SOC_mm_interconnect_0_cmd_mux_002
NIOSV_SOC.mm_interconnect_0.rsp_demux,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_003,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_006,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_007,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_008,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_009,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_011,NIOSV_SOC_mm_interconnect_0_rsp_demux
NIOSV_SOC.mm_interconnect_0.rsp_demux_001,NIOSV_SOC_mm_interconnect_0_rsp_demux_001
NIOSV_SOC.mm_interconnect_0.rsp_demux_002,NIOSV_SOC_mm_interconnect_0_rsp_demux_002
NIOSV_SOC.mm_interconnect_0.rsp_demux_004,NIOSV_SOC_mm_interconnect_0_rsp_demux_004
NIOSV_SOC.mm_interconnect_0.rsp_demux_010,NIOSV_SOC_mm_interconnect_0_rsp_demux_004
NIOSV_SOC.mm_interconnect_0.rsp_demux_005,NIOSV_SOC_mm_interconnect_0_rsp_demux_005
NIOSV_SOC.mm_interconnect_0.rsp_mux,NIOSV_SOC_mm_interconnect_0_rsp_mux
NIOSV_SOC.mm_interconnect_0.rsp_mux_001,NIOSV_SOC_mm_interconnect_0_rsp_mux
NIOSV_SOC.mm_interconnect_0.rsp_mux_002,NIOSV_SOC_mm_interconnect_0_rsp_mux_002
NIOSV_SOC.mm_interconnect_0.rsp_mux_003,NIOSV_SOC_mm_interconnect_0_rsp_mux_002
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_rsp_width_adapter,altera_merlin_width_adapter
NIOSV_SOC.mm_interconnect_0.EXT_SDRAM_PROGMEM_s1_cmd_width_adapter,altera_merlin_width_adapter
NIOSV_SOC.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_008,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_009,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_010,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_011,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_012,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_013,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_014,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.crosser_015,altera_avalon_st_handshake_clock_crosser
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_001,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_002,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_003,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_004,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_005,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_006,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_007,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_008,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_009,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_011,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter
NIOSV_SOC.mm_interconnect_0.avalon_st_adapter_010,NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_010
NIOSV_SOC.irq_mapper,NIOSV_SOC_irq_mapper
NIOSV_SOC.irq_synchronizer,altera_irq_clock_crosser
NIOSV_SOC.rst_controller,altera_reset_controller
NIOSV_SOC.rst_controller_001,altera_reset_controller
