module frequency_divider_tb;
	reg CLK_in, reset; 
	reg CLK_sel[2:0]; 
	
	wire CLK_out; 
	
	frequency_divider DUT(CLK_in, CLK_out, reset, CLK_sel); 

	initial forever begin
		CLK_in = 1'b0;
		#1;
		CLK_in = 1'b1;
		#1;
	end
	initial begin
		reset = 1'b1;
		#5;
		CLK_sel = 3'b000;
		reset = 1'b0;
		#160;
		//CLK_sel = 3'b101; 
		#1000;
		$stop;
	end
endmodule

