git clone --depth 1 --no-tags https://github.com/howard881010/IC-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/540687701
git clone --depth 1 --no-tags https://github.com/TharunsaiBestha/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/540842976
git clone --depth 1 --no-tags https://github.com/wpf-flash/digital_circuit_lab.git f:/verilog_sva_gh_scraper/data/full_repos/538958935
git clone --depth 1 --no-tags https://github.com/yuru0320/Ticket-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/539043470
git clone --depth 1 --no-tags https://github.com/ashan240/32-Bit-Floating-Point-Arithmetic-Logic-Unit-main.git f:/verilog_sva_gh_scraper/data/full_repos/543165868
git clone --depth 1 --no-tags https://github.com/Azl369/digital_tube.git f:/verilog_sva_gh_scraper/data/full_repos/543405458
git clone --depth 1 --no-tags https://github.com/AhmedShafeekk/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/538762628
git clone --depth 1 --no-tags https://github.com/sxsxsx636363/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/540298183
git clone --depth 1 --no-tags https://github.com/schang412/verilog-gpio.git f:/verilog_sva_gh_scraper/data/full_repos/540213920
git clone --depth 1 --no-tags https://github.com/MegaIng/tc-exports.git f:/verilog_sva_gh_scraper/data/full_repos/542227136
git clone --depth 1 --no-tags https://github.com/0xn4utilus/pipeline_processor_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/542693361
git clone --depth 1 --no-tags https://github.com/OIhroDIL/stopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/541496159
git clone --depth 1 --no-tags https://github.com/MagicWinnie/IU_ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/540018990
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Proyecto-de-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/540134731
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/4-bit_binary_adder-subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/538484792
git clone --depth 1 --no-tags https://github.com/nishita-paul/FSM-1101.git f:/verilog_sva_gh_scraper/data/full_repos/541089416
git clone --depth 1 --no-tags https://github.com/ranjan2939/32-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/541106299
git clone --depth 1 --no-tags https://github.com/mangakoji/FONT5X7_NTSCSQU.git f:/verilog_sva_gh_scraper/data/full_repos/541174332
git clone --depth 1 --no-tags https://github.com/LCL-cdsak/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/544297120
git clone --depth 1 --no-tags https://github.com/Jerry-03/CDC-handshake-signal.git f:/verilog_sva_gh_scraper/data/full_repos/544685689
git clone --depth 1 --no-tags https://github.com/sakibjunaed/ECE241-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/544982516
git clone --depth 1 --no-tags https://github.com/shivpvtel/Five-Stage-Pipelined-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/539587105
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/538304563
git clone --depth 1 --no-tags https://github.com/guberti/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/538093459
git clone --depth 1 --no-tags https://github.com/iamkarthikbk/sample_design.git f:/verilog_sva_gh_scraper/data/full_repos/540298959
git clone --depth 1 --no-tags https://github.com/akashverma1011/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/543974778
git clone --depth 1 --no-tags https://github.com/MFisherBE/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/543425628
git clone --depth 1 --no-tags https://github.com/Benisonpin/caravel_mgmt_soc_litex.git f:/verilog_sva_gh_scraper/data/full_repos/544430744
git clone --depth 1 --no-tags https://github.com/smallcute123/chisel-riscv-32-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/543501431
git clone --depth 1 --no-tags https://github.com/Choijh03/FPGA_NEXYS_A7_PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/545248867
git clone --depth 1 --no-tags https://github.com/hyeonwoopyo/7segment.git f:/verilog_sva_gh_scraper/data/full_repos/538754841
git clone --depth 1 --no-tags https://github.com/dhillirajesh/GCD-Machine-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/539609148
git clone --depth 1 --no-tags https://github.com/TinyTapeout/cts_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/539442150
git clone --depth 1 --no-tags https://github.com/Scrunchy711/FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/539597181
git clone --depth 1 --no-tags https://github.com/Ren-Ps/ren_test.git f:/verilog_sva_gh_scraper/data/full_repos/539338051
git clone --depth 1 --no-tags https://github.com/KaparthiDivya/FIFO-Shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/538355510
git clone --depth 1 --no-tags https://github.com/jchaudhary21/eyrc22_SB_1135.git f:/verilog_sva_gh_scraper/data/full_repos/538320296
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/4-bit_binary_adder-subtractor_extension.git f:/verilog_sva_gh_scraper/data/full_repos/538486593
git clone --depth 1 --no-tags https://github.com/Mengyuan410/FPGA-IoT-Game-Project.git f:/verilog_sva_gh_scraper/data/full_repos/538489251
git clone --depth 1 --no-tags https://github.com/gbellocchi/genov.git f:/verilog_sva_gh_scraper/data/full_repos/538120135
git clone --depth 1 --no-tags https://github.com/HayLahav/Binary-adder-to-7-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/538138660
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/542767766
git clone --depth 1 --no-tags https://github.com/owen920831/Logic-Design-Laborator.git f:/verilog_sva_gh_scraper/data/full_repos/540807225
git clone --depth 1 --no-tags https://github.com/Abeilles14/VLSI-I.git f:/verilog_sva_gh_scraper/data/full_repos/541367426
git clone --depth 1 --no-tags https://github.com/adhowell/LD19-A7-interface.git f:/verilog_sva_gh_scraper/data/full_repos/541283847
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Nowcoder_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/541658393
git clone --depth 1 --no-tags https://github.com/pranithkumar123/Two-item-vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/541924274
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp5.git f:/verilog_sva_gh_scraper/data/full_repos/542992586
git clone --depth 1 --no-tags https://github.com/KorenX/basic-psm.git f:/verilog_sva_gh_scraper/data/full_repos/542232831
git clone --depth 1 --no-tags https://github.com/mailmesalah/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/542116778
git clone --depth 1 --no-tags https://github.com/alirezajaberirad/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/543695903
git clone --depth 1 --no-tags https://github.com/Shuhao99/DUKE_ECE550.git f:/verilog_sva_gh_scraper/data/full_repos/539705883
git clone --depth 1 --no-tags https://github.com/enessanc/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/539144192
git clone --depth 1 --no-tags https://github.com/juanma-gil/FPGA-UART.git f:/verilog_sva_gh_scraper/data/full_repos/544138275
git clone --depth 1 --no-tags https://github.com/s107081028/Logic_Design_Pikachu.git f:/verilog_sva_gh_scraper/data/full_repos/541050538
git clone --depth 1 --no-tags https://github.com/Gwins7/PackageHandler.git f:/verilog_sva_gh_scraper/data/full_repos/538347806
git clone --depth 1 --no-tags https://github.com/sarathb2/serial_adder.git f:/verilog_sva_gh_scraper/data/full_repos/543637079
git clone --depth 1 --no-tags https://github.com/edelist/4-Bit-Adder-Subtractor-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/543689138
git clone --depth 1 --no-tags https://github.com/saisumanthpamujula/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/543485825
git clone --depth 1 --no-tags https://github.com/Alapati-Venkat/BINARY_SEARCH.git f:/verilog_sva_gh_scraper/data/full_repos/543625103
git clone --depth 1 --no-tags https://github.com/MehrabToghani/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/539138819
git clone --depth 1 --no-tags https://github.com/arq-org-computadores/mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/539190801
git clone --depth 1 --no-tags https://github.com/Ahmed00Gaber/FPGA-Stegnography.git f:/verilog_sva_gh_scraper/data/full_repos/539531146
git clone --depth 1 --no-tags https://github.com/IngilizAdam/FPGA_Scientific_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/545318260
git clone --depth 1 --no-tags https://github.com/Zebio/CPU_Assincrona.git f:/verilog_sva_gh_scraper/data/full_repos/544975717
git clone --depth 1 --no-tags https://github.com/abdulmannan05/Design-and-Implementation-of-Mixed-Signal-Circuit-2-1-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/545380730
git clone --depth 1 --no-tags https://github.com/kgarima1234/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/541094356
git clone --depth 1 --no-tags https://github.com/datachiii/master-chi.git f:/verilog_sva_gh_scraper/data/full_repos/542122327
git clone --depth 1 --no-tags https://github.com/diegob94/ulx3s_blink.git f:/verilog_sva_gh_scraper/data/full_repos/542864259
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/543193233
git clone --depth 1 --no-tags https://github.com/deepthi7799/project.git f:/verilog_sva_gh_scraper/data/full_repos/540023705
git clone --depth 1 --no-tags https://github.com/chungen04/Digital-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/539884595
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECEexp4.git f:/verilog_sva_gh_scraper/data/full_repos/539877339
git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/Moving_avg.git f:/verilog_sva_gh_scraper/data/full_repos/543954684
git clone --depth 1 --no-tags https://github.com/amichai-bd/CPUGarageChallenge_2.git f:/verilog_sva_gh_scraper/data/full_repos/544952869
git clone --depth 1 --no-tags https://github.com/yuantian94/Multi-user-Game-Based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/544345530
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/Elevator_System.git f:/verilog_sva_gh_scraper/data/full_repos/544085829
git clone --depth 1 --no-tags https://github.com/jian-fang/a2p-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/542452876
git clone --depth 1 --no-tags https://github.com/h-enes-simsek/SimpleSinglePurposeProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/538219082
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Pipelined_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/538306251
git clone --depth 1 --no-tags https://github.com/Rylan-Bumbasi/MIPSPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/538336413
git clone --depth 1 --no-tags https://github.com/ZhuohaoXu/ECE-385---Digital-Systems-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/540260999
git clone --depth 1 --no-tags https://github.com/Jerry0708/ICC_2016_grad_cell.git f:/verilog_sva_gh_scraper/data/full_repos/541687711
git clone --depth 1 --no-tags https://github.com/brucechanglongxu/ComputerArch.git f:/verilog_sva_gh_scraper/data/full_repos/541696622
git clone --depth 1 --no-tags https://github.com/jefferyxu1/Multihat-Gaussian-Random-Number-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/545509910
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-02.git f:/verilog_sva_gh_scraper/data/full_repos/550380922
git clone --depth 1 --no-tags https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs.git f:/verilog_sva_gh_scraper/data/full_repos/550739190
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Cyclone-IV.git f:/verilog_sva_gh_scraper/data/full_repos/547121130
git clone --depth 1 --no-tags https://github.com/tsnlab/npu.git f:/verilog_sva_gh_scraper/data/full_repos/546507463
git clone --depth 1 --no-tags https://github.com/briansune/Kintex-7-OV13850-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/552601595
git clone --depth 1 --no-tags https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/551623742
git clone --depth 1 --no-tags https://github.com/opengateware/arcade-bankp.git f:/verilog_sva_gh_scraper/data/full_repos/547800360
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_skeleton_fa22.git f:/verilog_sva_gh_scraper/data/full_repos/550525542
git clone --depth 1 --no-tags https://github.com/CSI-SCT-SB/CSL-202-Digital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/555397523
git clone --depth 1 --no-tags https://github.com/wanderingnail/AXI_DMA.git f:/verilog_sva_gh_scraper/data/full_repos/548148950
git clone --depth 1 --no-tags https://github.com/learn-cocotb/tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/545859211
git clone --depth 1 --no-tags https://github.com/mjmaher987/Digital-Systems-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/555452252
git clone --depth 1 --no-tags https://github.com/dkgrizzly/pano_term.git f:/verilog_sva_gh_scraper/data/full_repos/550397893
git clone --depth 1 --no-tags https://github.com/romavis/lwdo-sdr-fw.git f:/verilog_sva_gh_scraper/data/full_repos/549012535
git clone --depth 1 --no-tags https://github.com/Zzzz0zzzZ/hardware-course-design.git f:/verilog_sva_gh_scraper/data/full_repos/555859915
