TimeQuest Timing Analyzer report for DE0_top
Fri Jan 08 15:36:52 2016
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1200mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Slow Corner Signal Integrity Metrics
 57. Fast Corner Signal Integrity Metrics
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; DE0_top                                           ;
; Device Family      ; Cyclone III                                       ;
; Device Name        ; EP3C16F484C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; U2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; U2|altpll_component|auto_generated|pll1|inclk[0] ; { U2|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 135.19 MHz ; 135.19 MHz      ; U2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 32.332 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.570 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.740  ; 0.000         ;
; U2|altpll_component|auto_generated|pll1|clk[0] ; 19.619 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 32.332 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 7.187      ;
; 32.355 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 7.158      ;
; 32.359 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 7.158      ;
; 32.409 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 7.112      ;
; 32.432 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 7.083      ;
; 32.436 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 7.083      ;
; 32.720 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.105     ; 6.804      ;
; 32.764 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 6.757      ;
; 32.787 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 6.728      ;
; 32.791 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 6.735      ;
; 32.791 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 6.728      ;
; 32.936 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 6.585      ;
; 32.959 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 6.556      ;
; 32.963 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 6.556      ;
; 33.152 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 6.374      ;
; 33.324 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 6.202      ;
; 33.377 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.109     ; 6.143      ;
; 33.378 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 6.143      ;
; 33.400 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.115     ; 6.114      ;
; 33.401 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 6.114      ;
; 33.404 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.111     ; 6.114      ;
; 33.405 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 6.114      ;
; 33.489 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 6.032      ;
; 33.493 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 6.028      ;
; 33.512 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 6.003      ;
; 33.516 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.999      ;
; 33.516 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 6.003      ;
; 33.520 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.999      ;
; 33.604 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.909      ;
; 33.616 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.897      ;
; 33.621 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.900      ;
; 33.647 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.872      ;
; 33.657 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.858      ;
; 33.669 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.846      ;
; 33.670 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.843      ;
; 33.674 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.843      ;
; 33.674 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.106     ; 5.849      ;
; 33.689 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.826      ;
; 33.701 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.814      ;
; 33.706 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.106     ; 5.817      ;
; 33.732 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.115     ; 5.782      ;
; 33.744 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.115     ; 5.770      ;
; 33.749 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.107     ; 5.773      ;
; 33.754 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.765      ;
; 33.765 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.104     ; 5.760      ;
; 33.766 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 5.760      ;
; 33.777 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.736      ;
; 33.781 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.736      ;
; 33.867 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 5.659      ;
; 33.879 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.638      ;
; 33.879 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.638      ;
; 33.881 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.103     ; 5.645      ;
; 33.881 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.638      ;
; 33.901 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.618      ;
; 33.904 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.609      ;
; 33.908 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.609      ;
; 33.924 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.589      ;
; 33.928 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.589      ;
; 33.932 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.587      ;
; 33.932 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.587      ;
; 33.964 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.555      ;
; 33.964 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.555      ;
; 33.966 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.553      ;
; 33.966 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.553      ;
; 33.966 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.553      ;
; 33.976 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.545      ;
; 33.983 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.530      ;
; 33.999 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.514      ;
; 34.007 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.111     ; 5.511      ;
; 34.007 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.111     ; 5.511      ;
; 34.019 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.502      ;
; 34.019 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.502      ;
; 34.019 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.502      ;
; 34.035 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.105     ; 5.489      ;
; 34.051 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.470      ;
; 34.051 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.470      ;
; 34.051 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.470      ;
; 34.081 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.434      ;
; 34.093 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.422      ;
; 34.094 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.419      ;
; 34.094 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.109     ; 5.426      ;
; 34.094 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.109     ; 5.426      ;
; 34.094 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.109     ; 5.426      ;
; 34.098 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.106     ; 5.425      ;
; 34.106 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.407      ;
; 34.110 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.403      ;
; 34.111 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.110     ; 5.408      ;
; 34.111 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.410      ;
; 34.116 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.112     ; 5.401      ;
; 34.127 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.388      ;
; 34.139 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.376      ;
; 34.142 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.105     ; 5.382      ;
; 34.144 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.106     ; 5.379      ;
; 34.199 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.316      ;
; 34.211 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.114     ; 5.304      ;
; 34.216 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.106     ; 5.307      ;
; 34.221 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.292      ;
; 34.225 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.108     ; 5.296      ;
; 34.233 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.280      ;
; 34.241 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.116     ; 5.272      ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.570 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.577 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.587 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.591 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.595 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.601 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.819      ;
; 0.602 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.705 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.923      ;
; 0.731 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.949      ;
; 0.731 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.949      ;
; 0.733 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.951      ;
; 0.737 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.955      ;
; 0.749 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.849 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.853 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.853 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.863 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.875 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.877 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.878 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.878 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.880 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.888 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.106      ;
; 0.890 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.108      ;
; 0.891 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.902 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.120      ;
; 0.904 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.122      ;
; 0.957 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.963 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.183      ;
; 0.973 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.975 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.980 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.198      ;
; 0.988 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 0.989 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 1.000 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.218      ;
; 1.001 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.219      ;
; 1.002 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.220      ;
; 1.002 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.220      ;
; 1.004 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.007 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.225      ;
; 1.008 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.226      ;
; 1.009 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.227      ;
; 1.018 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.236      ;
; 1.067 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.069 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.074 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.291      ;
; 1.077 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.295      ;
; 1.085 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.087 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.090 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.306      ;
; 1.090 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.308      ;
; 1.092 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.310      ;
; 1.099 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.317      ;
; 1.119 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.337      ;
; 1.120 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.338      ;
; 1.121 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.339      ;
; 1.171 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.389      ;
; 1.173 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.179 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.397      ;
; 1.181 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.399      ;
; 1.187 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.405      ;
; 1.190 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.406      ;
; 1.211 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.427      ;
; 1.230 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.233 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.451      ;
; 1.304 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.520      ;
; 1.321 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.537      ;
; 1.323 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.539      ;
; 1.334 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.552      ;
; 1.343 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.561      ;
; 1.355 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.573      ;
; 1.363 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.581      ;
; 1.371 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.589      ;
; 1.371 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.589      ;
; 1.375 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.593      ;
; 1.384 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.602      ;
; 1.394 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.612      ;
; 1.394 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.612      ;
; 1.414 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.630      ;
; 1.416 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.632      ;
; 1.425 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.643      ;
; 1.433 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.649      ;
; 1.435 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.651      ;
; 1.441 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.659      ;
; 1.442 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.660      ;
; 1.458 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.676      ;
; 1.488 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.706      ;
; 1.514 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.732      ;
; 1.526 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.746      ;
; 1.526 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.746      ;
; 1.526 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.742      ;
; 1.528 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.744      ;
; 1.557 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.775      ;
; 1.557 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.775      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8]                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8]                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9]                 ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync                     ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync                     ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                                  ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                                  ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                                  ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                                  ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                                 ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                                 ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                                   ;
; 19.699 ; 19.854       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                                   ;
; 19.700 ; 19.855       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                                 ;
; 19.700 ; 19.855       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                                 ;
; 19.700 ; 19.855       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                                   ;
; 19.700 ; 19.855       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                                   ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9]                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8]                 ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9]                 ;
; 19.723 ; 19.873       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                                   ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                                  ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                                  ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                                  ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                                 ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                                 ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                                   ;
; 19.724 ; 19.874       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                                   ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync                     ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync                     ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                                  ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                                 ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                                 ;
; 19.725 ; 19.875       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                                   ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[0]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[1]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[3]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[4]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[5]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[6]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[7]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[8]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[9]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[0]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[1]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[2]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[3]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[4]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[5]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[6]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[7]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[8]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[9]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[2]|clk                                           ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|hor_sync|clk                                              ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|ver_sync|clk                                              ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[3]|clk                                                    ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[1]|clk                                                   ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[2]|clk                                                   ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[3]|clk                                                     ;
; 19.863 ; 19.863       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[0]|clk                                                    ;
; 19.863 ; 19.863       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[1]|clk                                                    ;
; 19.863 ; 19.863       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[2]|clk                                                    ;
; 19.863 ; 19.863       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[0]|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.672 ; 8.190 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.672 ; 8.190 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -5.155 ; -5.789 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -5.155 ; -5.789 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.833 ; 2.676 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.833 ; 2.676 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.833 ; 2.676 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.833 ; 2.676 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.817 ; 2.660 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.841 ; 2.684 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.841 ; 2.684 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.825 ; 2.668 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.817 ; 2.660 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.831 ; 2.674 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.835 ; 2.678 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.837 ; 2.680 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.833 ; 2.676 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.818 ; 2.661 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.821 ; 2.664 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.837 ; 2.680 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.835 ; 2.678 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.408 ; 2.251 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.424 ; 2.267 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.424 ; 2.267 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.424 ; 2.267 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.408 ; 2.251 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.408 ; 2.251 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.432 ; 2.275 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.416 ; 2.259 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.408 ; 2.251 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.422 ; 2.265 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.426 ; 2.269 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.409 ; 2.252 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.424 ; 2.267 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.409 ; 2.252 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.412 ; 2.255 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.428 ; 2.271 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.426 ; 2.269 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 150.47 MHz ; 150.47 MHz      ; U2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 33.083 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.512 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.713  ; 0.000         ;
; U2|altpll_component|auto_generated|pll1|clk[0] ; 19.614 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 33.083 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 6.449      ;
; 33.085 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 6.452      ;
; 33.089 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 6.446      ;
; 33.127 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 6.407      ;
; 33.129 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 6.410      ;
; 33.133 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 6.404      ;
; 33.405 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.094     ; 6.135      ;
; 33.449 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 6.093      ;
; 33.470 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 6.069      ;
; 33.471 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 6.063      ;
; 33.473 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 6.064      ;
; 33.612 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.922      ;
; 33.614 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.925      ;
; 33.618 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.919      ;
; 33.795 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 5.747      ;
; 33.934 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 5.608      ;
; 34.039 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.096     ; 5.499      ;
; 34.040 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.101     ; 5.493      ;
; 34.042 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 5.494      ;
; 34.063 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.476      ;
; 34.064 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.470      ;
; 34.066 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.471      ;
; 34.110 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.424      ;
; 34.112 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.427      ;
; 34.116 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.421      ;
; 34.127 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.412      ;
; 34.128 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.406      ;
; 34.130 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.407      ;
; 34.197 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.335      ;
; 34.211 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.328      ;
; 34.226 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.306      ;
; 34.240 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.297      ;
; 34.241 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.291      ;
; 34.241 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.293      ;
; 34.243 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.292      ;
; 34.255 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 5.286      ;
; 34.270 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.264      ;
; 34.297 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.101     ; 5.236      ;
; 34.311 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.094     ; 5.229      ;
; 34.313 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.221      ;
; 34.326 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.101     ; 5.207      ;
; 34.327 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 5.214      ;
; 34.329 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.208      ;
; 34.330 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.202      ;
; 34.332 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.203      ;
; 34.342 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 5.192      ;
; 34.364 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 5.177      ;
; 34.388 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 5.154      ;
; 34.432 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 5.110      ;
; 34.445 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.092      ;
; 34.446 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.086      ;
; 34.448 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.087      ;
; 34.448 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.087      ;
; 34.448 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.087      ;
; 34.452 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.092     ; 5.090      ;
; 34.456 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.081      ;
; 34.457 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.075      ;
; 34.459 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 5.076      ;
; 34.492 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.045      ;
; 34.492 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 5.045      ;
; 34.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 5.009      ;
; 34.537 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 5.002      ;
; 34.546 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.991      ;
; 34.546 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.991      ;
; 34.546 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.991      ;
; 34.548 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 4.988      ;
; 34.548 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.098     ; 4.988      ;
; 34.552 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.980      ;
; 34.564 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.973      ;
; 34.564 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.973      ;
; 34.565 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.094     ; 4.975      ;
; 34.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.949      ;
; 34.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.949      ;
; 34.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.949      ;
; 34.612 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.920      ;
; 34.626 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.913      ;
; 34.641 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.891      ;
; 34.646 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.096     ; 4.892      ;
; 34.646 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.096     ; 4.892      ;
; 34.646 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.096     ; 4.892      ;
; 34.649 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.883      ;
; 34.651 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.097     ; 4.886      ;
; 34.653 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 4.881      ;
; 34.654 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.094     ; 4.886      ;
; 34.655 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.099     ; 4.880      ;
; 34.662 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.877      ;
; 34.662 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.877      ;
; 34.662 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.877      ;
; 34.667 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 4.874      ;
; 34.682 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 4.852      ;
; 34.702 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 4.832      ;
; 34.716 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 4.825      ;
; 34.728 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.804      ;
; 34.731 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 4.803      ;
; 34.739 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.793      ;
; 34.742 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.797      ;
; 34.744 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.100     ; 4.790      ;
; 34.753 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.095     ; 4.786      ;
; 34.757 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.102     ; 4.775      ;
; 34.758 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.093     ; 4.783      ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.512 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.518 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.528 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.534 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.540 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.738      ;
; 0.541 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.646 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.844      ;
; 0.657 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.657 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.667 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.865      ;
; 0.668 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.866      ;
; 0.673 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.871      ;
; 0.762 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.772 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.775 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.976      ;
; 0.779 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.784 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.786 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.790 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.988      ;
; 0.796 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.797 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.995      ;
; 0.810 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.008      ;
; 0.811 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.009      ;
; 0.852 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.852 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.859 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.861 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.059      ;
; 0.864 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.062      ;
; 0.868 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.880 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.078      ;
; 0.885 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.083      ;
; 0.886 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.084      ;
; 0.889 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.087      ;
; 0.890 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.088      ;
; 0.893 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.091      ;
; 0.899 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.097      ;
; 0.900 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.098      ;
; 0.901 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.099      ;
; 0.908 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.106      ;
; 0.912 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.110      ;
; 0.913 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.111      ;
; 0.941 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.139      ;
; 0.948 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.146      ;
; 0.953 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.955 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.153      ;
; 0.957 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.155      ;
; 0.964 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.969 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.969 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.166      ;
; 0.979 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.177      ;
; 0.986 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.184      ;
; 0.997 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.195      ;
; 1.004 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.008 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.206      ;
; 1.037 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.044 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.242      ;
; 1.044 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.242      ;
; 1.050 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.248      ;
; 1.051 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.249      ;
; 1.077 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.274      ;
; 1.093 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.291      ;
; 1.100 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.298      ;
; 1.104 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.301      ;
; 1.180 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.377      ;
; 1.189 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.387      ;
; 1.192 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.389      ;
; 1.200 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.397      ;
; 1.213 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.411      ;
; 1.222 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.420      ;
; 1.222 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.420      ;
; 1.245 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.444      ;
; 1.245 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.444      ;
; 1.259 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.457      ;
; 1.264 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.463      ;
; 1.264 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.463      ;
; 1.265 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.463      ;
; 1.269 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.466      ;
; 1.276 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.473      ;
; 1.288 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.485      ;
; 1.296 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.493      ;
; 1.300 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.498      ;
; 1.306 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.504      ;
; 1.324 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.522      ;
; 1.326 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.524      ;
; 1.365 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.565      ;
; 1.365 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.565      ;
; 1.365 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.562      ;
; 1.365 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.563      ;
; 1.367 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.565      ;
; 1.372 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.569      ;
; 1.425 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.623      ;
; 1.425 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.623      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8]                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9]                 ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2]                 ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync                     ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync                     ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                                  ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                                  ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                                  ;
; 19.711 ; 19.861       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                                  ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                                 ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                                 ;
; 19.711 ; 19.861       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                                 ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                                 ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                                   ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                                   ;
; 19.711 ; 19.866       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                                   ;
; 19.711 ; 19.861       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                                   ;
; 19.712 ; 19.862       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync                     ;
; 19.712 ; 19.862       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync                     ;
; 19.712 ; 19.862       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                                 ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                                  ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                                  ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                                  ;
; 19.713 ; 19.868       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                                  ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                                 ;
; 19.713 ; 19.868       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                                 ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                                 ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                                   ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                                   ;
; 19.713 ; 19.863       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                                   ;
; 19.713 ; 19.868       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8]                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9]                 ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[0]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[1]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[2]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[3]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[4]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[5]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[6]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[7]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[8]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[9]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[0]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[1]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[3]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[4]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[5]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[6]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[7]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[8]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[9]|clk                                           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[2]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[3]|clk                                                    ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[2]|clk                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[3]|clk                                                     ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|hor_sync|clk                                              ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|ver_sync|clk                                              ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[0]|clk                                                    ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[1]|clk                                                    ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[2]|clk                                                    ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[0]|clk                                                   ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[1]|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 6.747 ; 7.214 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.747 ; 7.214 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.508 ; -5.034 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.508 ; -5.034 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.907 ; 2.756 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.907 ; 2.756 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.891 ; 2.740 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.897 ; 2.746 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.901 ; 2.750 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.904 ; 2.753 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.882 ; 2.731 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.887 ; 2.736 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.904 ; 2.753 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.901 ; 2.750 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.522 ; 2.371 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.537 ; 2.386 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.537 ; 2.386 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.537 ; 2.386 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.522 ; 2.371 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.522 ; 2.371 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.545 ; 2.394 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.529 ; 2.378 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.522 ; 2.371 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.535 ; 2.384 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.539 ; 2.388 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.520 ; 2.369 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.537 ; 2.386 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.520 ; 2.369 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.525 ; 2.374 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.542 ; 2.391 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.539 ; 2.388 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 35.511 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.306 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.425  ; 0.000         ;
; U2|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 35.511 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 4.091      ;
; 35.512 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 4.087      ;
; 35.513 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.084      ;
; 35.544 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 4.060      ;
; 35.545 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 4.056      ;
; 35.546 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 4.053      ;
; 35.747 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.859      ;
; 35.780 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.828      ;
; 35.827 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.777      ;
; 35.828 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.773      ;
; 35.829 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.770      ;
; 35.897 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.707      ;
; 35.898 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.703      ;
; 35.899 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.700      ;
; 36.063 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.545      ;
; 36.095 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.509      ;
; 36.096 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.505      ;
; 36.097 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.502      ;
; 36.133 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.475      ;
; 36.145 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.457      ;
; 36.146 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.453      ;
; 36.147 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.450      ;
; 36.191 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.192 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.409      ;
; 36.193 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.406      ;
; 36.228 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.376      ;
; 36.229 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.372      ;
; 36.230 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.369      ;
; 36.303 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.294      ;
; 36.310 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.289      ;
; 36.328 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.274      ;
; 36.329 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.270      ;
; 36.330 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.267      ;
; 36.331 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.277      ;
; 36.332 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.265      ;
; 36.333 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.271      ;
; 36.339 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.260      ;
; 36.339 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.260      ;
; 36.340 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.266      ;
; 36.368 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.231      ;
; 36.369 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.237      ;
; 36.381 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.225      ;
; 36.386 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.211      ;
; 36.390 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.212      ;
; 36.391 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.208      ;
; 36.392 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.205      ;
; 36.392 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.212      ;
; 36.401 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.196      ;
; 36.427 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.181      ;
; 36.463 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.139      ;
; 36.463 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.145      ;
; 36.464 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.135      ;
; 36.465 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.132      ;
; 36.481 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.121      ;
; 36.482 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.117      ;
; 36.483 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.114      ;
; 36.487 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.112      ;
; 36.487 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.112      ;
; 36.494 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.107      ;
; 36.494 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.107      ;
; 36.507 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.090      ;
; 36.513 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.091      ;
; 36.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.079      ;
; 36.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.079      ;
; 36.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.079      ;
; 36.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.078      ;
; 36.523 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.078      ;
; 36.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.074      ;
; 36.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.074      ;
; 36.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.074      ;
; 36.541 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.058      ;
; 36.559 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.038      ;
; 36.559 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.045      ;
; 36.559 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.045      ;
; 36.559 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.045      ;
; 36.561 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.038      ;
; 36.562 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.037      ;
; 36.562 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|green[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.037      ;
; 36.564 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.042      ;
; 36.570 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.029      ;
; 36.571 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.035      ;
; 36.574 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.023      ;
; 36.580 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.024      ;
; 36.583 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[3]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 3.014      ;
; 36.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[0]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.012      ;
; 36.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|colours:C2|red[2]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.009      ;
; 36.590 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 3.009      ;
; 36.591 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 3.015      ;
; 36.611 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 2.988      ;
; 36.621 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[0]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 2.981      ;
; 36.621 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[1]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 2.981      ;
; 36.621 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|colours:C2|blue[2]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 2.981      ;
; 36.621 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 2.976      ;
; 36.626 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|colours:C2|red[1]   ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 2.980      ;
; 36.635 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|colours:C2|blue[3]  ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 2.964      ;
; 36.638 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 2.959      ;
; 36.640 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.070     ; 2.959      ;
; 36.641 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.063     ; 2.965      ;
; 36.642 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|colours:C2|green[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 2.955      ;
; 36.644 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|colours:C2|green[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 2.960      ;
+--------+------------------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.306 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.310 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.317 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.320 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.323 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.373 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.492      ;
; 0.388 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.507      ;
; 0.390 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.509      ;
; 0.394 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.394 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.406 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.525      ;
; 0.459 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.467 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.475 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.478 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.484 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.603      ;
; 0.485 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.604      ;
; 0.498 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.500 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.619      ;
; 0.521 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.525 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.537 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.539 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.542 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.544 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.548 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.667      ;
; 0.549 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.668      ;
; 0.550 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.669      ;
; 0.553 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.555 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.674      ;
; 0.584 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.591 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.595 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.714      ;
; 0.596 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.599 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.603 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.607 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.608 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.612 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.729      ;
; 0.641 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.760      ;
; 0.643 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.762      ;
; 0.646 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.763      ;
; 0.650 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.653 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.770      ;
; 0.653 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.772      ;
; 0.654 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.666 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.785      ;
; 0.674 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.793      ;
; 0.688 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.715 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.832      ;
; 0.716 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.833      ;
; 0.719 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.836      ;
; 0.724 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.843      ;
; 0.727 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.846      ;
; 0.727 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.846      ;
; 0.730 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.849      ;
; 0.733 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.852      ;
; 0.737 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.740 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.859      ;
; 0.740 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.859      ;
; 0.756 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.759 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.878      ;
; 0.761 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.880      ;
; 0.762 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.881      ;
; 0.778 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.895      ;
; 0.781 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.898      ;
; 0.782 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.899      ;
; 0.785 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.902      ;
; 0.791 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.910      ;
; 0.799 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.918      ;
; 0.814 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.935      ;
; 0.814 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.935      ;
; 0.819 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.938      ;
; 0.819 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.938      ;
; 0.840 ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.959      ;
; 0.844 ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.961      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U2|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------+
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[0] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[1] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[2] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[3] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[4] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[5] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[6] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[7] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[8] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_h[9] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[1] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[3] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[4] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[5] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[6] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[7] ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[8] ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[0] ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[2] ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|countVH:count|count_v[9] ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync     ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync     ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                  ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                 ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                 ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                 ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                 ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                   ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                   ;
; 19.682 ; 19.837       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                   ;
; 19.683 ; 19.838       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                  ;
; 19.683 ; 19.838       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                  ;
; 19.683 ; 19.838       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                  ;
; 19.683 ; 19.838       ; 0.155          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                   ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[0]                  ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[1]                  ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[2]                  ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|blue[3]                  ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[0]                 ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[2]                 ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[3]                 ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[0]                   ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[1]                   ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[2]                   ;
; 19.734 ; 19.884       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|red[3]                   ;
; 19.735 ; 19.885       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|hor_sync     ;
; 19.735 ; 19.885       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|SyncGen:C1|SyncVH:sync|ver_sync     ;
; 19.735 ; 19.885       ; 0.150          ; High Pulse Width ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; interface_vga:U1|colours:C2|green[1]                 ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|hor_sync|clk                              ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|sync|ver_sync|clk                              ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[3]|clk                                    ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[0]|clk                                   ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[1]|clk                                   ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[2]|clk                                   ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|green[3]|clk                                   ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[1]|clk                                     ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[2]|clk                                     ;
; 19.855 ; 19.855       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[3]|clk                                     ;
; 19.856 ; 19.856       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[0]|clk                                    ;
; 19.856 ; 19.856       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[1]|clk                                    ;
; 19.856 ; 19.856       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|blue[2]|clk                                    ;
; 19.856 ; 19.856       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C2|red[0]|clk                                     ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[0]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[1]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[2]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[3]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[4]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[5]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[6]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[7]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[8]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_h[9]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[1]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[3]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[4]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[5]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[6]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[7]|clk                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[8]|clk                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; U2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|C1|count|count_v[0]|clk                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.417 ; 5.120 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.417 ; 5.120 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.930 ; -3.785 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.930 ; -3.785 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.753 ; 1.665 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.753 ; 1.665 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.753 ; 1.665 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.753 ; 1.665 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.737 ; 1.649 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.760 ; 1.672 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.760 ; 1.672 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.745 ; 1.657 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.737 ; 1.649 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.750 ; 1.662 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.755 ; 1.667 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.757 ; 1.669 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.753 ; 1.665 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.737 ; 1.649 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.740 ; 1.652 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.757 ; 1.669 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.755 ; 1.667 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.514 ; 1.426 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.499 ; 1.411 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.509 ; 1.421 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.494 ; 1.406 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.512 ; 1.424 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.509 ; 1.421 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 32.332 ; 0.306 ; N/A      ; N/A     ; 9.425               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  U2|altpll_component|auto_generated|pll1|clk[0] ; 32.332 ; 0.306 ; N/A      ; N/A     ; 19.614              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U2|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.672 ; 8.190 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.672 ; 8.190 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.930 ; -3.785 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.930 ; -3.785 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.907 ; 2.756 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.907 ; 2.756 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.891 ; 2.740 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.897 ; 2.746 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.901 ; 2.750 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.904 ; 2.753 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.899 ; 2.748 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.882 ; 2.731 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.887 ; 2.736 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.904 ; 2.753 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.901 ; 2.750 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.514 ; 1.426 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.499 ; 1.411 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.509 ; 1.421 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.507 ; 1.419 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.494 ; 1.406 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.512 ; 1.424 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.509 ; 1.421 ; Rise       ; U2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 3202     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U2|altpll_component|auto_generated|pll1|clk[0] ; U2|altpll_component|auto_generated|pll1|clk[0] ; 3202     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 46    ; 46   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Jan 08 15:36:38 2016
Info: Command: quartus_sta DE0_top -c DE0_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {U2|altpll_component|auto_generated|pll1|clk[0]} {U2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 32.332
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.332         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.570         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.740         0.000 CLOCK_50 
    Info (332119):    19.619         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    33.083         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.512         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.713         0.000 CLOCK_50 
    Info (332119):    19.614         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.511         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.306         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.425         0.000 CLOCK_50 
    Info (332119):    19.649         0.000 U2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 365 megabytes
    Info: Processing ended: Fri Jan 08 15:36:52 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:03


