#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fcc1f445a60 .scope module, "TestBench" "TestBench" 2 15;
 .timescale -9 -12;
v0x7fcc1f4765f0_0 .var "CLK", 0 0;
v0x7fcc1f476680_0 .var "RST", 0 0;
v0x7fcc1f476710_0 .var/i "count", 31 0;
v0x7fcc1f4767a0_0 .var/i "end_count", 31 0;
v0x7fcc1f476830_0 .var/i "handle", 31 0;
S_0x7fcc1f43f080 .scope module, "cpu" "Simple_Single_CPU" 2 24, 3 3 0, S_0x7fcc1f445a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x7fcc1f47bcb0 .functor AND 1, v0x7fcc1f46eff0_0, L_0x7fcc1f47b9d0, C4<1>, C4<1>;
v0x7fcc1f4754b0_0 .net "Branch", 0 0, v0x7fcc1f46eff0_0;  1 drivers
v0x7fcc1f475560_0 .net "RegDst", 0 0, v0x7fcc1f46f0a0_0;  1 drivers
v0x7fcc1f475630_0 .net "RegWrite", 0 0, v0x7fcc1f46f130_0;  1 drivers
v0x7fcc1f475700_0 .net "aft_sft", 31 0, L_0x7fcc1f47bbd0;  1 drivers
v0x7fcc1f4757d0_0 .net "aft_sgn", 31 0, v0x7fcc1f474ec0_0;  1 drivers
v0x7fcc1f4758a0_0 .net "aluCTtoalu", 3 0, v0x7fcc1f4629c0_0;  1 drivers
v0x7fcc1f475970_0 .net "aluOp", 2 0, v0x7fcc1f46ef30_0;  1 drivers
v0x7fcc1f475a40_0 .net "aluSrc", 0 0, v0x7fcc1f46ee80_0;  1 drivers
v0x7fcc1f475b10_0 .net "alu_src", 31 0, v0x7fcc1f4728e0_0;  1 drivers
v0x7fcc1f475c20_0 .net "clk_i", 0 0, v0x7fcc1f4765f0_0;  1 drivers
v0x7fcc1f475cf0_0 .net "fin_pc", 31 0, v0x7fcc1f472f50_0;  1 drivers
v0x7fcc1f475dc0_0 .net "instr", 31 0, v0x7fcc1f472230_0;  1 drivers
v0x7fcc1f475e50_0 .net "nxt_pc0", 31 0, v0x7fcc1f46e570_0;  1 drivers
v0x7fcc1f475ee0_0 .net "nxt_pc1", 31 0, v0x7fcc1f46ea50_0;  1 drivers
v0x7fcc1f475fb0_0 .net "nxt_slc", 0 0, L_0x7fcc1f47bcb0;  1 drivers
v0x7fcc1f476040_0 .net "pc", 31 0, v0x7fcc1f473b00_0;  1 drivers
v0x7fcc1f4760d0_0 .net "rd1", 31 0, L_0x7fcc1f476cd0;  1 drivers
v0x7fcc1f4762a0_0 .net "rd2", 31 0, L_0x7fcc1f476fa0;  1 drivers
v0x7fcc1f476330_0 .net "rst_i", 0 0, v0x7fcc1f476680_0;  1 drivers
v0x7fcc1f4763c0_0 .net "wrt_dat", 31 0, v0x7fcc1f46de50_0;  1 drivers
v0x7fcc1f476490_0 .net "wrt_reg", 4 0, v0x7fcc1f4735d0_0;  1 drivers
v0x7fcc1f476560_0 .net "zeo", 0 0, L_0x7fcc1f47b9d0;  1 drivers
L_0x7fcc1f476930 .part v0x7fcc1f472230_0, 16, 5;
L_0x7fcc1f476a10 .part v0x7fcc1f472230_0, 11, 5;
L_0x7fcc1f477050 .part v0x7fcc1f472230_0, 21, 5;
L_0x7fcc1f4771b0 .part v0x7fcc1f472230_0, 16, 5;
L_0x7fcc1f47a960 .part v0x7fcc1f472230_0, 26, 6;
L_0x7fcc1f47b750 .part v0x7fcc1f472230_0, 0, 6;
L_0x7fcc1f47b7f0 .part v0x7fcc1f472230_0, 0, 16;
S_0x7fcc1f43fcb0 .scope module, "AC" "ALU_Ctrl" 3 77, 4 12 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
L_0x7fcc1f47abb0 .functor OR 1, L_0x7fcc1f47aa30, L_0x7fcc1f47aad0, C4<0>, C4<0>;
L_0x7fcc1f47ad40 .functor AND 1, L_0x7fcc1f47abb0, L_0x7fcc1f47aca0, C4<1>, C4<1>;
L_0x7fcc1f47af10 .functor NOT 1, L_0x7fcc1f47ae70, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f47b130 .functor NOT 1, L_0x7fcc1f47afc0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f47b1a0 .functor OR 1, L_0x7fcc1f47af10, L_0x7fcc1f47b130, C4<0>, C4<0>;
L_0x7fcc1f47b470 .functor AND 1, L_0x7fcc1f47b2b0, L_0x7fcc1f47b3d0, C4<1>, C4<1>;
L_0x7fcc1f47b620 .functor OR 1, L_0x7fcc1f47b470, L_0x7fcc1f47b580, C4<0>, C4<0>;
v0x7fcc1f4629c0_0 .var "ALUCtrl_o", 3 0;
v0x7fcc1f46ccc0_0 .net "ALUOp_i", 2 0, v0x7fcc1f46ef30_0;  alias, 1 drivers
v0x7fcc1f46cd70_0 .net *"_ivl_1", 0 0, L_0x7fcc1f47aa30;  1 drivers
v0x7fcc1f46ce30_0 .net *"_ivl_11", 0 0, L_0x7fcc1f47ae70;  1 drivers
v0x7fcc1f46cee0_0 .net *"_ivl_12", 0 0, L_0x7fcc1f47af10;  1 drivers
v0x7fcc1f46cfd0_0 .net *"_ivl_15", 0 0, L_0x7fcc1f47afc0;  1 drivers
v0x7fcc1f46d080_0 .net *"_ivl_16", 0 0, L_0x7fcc1f47b130;  1 drivers
v0x7fcc1f46d130_0 .net *"_ivl_21", 0 0, L_0x7fcc1f47b2b0;  1 drivers
v0x7fcc1f46d1e0_0 .net *"_ivl_23", 0 0, L_0x7fcc1f47b3d0;  1 drivers
v0x7fcc1f46d2f0_0 .net *"_ivl_24", 0 0, L_0x7fcc1f47b470;  1 drivers
v0x7fcc1f46d3a0_0 .net *"_ivl_27", 0 0, L_0x7fcc1f47b580;  1 drivers
v0x7fcc1f46d450_0 .net *"_ivl_3", 0 0, L_0x7fcc1f47aad0;  1 drivers
v0x7fcc1f46d500_0 .net *"_ivl_4", 0 0, L_0x7fcc1f47abb0;  1 drivers
v0x7fcc1f46d5b0_0 .net *"_ivl_7", 0 0, L_0x7fcc1f47aca0;  1 drivers
v0x7fcc1f46d660_0 .net "funct_i", 5 0, L_0x7fcc1f47b750;  1 drivers
v0x7fcc1f46d710_0 .net "op0", 0 0, L_0x7fcc1f47ad40;  1 drivers
v0x7fcc1f46d7b0_0 .net "op1", 0 0, L_0x7fcc1f47b1a0;  1 drivers
v0x7fcc1f46d940_0 .net "op2", 0 0, L_0x7fcc1f47b620;  1 drivers
L_0x7fcc210630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f46d9d0_0 .net "op3", 0 0, L_0x7fcc210630e0;  1 drivers
E_0x7fcc1f4459f0/0 .event edge, v0x7fcc1f46ccc0_0, v0x7fcc1f46d9d0_0, v0x7fcc1f46d940_0, v0x7fcc1f46d7b0_0;
E_0x7fcc1f4459f0/1 .event edge, v0x7fcc1f46d710_0;
E_0x7fcc1f4459f0 .event/or E_0x7fcc1f4459f0/0, E_0x7fcc1f4459f0/1;
L_0x7fcc1f47aa30 .part L_0x7fcc1f47b750, 0, 1;
L_0x7fcc1f47aad0 .part L_0x7fcc1f47b750, 3, 1;
L_0x7fcc1f47aca0 .part v0x7fcc1f46ef30_0, 1, 1;
L_0x7fcc1f47ae70 .part L_0x7fcc1f47b750, 2, 1;
L_0x7fcc1f47afc0 .part v0x7fcc1f46ef30_0, 1, 1;
L_0x7fcc1f47b2b0 .part L_0x7fcc1f47b750, 1, 1;
L_0x7fcc1f47b3d0 .part v0x7fcc1f46ef30_0, 1, 1;
L_0x7fcc1f47b580 .part v0x7fcc1f46ef30_0, 0, 1;
S_0x7fcc1f46daa0 .scope module, "ALU" "ALU" 3 101, 5 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7fcc21063128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f46dcf0_0 .net/2u *"_ivl_0", 31 0, L_0x7fcc21063128;  1 drivers
v0x7fcc1f46dd90_0 .net "ctrl_i", 3 0, v0x7fcc1f4629c0_0;  alias, 1 drivers
v0x7fcc1f46de50_0 .var "result_o", 31 0;
v0x7fcc1f46df00_0 .net/s "src1_i", 31 0, L_0x7fcc1f476cd0;  alias, 1 drivers
v0x7fcc1f46dfb0_0 .net/s "src2_i", 31 0, v0x7fcc1f4728e0_0;  alias, 1 drivers
v0x7fcc1f46e0a0_0 .net "zero_o", 0 0, L_0x7fcc1f47b9d0;  alias, 1 drivers
E_0x7fcc1f46dcc0 .event edge, v0x7fcc1f46dfb0_0, v0x7fcc1f46df00_0, v0x7fcc1f4629c0_0;
L_0x7fcc1f47b9d0 .cmp/eq 32, v0x7fcc1f46de50_0, L_0x7fcc21063128;
S_0x7fcc1f46e1c0 .scope module, "Adder1" "Adder" 3 25, 6 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_0x7fcc21063008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f46e400_0 .net "src1_i", 31 0, L_0x7fcc21063008;  1 drivers
v0x7fcc1f46e4c0_0 .net "src2_i", 31 0, v0x7fcc1f473b00_0;  alias, 1 drivers
v0x7fcc1f46e570_0 .var "sum_o", 31 0;
E_0x7fcc1f46e3d0 .event edge, v0x7fcc1f46e400_0, v0x7fcc1f46e4c0_0;
S_0x7fcc1f46e680 .scope module, "Adder2" "Adder" 3 111, 6 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fcc1f46e8e0_0 .net "src1_i", 31 0, v0x7fcc1f46e570_0;  alias, 1 drivers
v0x7fcc1f46e9b0_0 .net "src2_i", 31 0, L_0x7fcc1f47bbd0;  alias, 1 drivers
v0x7fcc1f46ea50_0 .var "sum_o", 31 0;
E_0x7fcc1f46e890 .event edge, v0x7fcc1f46e570_0, v0x7fcc1f46e9b0_0;
S_0x7fcc1f46eb60 .scope module, "Decoder" "Decoder" 3 66, 7 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
L_0x7fcc1f4772f0 .functor NOT 1, L_0x7fcc1f477250, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f4774a0 .functor NOT 1, L_0x7fcc1f4773c0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f477550 .functor AND 1, L_0x7fcc1f4772f0, L_0x7fcc1f4774a0, C4<1>, C4<1>;
L_0x7fcc1f477720 .functor NOT 1, L_0x7fcc1f477660, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f4777f0 .functor AND 1, L_0x7fcc1f477550, L_0x7fcc1f477720, C4<1>, C4<1>;
L_0x7fcc1f477a50 .functor NOT 1, L_0x7fcc1f477930, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f477ac0 .functor AND 1, L_0x7fcc1f4777f0, L_0x7fcc1f477a50, C4<1>, C4<1>;
L_0x7fcc1f477c90 .functor NOT 1, L_0x7fcc1f477bf0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f477d40 .functor AND 1, L_0x7fcc1f477ac0, L_0x7fcc1f477c90, C4<1>, C4<1>;
L_0x7fcc1f477f20 .functor NOT 1, L_0x7fcc1f477e80, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f477f90 .functor AND 1, L_0x7fcc1f477d40, L_0x7fcc1f477f20, C4<1>, C4<1>;
L_0x7fcc1f4781a0 .functor NOT 1, L_0x7fcc1f478100, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f4783f0 .functor NOT 1, L_0x7fcc1f478250, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f4784d0 .functor AND 1, L_0x7fcc1f4781a0, L_0x7fcc1f4783f0, C4<1>, C4<1>;
L_0x7fcc1f478620 .functor AND 1, L_0x7fcc1f4784d0, L_0x7fcc1f478580, C4<1>, C4<1>;
L_0x7fcc1f478460 .functor NOT 1, L_0x7fcc1f478790, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f478870 .functor AND 1, L_0x7fcc1f478620, L_0x7fcc1f478460, C4<1>, C4<1>;
L_0x7fcc1f478a90 .functor NOT 1, L_0x7fcc1f4789f0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f478b00 .functor AND 1, L_0x7fcc1f478870, L_0x7fcc1f478a90, C4<1>, C4<1>;
L_0x7fcc1f478960 .functor NOT 1, L_0x7fcc1f478c90, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f478d70 .functor AND 1, L_0x7fcc1f478b00, L_0x7fcc1f478960, C4<1>, C4<1>;
L_0x7fcc1f478f80 .functor NOT 1, L_0x7fcc1f478bf0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479090 .functor NOT 1, L_0x7fcc1f478ff0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479200 .functor AND 1, L_0x7fcc1f478f80, L_0x7fcc1f479090, C4<1>, C4<1>;
L_0x7fcc1f478f10 .functor AND 1, L_0x7fcc1f479200, L_0x7fcc1f479290, C4<1>, C4<1>;
L_0x7fcc1f479140 .functor NOT 1, L_0x7fcc1f479500, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f4782f0 .functor AND 1, L_0x7fcc1f478f10, L_0x7fcc1f479140, C4<1>, C4<1>;
L_0x7fcc1f479960 .functor AND 1, L_0x7fcc1f4782f0, L_0x7fcc1f4798c0, C4<1>, C4<1>;
L_0x7fcc1f479a70 .functor NOT 1, L_0x7fcc1f4799d0, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479bd0 .functor AND 1, L_0x7fcc1f479960, L_0x7fcc1f479a70, C4<1>, C4<1>;
L_0x7fcc1f479da0 .functor NOT 1, L_0x7fcc1f479c60, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479430 .functor NOT 1, L_0x7fcc1f479f10, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479b20 .functor AND 1, L_0x7fcc1f479da0, L_0x7fcc1f479430, C4<1>, C4<1>;
L_0x7fcc1f47a1b0 .functor NOT 1, L_0x7fcc1f479e10, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f479d00 .functor AND 1, L_0x7fcc1f479b20, L_0x7fcc1f47a1b0, C4<1>, C4<1>;
L_0x7fcc1f47a090 .functor AND 1, L_0x7fcc1f479d00, L_0x7fcc1f479ff0, C4<1>, C4<1>;
L_0x7fcc1f47a5a0 .functor NOT 1, L_0x7fcc1f47a440, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f47a140 .functor AND 1, L_0x7fcc1f47a090, L_0x7fcc1f47a5a0, C4<1>, C4<1>;
L_0x7fcc1f47a340 .functor NOT 1, L_0x7fcc1f47a740, C4<0>, C4<0>, C4<0>;
L_0x7fcc1f47a610 .functor AND 1, L_0x7fcc1f47a140, L_0x7fcc1f47a340, C4<1>, C4<1>;
v0x7fcc1f46ee80_0 .var "ALUSrc_o", 0 0;
v0x7fcc1f46ef30_0 .var "ALU_op_o", 2 0;
v0x7fcc1f46eff0_0 .var "Branch_o", 0 0;
v0x7fcc1f46f0a0_0 .var "RegDst_o", 0 0;
v0x7fcc1f46f130_0 .var "RegWrite_o", 0 0;
v0x7fcc1f46f210_0 .net *"_ivl_1", 0 0, L_0x7fcc1f477250;  1 drivers
v0x7fcc1f46f2c0_0 .net *"_ivl_101", 0 0, L_0x7fcc1f479f10;  1 drivers
v0x7fcc1f46f370_0 .net *"_ivl_102", 0 0, L_0x7fcc1f479430;  1 drivers
v0x7fcc1f46f420_0 .net *"_ivl_104", 0 0, L_0x7fcc1f479b20;  1 drivers
v0x7fcc1f46f530_0 .net *"_ivl_107", 0 0, L_0x7fcc1f479e10;  1 drivers
v0x7fcc1f46f5e0_0 .net *"_ivl_108", 0 0, L_0x7fcc1f47a1b0;  1 drivers
v0x7fcc1f46f690_0 .net *"_ivl_11", 0 0, L_0x7fcc1f477660;  1 drivers
v0x7fcc1f46f740_0 .net *"_ivl_110", 0 0, L_0x7fcc1f479d00;  1 drivers
v0x7fcc1f46f7f0_0 .net *"_ivl_113", 0 0, L_0x7fcc1f479ff0;  1 drivers
v0x7fcc1f46f8a0_0 .net *"_ivl_114", 0 0, L_0x7fcc1f47a090;  1 drivers
v0x7fcc1f46f950_0 .net *"_ivl_117", 0 0, L_0x7fcc1f47a440;  1 drivers
v0x7fcc1f46fa00_0 .net *"_ivl_118", 0 0, L_0x7fcc1f47a5a0;  1 drivers
v0x7fcc1f46fb90_0 .net *"_ivl_12", 0 0, L_0x7fcc1f477720;  1 drivers
v0x7fcc1f46fc20_0 .net *"_ivl_120", 0 0, L_0x7fcc1f47a140;  1 drivers
v0x7fcc1f46fcd0_0 .net *"_ivl_123", 0 0, L_0x7fcc1f47a740;  1 drivers
v0x7fcc1f46fd80_0 .net *"_ivl_124", 0 0, L_0x7fcc1f47a340;  1 drivers
v0x7fcc1f46fe30_0 .net *"_ivl_14", 0 0, L_0x7fcc1f4777f0;  1 drivers
v0x7fcc1f46fee0_0 .net *"_ivl_17", 0 0, L_0x7fcc1f477930;  1 drivers
v0x7fcc1f46ff90_0 .net *"_ivl_18", 0 0, L_0x7fcc1f477a50;  1 drivers
v0x7fcc1f470040_0 .net *"_ivl_2", 0 0, L_0x7fcc1f4772f0;  1 drivers
v0x7fcc1f4700f0_0 .net *"_ivl_20", 0 0, L_0x7fcc1f477ac0;  1 drivers
v0x7fcc1f4701a0_0 .net *"_ivl_23", 0 0, L_0x7fcc1f477bf0;  1 drivers
v0x7fcc1f470250_0 .net *"_ivl_24", 0 0, L_0x7fcc1f477c90;  1 drivers
v0x7fcc1f470300_0 .net *"_ivl_26", 0 0, L_0x7fcc1f477d40;  1 drivers
v0x7fcc1f4703b0_0 .net *"_ivl_29", 0 0, L_0x7fcc1f477e80;  1 drivers
v0x7fcc1f470460_0 .net *"_ivl_30", 0 0, L_0x7fcc1f477f20;  1 drivers
v0x7fcc1f470510_0 .net *"_ivl_35", 0 0, L_0x7fcc1f478100;  1 drivers
v0x7fcc1f4705c0_0 .net *"_ivl_36", 0 0, L_0x7fcc1f4781a0;  1 drivers
v0x7fcc1f46fab0_0 .net *"_ivl_39", 0 0, L_0x7fcc1f478250;  1 drivers
v0x7fcc1f470850_0 .net *"_ivl_40", 0 0, L_0x7fcc1f4783f0;  1 drivers
v0x7fcc1f4708e0_0 .net *"_ivl_42", 0 0, L_0x7fcc1f4784d0;  1 drivers
v0x7fcc1f470980_0 .net *"_ivl_45", 0 0, L_0x7fcc1f478580;  1 drivers
v0x7fcc1f470a30_0 .net *"_ivl_46", 0 0, L_0x7fcc1f478620;  1 drivers
v0x7fcc1f470ae0_0 .net *"_ivl_49", 0 0, L_0x7fcc1f478790;  1 drivers
v0x7fcc1f470b90_0 .net *"_ivl_5", 0 0, L_0x7fcc1f4773c0;  1 drivers
v0x7fcc1f470c40_0 .net *"_ivl_50", 0 0, L_0x7fcc1f478460;  1 drivers
v0x7fcc1f470cf0_0 .net *"_ivl_52", 0 0, L_0x7fcc1f478870;  1 drivers
v0x7fcc1f470da0_0 .net *"_ivl_55", 0 0, L_0x7fcc1f4789f0;  1 drivers
v0x7fcc1f470e50_0 .net *"_ivl_56", 0 0, L_0x7fcc1f478a90;  1 drivers
v0x7fcc1f470f00_0 .net *"_ivl_58", 0 0, L_0x7fcc1f478b00;  1 drivers
v0x7fcc1f470fb0_0 .net *"_ivl_6", 0 0, L_0x7fcc1f4774a0;  1 drivers
v0x7fcc1f471060_0 .net *"_ivl_61", 0 0, L_0x7fcc1f478c90;  1 drivers
v0x7fcc1f471110_0 .net *"_ivl_62", 0 0, L_0x7fcc1f478960;  1 drivers
v0x7fcc1f4711c0_0 .net *"_ivl_67", 0 0, L_0x7fcc1f478bf0;  1 drivers
v0x7fcc1f471270_0 .net *"_ivl_68", 0 0, L_0x7fcc1f478f80;  1 drivers
v0x7fcc1f471320_0 .net *"_ivl_71", 0 0, L_0x7fcc1f478ff0;  1 drivers
v0x7fcc1f4713d0_0 .net *"_ivl_72", 0 0, L_0x7fcc1f479090;  1 drivers
v0x7fcc1f471480_0 .net *"_ivl_74", 0 0, L_0x7fcc1f479200;  1 drivers
v0x7fcc1f471530_0 .net *"_ivl_77", 0 0, L_0x7fcc1f479290;  1 drivers
v0x7fcc1f4715e0_0 .net *"_ivl_78", 0 0, L_0x7fcc1f478f10;  1 drivers
v0x7fcc1f471690_0 .net *"_ivl_8", 0 0, L_0x7fcc1f477550;  1 drivers
v0x7fcc1f471740_0 .net *"_ivl_81", 0 0, L_0x7fcc1f479500;  1 drivers
v0x7fcc1f4717f0_0 .net *"_ivl_82", 0 0, L_0x7fcc1f479140;  1 drivers
v0x7fcc1f4718a0_0 .net *"_ivl_84", 0 0, L_0x7fcc1f4782f0;  1 drivers
v0x7fcc1f471950_0 .net *"_ivl_87", 0 0, L_0x7fcc1f4798c0;  1 drivers
v0x7fcc1f471a00_0 .net *"_ivl_88", 0 0, L_0x7fcc1f479960;  1 drivers
v0x7fcc1f471ab0_0 .net *"_ivl_91", 0 0, L_0x7fcc1f4799d0;  1 drivers
v0x7fcc1f471b60_0 .net *"_ivl_92", 0 0, L_0x7fcc1f479a70;  1 drivers
v0x7fcc1f471c10_0 .net *"_ivl_97", 0 0, L_0x7fcc1f479c60;  1 drivers
v0x7fcc1f471cc0_0 .net *"_ivl_98", 0 0, L_0x7fcc1f479da0;  1 drivers
v0x7fcc1f470670_0 .net "addi", 0 0, L_0x7fcc1f478d70;  1 drivers
v0x7fcc1f470710_0 .net "bieq", 0 0, L_0x7fcc1f47a610;  1 drivers
v0x7fcc1f4707b0_0 .net "instr_op_i", 5 0, L_0x7fcc1f47a960;  1 drivers
v0x7fcc1f471d60_0 .net "rfmt", 0 0, L_0x7fcc1f477f90;  1 drivers
v0x7fcc1f471e00_0 .net "slti", 0 0, L_0x7fcc1f479bd0;  1 drivers
E_0x7fcc1f46ee20 .event edge, v0x7fcc1f4707b0_0;
E_0x7fcc1f46ee50 .event edge, v0x7fcc1f471d60_0, v0x7fcc1f470670_0, v0x7fcc1f471e00_0, v0x7fcc1f470710_0;
L_0x7fcc1f477250 .part L_0x7fcc1f47a960, 5, 1;
L_0x7fcc1f4773c0 .part L_0x7fcc1f47a960, 4, 1;
L_0x7fcc1f477660 .part L_0x7fcc1f47a960, 3, 1;
L_0x7fcc1f477930 .part L_0x7fcc1f47a960, 2, 1;
L_0x7fcc1f477bf0 .part L_0x7fcc1f47a960, 1, 1;
L_0x7fcc1f477e80 .part L_0x7fcc1f47a960, 0, 1;
L_0x7fcc1f478100 .part L_0x7fcc1f47a960, 5, 1;
L_0x7fcc1f478250 .part L_0x7fcc1f47a960, 4, 1;
L_0x7fcc1f478580 .part L_0x7fcc1f47a960, 3, 1;
L_0x7fcc1f478790 .part L_0x7fcc1f47a960, 2, 1;
L_0x7fcc1f4789f0 .part L_0x7fcc1f47a960, 1, 1;
L_0x7fcc1f478c90 .part L_0x7fcc1f47a960, 0, 1;
L_0x7fcc1f478bf0 .part L_0x7fcc1f47a960, 5, 1;
L_0x7fcc1f478ff0 .part L_0x7fcc1f47a960, 4, 1;
L_0x7fcc1f479290 .part L_0x7fcc1f47a960, 3, 1;
L_0x7fcc1f479500 .part L_0x7fcc1f47a960, 2, 1;
L_0x7fcc1f4798c0 .part L_0x7fcc1f47a960, 1, 1;
L_0x7fcc1f4799d0 .part L_0x7fcc1f47a960, 0, 1;
L_0x7fcc1f479c60 .part L_0x7fcc1f47a960, 5, 1;
L_0x7fcc1f479f10 .part L_0x7fcc1f47a960, 4, 1;
L_0x7fcc1f479e10 .part L_0x7fcc1f47a960, 3, 1;
L_0x7fcc1f479ff0 .part L_0x7fcc1f47a960, 2, 1;
L_0x7fcc1f47a440 .part L_0x7fcc1f47a960, 1, 1;
L_0x7fcc1f47a740 .part L_0x7fcc1f47a960, 0, 1;
S_0x7fcc1f471f30 .scope module, "IM" "Instr_Memory" 3 33, 8 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7fcc1f4720d0 .array "Instr_Mem", 31 0, 31 0;
v0x7fcc1f472180_0 .var/i "i", 31 0;
v0x7fcc1f472230_0 .var "instr_o", 31 0;
v0x7fcc1f4722f0_0 .net "pc_addr_i", 31 0, v0x7fcc1f473b00_0;  alias, 1 drivers
E_0x7fcc1f4720a0 .event edge, v0x7fcc1f46e4c0_0;
S_0x7fcc1f4723d0 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 92, 9 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fcc1f472590 .param/l "size" 0 9 9, +C4<00000000000000000000000000100000>;
v0x7fcc1f472780_0 .net "data0_i", 31 0, L_0x7fcc1f476fa0;  alias, 1 drivers
v0x7fcc1f472840_0 .net "data1_i", 31 0, v0x7fcc1f474ec0_0;  alias, 1 drivers
v0x7fcc1f4728e0_0 .var "data_o", 31 0;
v0x7fcc1f472970_0 .net "select_i", 0 0, v0x7fcc1f46ee80_0;  alias, 1 drivers
E_0x7fcc1f472730 .event edge, v0x7fcc1f46ee80_0, v0x7fcc1f472840_0, v0x7fcc1f472780_0;
S_0x7fcc1f472a30 .scope module, "Mux_PC_Source" "MUX_2to1" 3 126, 9 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fcc1f472bf0 .param/l "size" 0 9 9, +C4<00000000000000000000000000100000>;
v0x7fcc1f472dd0_0 .net "data0_i", 31 0, v0x7fcc1f46e570_0;  alias, 1 drivers
v0x7fcc1f472ec0_0 .net "data1_i", 31 0, v0x7fcc1f46ea50_0;  alias, 1 drivers
v0x7fcc1f472f50_0 .var "data_o", 31 0;
v0x7fcc1f472fe0_0 .net "select_i", 0 0, L_0x7fcc1f47bcb0;  alias, 1 drivers
E_0x7fcc1f472d70 .event edge, v0x7fcc1f472fe0_0, v0x7fcc1f46ea50_0, v0x7fcc1f46e570_0;
S_0x7fcc1f473090 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 44, 9 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7fcc1f46ed20 .param/l "size" 0 9 9, +C4<00000000000000000000000000000101>;
v0x7fcc1f473470_0 .net "data0_i", 4 0, L_0x7fcc1f476930;  1 drivers
v0x7fcc1f473530_0 .net "data1_i", 4 0, L_0x7fcc1f476a10;  1 drivers
v0x7fcc1f4735d0_0 .var "data_o", 4 0;
v0x7fcc1f473660_0 .net "select_i", 0 0, v0x7fcc1f46f0a0_0;  alias, 1 drivers
E_0x7fcc1f473410 .event edge, v0x7fcc1f46f0a0_0, v0x7fcc1f473530_0, v0x7fcc1f473470_0;
S_0x7fcc1f473720 .scope module, "PC" "ProgramCounter" 3 18, 10 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7fcc1f473990_0 .net "clk_i", 0 0, v0x7fcc1f4765f0_0;  alias, 1 drivers
v0x7fcc1f473a40_0 .net "pc_in_i", 31 0, v0x7fcc1f472f50_0;  alias, 1 drivers
v0x7fcc1f473b00_0 .var "pc_out_o", 31 0;
v0x7fcc1f473bf0_0 .net "rst_i", 0 0, v0x7fcc1f476680_0;  alias, 1 drivers
E_0x7fcc1f473940 .event posedge, v0x7fcc1f473990_0;
S_0x7fcc1f473cc0 .scope module, "RF" "Reg_File" 3 54, 11 12 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7fcc1f476cd0 .functor BUFZ 32, L_0x7fcc1f476ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcc1f476fa0 .functor BUFZ 32, L_0x7fcc1f476d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcc1f474000_0 .net "RDaddr_i", 4 0, v0x7fcc1f4735d0_0;  alias, 1 drivers
v0x7fcc1f4740b0_0 .net "RDdata_i", 31 0, v0x7fcc1f46de50_0;  alias, 1 drivers
v0x7fcc1f474160_0 .net "RSaddr_i", 4 0, L_0x7fcc1f477050;  1 drivers
v0x7fcc1f474210_0 .net "RSdata_o", 31 0, L_0x7fcc1f476cd0;  alias, 1 drivers
v0x7fcc1f4742d0_0 .net "RTaddr_i", 4 0, L_0x7fcc1f4771b0;  1 drivers
v0x7fcc1f4743b0_0 .net "RTdata_o", 31 0, L_0x7fcc1f476fa0;  alias, 1 drivers
v0x7fcc1f474450_0 .net "RegWrite_i", 0 0, v0x7fcc1f46f130_0;  alias, 1 drivers
v0x7fcc1f474500 .array/s "Reg_File", 31 0, 31 0;
v0x7fcc1f474590_0 .net *"_ivl_0", 31 0, L_0x7fcc1f476ab0;  1 drivers
v0x7fcc1f4746b0_0 .net *"_ivl_10", 6 0, L_0x7fcc1f476e40;  1 drivers
L_0x7fcc21063098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f474760_0 .net *"_ivl_13", 1 0, L_0x7fcc21063098;  1 drivers
v0x7fcc1f474810_0 .net *"_ivl_2", 6 0, L_0x7fcc1f476b70;  1 drivers
L_0x7fcc21063050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f4748c0_0 .net *"_ivl_5", 1 0, L_0x7fcc21063050;  1 drivers
v0x7fcc1f474970_0 .net *"_ivl_8", 31 0, L_0x7fcc1f476d80;  1 drivers
v0x7fcc1f474a20_0 .net "clk_i", 0 0, v0x7fcc1f4765f0_0;  alias, 1 drivers
v0x7fcc1f474ad0_0 .net "rst_i", 0 0, v0x7fcc1f476680_0;  alias, 1 drivers
E_0x7fcc1f473fb0 .event posedge, v0x7fcc1f473990_0, v0x7fcc1f473bf0_0;
L_0x7fcc1f476ab0 .array/port v0x7fcc1f474500, L_0x7fcc1f476b70;
L_0x7fcc1f476b70 .concat [ 5 2 0 0], L_0x7fcc1f477050, L_0x7fcc21063050;
L_0x7fcc1f476d80 .array/port v0x7fcc1f474500, L_0x7fcc1f476e40;
L_0x7fcc1f476e40 .concat [ 5 2 0 0], L_0x7fcc1f4771b0, L_0x7fcc21063098;
S_0x7fcc1f474c00 .scope module, "SE" "Sign_Extend" 3 85, 12 12 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fcc1f474e00_0 .net "data_i", 15 0, L_0x7fcc1f47b7f0;  1 drivers
v0x7fcc1f474ec0_0 .var "data_o", 31 0;
E_0x7fcc1f474db0 .event edge, v0x7fcc1f474e00_0;
S_0x7fcc1f474fa0 .scope module, "Shifter" "Shift_Left_Two_32" 3 117, 13 2 0, S_0x7fcc1f43f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fcc1f475190_0 .net *"_ivl_3", 29 0, L_0x7fcc1f47bab0;  1 drivers
L_0x7fcc21063170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcc1f475250_0 .net/2u *"_ivl_7", 1 0, L_0x7fcc21063170;  1 drivers
v0x7fcc1f475300_0 .net "data_i", 31 0, v0x7fcc1f474ec0_0;  alias, 1 drivers
v0x7fcc1f4753f0_0 .net "data_o", 31 0, L_0x7fcc1f47bbd0;  alias, 1 drivers
L_0x7fcc1f47bab0 .part v0x7fcc1f474ec0_0, 0, 30;
L_0x7fcc1f47bbd0 .concat8 [ 2 30 0 0], L_0x7fcc21063170, L_0x7fcc1f47bab0;
    .scope S_0x7fcc1f473720;
T_0 ;
    %wait E_0x7fcc1f473940;
    %load/vec4 v0x7fcc1f473bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcc1f473b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcc1f473a40_0;
    %assign/vec4 v0x7fcc1f473b00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcc1f46e1c0;
T_1 ;
    %wait E_0x7fcc1f46e3d0;
    %load/vec4 v0x7fcc1f46e400_0;
    %load/vec4 v0x7fcc1f46e4c0_0;
    %add;
    %store/vec4 v0x7fcc1f46e570_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcc1f471f30;
T_2 ;
    %wait E_0x7fcc1f4720a0;
    %load/vec4 v0x7fcc1f4722f0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7fcc1f4720d0, 4;
    %store/vec4 v0x7fcc1f472230_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcc1f471f30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcc1f472180_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fcc1f472180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fcc1f472180_0;
    %store/vec4a v0x7fcc1f4720d0, 4, 0;
    %load/vec4 v0x7fcc1f472180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcc1f472180_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 8 31 "$readmemb", "./testcase/CO_P2_test_data2.txt", v0x7fcc1f4720d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fcc1f473090;
T_4 ;
    %wait E_0x7fcc1f473410;
    %load/vec4 v0x7fcc1f473660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fcc1f473530_0;
    %assign/vec4 v0x7fcc1f4735d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcc1f473470_0;
    %assign/vec4 v0x7fcc1f4735d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcc1f473cc0;
T_5 ;
    %wait E_0x7fcc1f473fb0;
    %load/vec4 v0x7fcc1f474ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fcc1f474450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fcc1f4740b0_0;
    %load/vec4 v0x7fcc1f474000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fcc1f474000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fcc1f474500, 4;
    %load/vec4 v0x7fcc1f474000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcc1f474500, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fcc1f46eb60;
T_6 ;
    %wait E_0x7fcc1f46ee50;
    %load/vec4 v0x7fcc1f471d60_0;
    %assign/vec4 v0x7fcc1f46f0a0_0, 0;
    %load/vec4 v0x7fcc1f471d60_0;
    %load/vec4 v0x7fcc1f470670_0;
    %or;
    %load/vec4 v0x7fcc1f471e00_0;
    %or;
    %assign/vec4 v0x7fcc1f46f130_0, 0;
    %load/vec4 v0x7fcc1f470710_0;
    %assign/vec4 v0x7fcc1f46eff0_0, 0;
    %load/vec4 v0x7fcc1f470670_0;
    %load/vec4 v0x7fcc1f471e00_0;
    %or;
    %assign/vec4 v0x7fcc1f46ee80_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fcc1f46eb60;
T_7 ;
    %wait E_0x7fcc1f46ee20;
    %load/vec4 v0x7fcc1f4707b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fcc1f46ef30_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fcc1f46ef30_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fcc1f46ef30_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fcc1f46ef30_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fcc1f46ef30_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fcc1f43fcb0;
T_8 ;
    %wait E_0x7fcc1f4459f0;
    %load/vec4 v0x7fcc1f46ccc0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fcc1f46d9d0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcc1f4629c0_0, 4, 5;
    %load/vec4 v0x7fcc1f46d940_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcc1f4629c0_0, 4, 5;
    %load/vec4 v0x7fcc1f46d7b0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcc1f4629c0_0, 4, 5;
    %load/vec4 v0x7fcc1f46d710_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcc1f4629c0_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fcc1f46ccc0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcc1f4629c0_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fcc1f4629c0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fcc1f4629c0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fcc1f474c00;
T_9 ;
    %wait E_0x7fcc1f474db0;
    %load/vec4 v0x7fcc1f474e00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcc1f474ec0_0, 4, 16;
    %load/vec4 v0x7fcc1f474e00_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcc1f474ec0_0, 4, 16;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcc1f474ec0_0, 4, 16;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fcc1f4723d0;
T_10 ;
    %wait E_0x7fcc1f472730;
    %load/vec4 v0x7fcc1f472970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fcc1f472840_0;
    %assign/vec4 v0x7fcc1f4728e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fcc1f472780_0;
    %assign/vec4 v0x7fcc1f4728e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fcc1f46daa0;
T_11 ;
    %wait E_0x7fcc1f46dcc0;
    %load/vec4 v0x7fcc1f46dd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %and;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %or;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %add;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %sub;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x7fcc1f46df00_0;
    %load/vec4 v0x7fcc1f46dfb0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fcc1f46de50_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fcc1f46e680;
T_12 ;
    %wait E_0x7fcc1f46e890;
    %load/vec4 v0x7fcc1f46e8e0_0;
    %load/vec4 v0x7fcc1f46e9b0_0;
    %add;
    %store/vec4 v0x7fcc1f46ea50_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fcc1f472a30;
T_13 ;
    %wait E_0x7fcc1f472d70;
    %load/vec4 v0x7fcc1f472fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fcc1f472ec0_0;
    %assign/vec4 v0x7fcc1f472f50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fcc1f472dd0_0;
    %assign/vec4 v0x7fcc1f472f50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fcc1f445a60;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x7fcc1f4765f0_0;
    %inv;
    %store/vec4 v0x7fcc1f4765f0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fcc1f445a60;
T_15 ;
    %vpi_func 2 34 "$fopen" 32, "CO_P2_Result.txt" {0 0 0};
    %store/vec4 v0x7fcc1f476830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc1f4765f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc1f476680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcc1f476710_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x7fcc1f4767a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc1f476680_0, 0, 1;
    %delay 250000, 0;
    %vpi_call 2 40 "$fclose", v0x7fcc1f476830_0 {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fcc1f445a60;
T_16 ;
    %wait E_0x7fcc1f473940;
    %load/vec4 v0x7fcc1f476710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcc1f476710_0, 0, 32;
    %load/vec4 v0x7fcc1f476710_0;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 47 "$display", v0x7fcc1f476830_0, "r0=%d\012r1=%d\012r2=%d\012r3=%d\012r4=%d\012r5=%d\012r6=%d\012r7=%d\012r8=%d\012r9=%d\012r10=%d\012r11=%d\012r12=%d", &A<v0x7fcc1f474500, 0>, &A<v0x7fcc1f474500, 1>, &A<v0x7fcc1f474500, 2>, &A<v0x7fcc1f474500, 3>, &A<v0x7fcc1f474500, 4>, &A<v0x7fcc1f474500, 5>, &A<v0x7fcc1f474500, 6>, &A<v0x7fcc1f474500, 7>, &A<v0x7fcc1f474500, 8>, &A<v0x7fcc1f474500, 9>, &A<v0x7fcc1f474500, 10>, &A<v0x7fcc1f474500, 11>, &A<v0x7fcc1f474500, 12> {0 0 0};
    %vpi_call 2 52 "$fdisplay", v0x7fcc1f476830_0, "r0=%d\012r1=%d\012r2=%d\012r3=%d\012r4=%d\012r5=%d\012r6=%d\012r7=%d\012r8=%d\012r9=%d\012r10=%d\012r11=%d\012r12=%d", &A<v0x7fcc1f474500, 0>, &A<v0x7fcc1f474500, 1>, &A<v0x7fcc1f474500, 2>, &A<v0x7fcc1f474500, 3>, &A<v0x7fcc1f474500, 4>, &A<v0x7fcc1f474500, 5>, &A<v0x7fcc1f474500, 6>, &A<v0x7fcc1f474500, 7>, &A<v0x7fcc1f474500, 8>, &A<v0x7fcc1f474500, 9>, &A<v0x7fcc1f474500, 10>, &A<v0x7fcc1f474500, 11>, &A<v0x7fcc1f474500, 12> {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fcc1f445a60;
T_17 ;
    %vpi_call 2 62 "$dumpfile", "gtkWave.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
