library verilog;
use verilog.vl_types.all;
entity ld_st_rg_sl_struct is
    port(
        set             : in     vl_logic;
        clk             : in     vl_logic;
        clr             : in     vl_logic;
        sl_in           : in     vl_logic;
        l_s             : in     vl_logic;
        sl_out          : out    vl_logic
    );
end ld_st_rg_sl_struct;
