{
  "processor": "Harris RTX32P",
  "year": 1985,
  "category": "Forth & Stack Machine",
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 8.0,
    "transistors": 40000,
    "technology": "CMOS",
    "package": "84-pin PGA",
    "application": "Forth stack processor"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      3
    ],
    "typical_cpi": 1.5,
    "notes": "Pipelined Forth engine with hardware dual stacks, most primitives in 1 cycle"
  },
  "validated_performance": {
    "ips_min": 2670000,
    "ips_max": 8000000,
    "mips_typical": 5.33
  },
  "notes": "32-bit Forth processor used in real-time and space applications",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "reference",
      "name": "Harris RTX32P datasheet",
      "verified": false
    }
  ],
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 1.5,
    "expected_ipc": 0.6667,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.5,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.069,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "instruction_mix": {
    "stack_op": 0.35,
    "alu": 0.25,
    "memory": 0.1,
    "control": 0.15,
    "call_return": 0.15
  }
}