\doxysubsubsubsection{Get Flags Defines }
\hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g}{}\label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g}\index{Get Flags Defines@{Get Flags Defines}}


Flags defines which can be used with LL\+\_\+\+I2\+C\+\_\+\+Read\+Reg function.  


\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga15670aba03d440f956a76b14c30878ac}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab55c477d2bcd7b57f15313ed2354bb3b}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga3672ccca3651e09c796e7c0630c053f9}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga9229e38cf74aa381e67618b751fe8770}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gae3e95ac5baad1a3fa2fb0936da5d1c78}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga4795b1e533368b207eb9f7ca152519e3}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga750705feb3537fe34590595294ba4e59}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga20e0e4a62ce9338c7b7656a9c9034b90}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0a048cbab065839d4786ad9b52cbbc28}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafde27aadf8e9f7238aa3f6e949b60c73}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga292ffa7213ae551a1eb308b893e2a936}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga692826e74684b2d990c7304a526d328f}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~I2\+C\+\_\+\+ISR\+\_\+\+PECERR
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab42677c88c2f53b6896964ff668a15dd}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga97d45a759c16bfd18d2fba128fcce127}{LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+SMALERT}}~I2\+C\+\_\+\+ISR\+\_\+\+SMALERT
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga439ca63f2656e83071ed3b7c07fa87ed}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga65bd94b35a8a6b31ffe4c2e626ed705e}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga718e2228a0a234c7f7f261905e31dcc7}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0971bd7b923586c17fe68bcc2d7a3998}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafe75bc69974334f841d1e2ce36c4150d}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga74d360b44a1024e84afa6f83bede5a64}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga026d698d4af8c35f9c2458e3e9c1e794}{LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}
Flags defines which can be used with LL\+\_\+\+I2\+C\+\_\+\+Read\+Reg function. 



\label{doc-define-members}
\Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_doc-define-members}
\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga9229e38cf74aa381e67618b751fe8770}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_ADD10@{LL\_I2C\_SR1\_ADD10}}
\index{LL\_I2C\_SR1\_ADD10@{LL\_I2C\_SR1\_ADD10}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_ADD10}{LL\_I2C\_SR1\_ADD10}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga9229e38cf74aa381e67618b751fe8770} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ADD10~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}}

10-\/bit header sent (master mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab55c477d2bcd7b57f15313ed2354bb3b}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_ADDR@{LL\_I2C\_SR1\_ADDR}}
\index{LL\_I2C\_SR1\_ADDR@{LL\_I2C\_SR1\_ADDR}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_ADDR}{LL\_I2C\_SR1\_ADDR}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab55c477d2bcd7b57f15313ed2354bb3b} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ADDR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}}

Address sent (master mode) or Address matched flag (slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafde27aadf8e9f7238aa3f6e949b60c73}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_AF@{LL\_I2C\_SR1\_AF}}
\index{LL\_I2C\_SR1\_AF@{LL\_I2C\_SR1\_AF}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_AF}{LL\_I2C\_SR1\_AF}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafde27aadf8e9f7238aa3f6e949b60c73} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+AF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}}

Acknowledge failure flag \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0a048cbab065839d4786ad9b52cbbc28}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_ARLO@{LL\_I2C\_SR1\_ARLO}}
\index{LL\_I2C\_SR1\_ARLO@{LL\_I2C\_SR1\_ARLO}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_ARLO}{LL\_I2C\_SR1\_ARLO}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0a048cbab065839d4786ad9b52cbbc28} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+ARLO~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}}

Arbitration lost \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga20e0e4a62ce9338c7b7656a9c9034b90}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_BERR@{LL\_I2C\_SR1\_BERR}}
\index{LL\_I2C\_SR1\_BERR@{LL\_I2C\_SR1\_BERR}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_BERR}{LL\_I2C\_SR1\_BERR}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga20e0e4a62ce9338c7b7656a9c9034b90} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+BERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}}

Bus error \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga3672ccca3651e09c796e7c0630c053f9}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_BTF@{LL\_I2C\_SR1\_BTF}}
\index{LL\_I2C\_SR1\_BTF@{LL\_I2C\_SR1\_BTF}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_BTF}{LL\_I2C\_SR1\_BTF}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga3672ccca3651e09c796e7c0630c053f9} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+BTF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}}

Byte Transfer Finished flag \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga292ffa7213ae551a1eb308b893e2a936}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_OVR@{LL\_I2C\_SR1\_OVR}}
\index{LL\_I2C\_SR1\_OVR@{LL\_I2C\_SR1\_OVR}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_OVR}{LL\_I2C\_SR1\_OVR}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga292ffa7213ae551a1eb308b893e2a936} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}}

Overrun/\+Underrun \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga692826e74684b2d990c7304a526d328f}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_PECERR@{LL\_I2C\_SR1\_PECERR}}
\index{LL\_I2C\_SR1\_PECERR@{LL\_I2C\_SR1\_PECERR}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_PECERR}{LL\_I2C\_SR1\_PECERR}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga692826e74684b2d990c7304a526d328f} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+PECERR~I2\+C\+\_\+\+ISR\+\_\+\+PECERR}

PEC Error in reception (SMBus mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga4795b1e533368b207eb9f7ca152519e3}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_RXNE@{LL\_I2C\_SR1\_RXNE}}
\index{LL\_I2C\_SR1\_RXNE@{LL\_I2C\_SR1\_RXNE}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_RXNE}{LL\_I2C\_SR1\_RXNE}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga4795b1e533368b207eb9f7ca152519e3} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+RXNE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}}

Data register not empty (receivers) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga15670aba03d440f956a76b14c30878ac}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_SB@{LL\_I2C\_SR1\_SB}}
\index{LL\_I2C\_SR1\_SB@{LL\_I2C\_SR1\_SB}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_SB}{LL\_I2C\_SR1\_SB}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga15670aba03d440f956a76b14c30878ac} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+SB~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}}

Start Bit (master mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga97d45a759c16bfd18d2fba128fcce127}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_SMALERT@{LL\_I2C\_SR1\_SMALERT}}
\index{LL\_I2C\_SR1\_SMALERT@{LL\_I2C\_SR1\_SMALERT}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_SMALERT}{LL\_I2C\_SR1\_SMALERT}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga97d45a759c16bfd18d2fba128fcce127} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+SMALERT~I2\+C\+\_\+\+ISR\+\_\+\+SMALERT}

SMBus alert (SMBus mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gae3e95ac5baad1a3fa2fb0936da5d1c78}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_STOPF@{LL\_I2C\_SR1\_STOPF}}
\index{LL\_I2C\_SR1\_STOPF@{LL\_I2C\_SR1\_STOPF}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_STOPF}{LL\_I2C\_SR1\_STOPF}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gae3e95ac5baad1a3fa2fb0936da5d1c78} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+STOPF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}}

Stop detection flag (slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab42677c88c2f53b6896964ff668a15dd}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_TIMEOUT@{LL\_I2C\_SR1\_TIMEOUT}}
\index{LL\_I2C\_SR1\_TIMEOUT@{LL\_I2C\_SR1\_TIMEOUT}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_TIMEOUT}{LL\_I2C\_SR1\_TIMEOUT}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gab42677c88c2f53b6896964ff668a15dd} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}

Timeout detection flag (SMBus mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga750705feb3537fe34590595294ba4e59}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR1\_TXE@{LL\_I2C\_SR1\_TXE}}
\index{LL\_I2C\_SR1\_TXE@{LL\_I2C\_SR1\_TXE}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR1\_TXE}{LL\_I2C\_SR1\_TXE}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga750705feb3537fe34590595294ba4e59} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR1\+\_\+\+TXE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}}

Data register empty (transmitters) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga65bd94b35a8a6b31ffe4c2e626ed705e}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_BUSY@{LL\_I2C\_SR2\_BUSY}}
\index{LL\_I2C\_SR2\_BUSY@{LL\_I2C\_SR2\_BUSY}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_BUSY}{LL\_I2C\_SR2\_BUSY}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga65bd94b35a8a6b31ffe4c2e626ed705e} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+BUSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}}

Bus busy flag \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga026d698d4af8c35f9c2458e3e9c1e794}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_DUALF@{LL\_I2C\_SR2\_DUALF}}
\index{LL\_I2C\_SR2\_DUALF@{LL\_I2C\_SR2\_DUALF}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_DUALF}{LL\_I2C\_SR2\_DUALF}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga026d698d4af8c35f9c2458e3e9c1e794} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+DUALF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}}

Dual flag (Slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0971bd7b923586c17fe68bcc2d7a3998}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_GENCALL@{LL\_I2C\_SR2\_GENCALL}}
\index{LL\_I2C\_SR2\_GENCALL@{LL\_I2C\_SR2\_GENCALL}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_GENCALL}{LL\_I2C\_SR2\_GENCALL}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga0971bd7b923586c17fe68bcc2d7a3998} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}}

General call address (Slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga439ca63f2656e83071ed3b7c07fa87ed}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_MSL@{LL\_I2C\_SR2\_MSL}}
\index{LL\_I2C\_SR2\_MSL@{LL\_I2C\_SR2\_MSL}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_MSL}{LL\_I2C\_SR2\_MSL}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga439ca63f2656e83071ed3b7c07fa87ed} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+MSL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}}

Master/\+Slave flag \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafe75bc69974334f841d1e2ce36c4150d}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_SMBDEFAULT@{LL\_I2C\_SR2\_SMBDEFAULT}}
\index{LL\_I2C\_SR2\_SMBDEFAULT@{LL\_I2C\_SR2\_SMBDEFAULT}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_SMBDEFAULT}{LL\_I2C\_SR2\_SMBDEFAULT}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_gafe75bc69974334f841d1e2ce36c4150d} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}}

SMBus Device default address (Slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga74d360b44a1024e84afa6f83bede5a64}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_SMBHOST@{LL\_I2C\_SR2\_SMBHOST}}
\index{LL\_I2C\_SR2\_SMBHOST@{LL\_I2C\_SR2\_SMBHOST}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_SMBHOST}{LL\_I2C\_SR2\_SMBHOST}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga74d360b44a1024e84afa6f83bede5a64} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}}

SMBus Host address (Slave mode) \Hypertarget{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga718e2228a0a234c7f7f261905e31dcc7}\index{Get Flags Defines@{Get Flags Defines}!LL\_I2C\_SR2\_TRA@{LL\_I2C\_SR2\_TRA}}
\index{LL\_I2C\_SR2\_TRA@{LL\_I2C\_SR2\_TRA}!Get Flags Defines@{Get Flags Defines}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_SR2\_TRA}{LL\_I2C\_SR2\_TRA}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___g_e_t___f_l_a_g_ga718e2228a0a234c7f7f261905e31dcc7} 
\#define LL\+\_\+\+I2\+C\+\_\+\+SR2\+\_\+\+TRA~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}}

Transmitter/receiver direction 