{add_element Console0 -kind component -pointer 1 -associated_unit Models_Catalogue:CONSOLE -class CONSOLE_pvt -include models_catalogue.h} {add_element fpga_axi_bus -kind component -pointer 1 -associated_unit models:FPGA_AXI_BUS -class FPGA_AXI_BUS_pvt -include ../models/FPGA_AXI_BUS_model.h} {add_element fb -kind component -pointer 1 -associated_unit models:LinuxFrameBufferDisplay -class LinuxFrameBufferDisplay_pvt -include ../models/LinuxFrameBufferDisplay_model.h} {add_element ic -kind component -pointer 1 -associated_unit models:ImageCapture -class ImageCapture_pvt -include ../models/ImageCapture_model.h} {add_element jpeg -kind component -pointer 1 -associated_unit jpeg:JPEG_ENCODER -class JPEG_ENCODER_pvt -include ../../../A10jpeg/models/JPEG_ENCODER_model.h} {add_element fpgamem -kind component -pointer 1 -associated_unit models:fpga_memory -class fpga_memory_pvt -include ../models/fpga_memory_model.h} {add_element Console1 -kind component -pointer 1 -associated_unit Models_Catalogue:CONSOLE -class CONSOLE_pvt -include models_catalogue.h} {add_element Arria10_soc_inst -kind component -pointer 1 -associated_unit Arria_schematics:Arria10_soc -class Arria10_soc -include Arria_schematics/Arria10_soc.h} {add_element ip -kind component -pointer 1 -associated_unit models:ImageProcessing -class ImageProcessing_pvt -include ../models/ImageProcessing_model.h} { add_bind fpga_axi_bus->FPGAmaster Arria10_soc_inst->FPGA2HPS_AXI_slave } { add_bind Arria10_soc_inst->HPS2FPGA_AXI_Master fpga_axi_bus->FPGAslave } { add_bind ic->irq Arria10_soc_inst->irq_19 } { add_bind jpeg->irq Arria10_soc_inst->irq_20 } { add_bind fpga_axi_bus->ICregisters ic->slave } { add_bind ic->master fpga_axi_bus->ICdma } { add_bind fpga_axi_bus->JPEGregisters jpeg->slave } { add_bind jpeg->master fpga_axi_bus->JPEGdma } { add_bind fpga_axi_bus->FrameBuffer fb->from_bus } { add_bind fpga_axi_bus->FPGAmem fpgamem->slave } { add_bind Console0->TX Arria10_soc_inst->UART0_RX } { add_bind Arria10_soc_inst->UART0_TX Console0->RX } { add_bind Console1->TX Arria10_soc_inst->UART1_RX } { add_bind Arria10_soc_inst->UART1_TX Console1->RX } { add_bind ip->irq Arria10_soc_inst->irq_21 } { add_bind fpga_axi_bus->IPregisters ip->slave } { add_bind ip->master fpga_axi_bus->IPdma }