Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Fri Sep 27 09:44:37 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.13/ispfpga/bin/lin64/scuba -w -n multi_12bit -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type dspmult -simple_portname -pfu_mult -widtha 12 -widthb 12 -widthp 24 -signed -PL_stages 1 -output_reg -clk0 -ce0 -rst0 
    Circuit name     : multi_12bit
    Module type      : dspmult_a
    Module Version   : 4.9
    Ports            : 
	Inputs       : Clock, ClkEn, Aclr, DataA[11:0], DataB[11:0]
	Outputs      : Result[23:0]
    I/O buffer       : not inserted
    EDIF output      : multi_12bit.edn
    Verilog output   : multi_12bit.v
    Verilog template : multi_12bit_tmpl.v
    Verilog testbench: tb_multi_12bit_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : multi_12bit.srp
    Estimated Resource Usage:
            LUT : 216
            Reg : 76

END   SCUBA Module Synthesis

File: multi_12bit.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


