-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "07/10/2019 23:38:41"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RISC_UNI IS
    PORT (
	pc2 : OUT std_logic_vector(31 DOWNTO 0);
	instr2 : OUT std_logic_vector(31 DOWNTO 0);
	clock : IN std_logic
	);
END RISC_UNI;

-- Design Ports Information
-- pc2[0]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[7]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[10]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[11]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[12]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[13]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[14]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[15]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[16]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[17]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[18]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[19]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[20]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[21]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[22]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[23]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[24]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[25]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[26]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[27]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[28]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[29]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[31]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[0]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[1]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[2]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[7]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[8]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[9]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[10]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[11]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[12]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[13]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[14]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[15]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[16]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[17]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[18]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[19]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[20]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[21]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[22]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[23]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[24]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[25]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[26]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[27]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[28]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[29]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[30]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[31]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RISC_UNI IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_pc2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instr2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clock : std_logic;
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ula_cnt|Mux15~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pcBranch[1]~0_combout\ : std_logic;
SIGNAL \ula|Add0~2_combout\ : std_logic;
SIGNAL \ula|Add0~4_combout\ : std_logic;
SIGNAL \ula|Add0~8_combout\ : std_logic;
SIGNAL \pcJalr[4]~6_combout\ : std_logic;
SIGNAL \pcBranch[5]~8_combout\ : std_logic;
SIGNAL \pcBranch[6]~10_combout\ : std_logic;
SIGNAL \ula|Add1~12_combout\ : std_logic;
SIGNAL \ula|Add0~12_combout\ : std_logic;
SIGNAL \pcBranch[7]~12_combout\ : std_logic;
SIGNAL \pcBranch[8]~14_combout\ : std_logic;
SIGNAL \pcBranch[9]~16_combout\ : std_logic;
SIGNAL \pcJalr[10]~18_combout\ : std_logic;
SIGNAL \pcBranch[12]~22_combout\ : std_logic;
SIGNAL \ula|Add0~24_combout\ : std_logic;
SIGNAL \pcBranch[13]~24_combout\ : std_logic;
SIGNAL \ula|Add1~26_combout\ : std_logic;
SIGNAL \pcJalr[15]~28_combout\ : std_logic;
SIGNAL \ula|Add0~32_combout\ : std_logic;
SIGNAL \pcJalr[16]~30_combout\ : std_logic;
SIGNAL \pcBranch[17]~32_combout\ : std_logic;
SIGNAL \pcBranch[18]~34_combout\ : std_logic;
SIGNAL \pcBranch[19]~36_combout\ : std_logic;
SIGNAL \pcBranch[22]~42_combout\ : std_logic;
SIGNAL \pcBranch[23]~44_combout\ : std_logic;
SIGNAL \ula|Add0~46_combout\ : std_logic;
SIGNAL \pcBranch[27]~52_combout\ : std_logic;
SIGNAL \pcBranch[28]~54_combout\ : std_logic;
SIGNAL \ula|Add0~56_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~25_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~28_combout\ : std_logic;
SIGNAL \ula|Selector30~1_combout\ : std_logic;
SIGNAL \ula|Selector30~3_combout\ : std_logic;
SIGNAL \ula|Selector30~7_combout\ : std_logic;
SIGNAL \contr|Mux0~0_combout\ : std_logic;
SIGNAL \ula|Equal1~0_combout\ : std_logic;
SIGNAL \ula|Equal1~1_combout\ : std_logic;
SIGNAL \ula|Equal1~2_combout\ : std_logic;
SIGNAL \ula|Equal1~3_combout\ : std_logic;
SIGNAL \ula|Equal1~4_combout\ : std_logic;
SIGNAL \ula|Equal1~5_combout\ : std_logic;
SIGNAL \ula|Equal1~6_combout\ : std_logic;
SIGNAL \ula|Equal1~7_combout\ : std_logic;
SIGNAL \ula|Equal1~8_combout\ : std_logic;
SIGNAL \ula|Equal1~9_combout\ : std_logic;
SIGNAL \ula|Equal1~10_combout\ : std_logic;
SIGNAL \ula|Equal1~11_combout\ : std_logic;
SIGNAL \ula|Equal1~12_combout\ : std_logic;
SIGNAL \ula|Equal1~13_combout\ : std_logic;
SIGNAL \ula|Equal1~14_combout\ : std_logic;
SIGNAL \ula|Equal1~15_combout\ : std_logic;
SIGNAL \ula|Equal1~16_combout\ : std_logic;
SIGNAL \ula|Equal1~17_combout\ : std_logic;
SIGNAL \gerador_imm|Mux0~0_combout\ : std_logic;
SIGNAL \gerador_imm|imm32[31]~2_combout\ : std_logic;
SIGNAL \ula|Equal1~18_combout\ : std_logic;
SIGNAL \ula|Equal1~19_combout\ : std_logic;
SIGNAL \ula|Equal1~20_combout\ : std_logic;
SIGNAL \ula|Selector31~1_combout\ : std_logic;
SIGNAL \ula|Selector31~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~48_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~43_combout\ : std_logic;
SIGNAL \ula|Selector27~3_combout\ : std_logic;
SIGNAL \ula|Selector27~5_combout\ : std_logic;
SIGNAL \gerador_imm|Selector26~3_combout\ : std_logic;
SIGNAL \ula|Selector26~2_combout\ : std_logic;
SIGNAL \ula|Selector26~4_combout\ : std_logic;
SIGNAL \ula|Selector25~2_combout\ : std_logic;
SIGNAL \ula|Selector25~4_combout\ : std_logic;
SIGNAL \ula|Selector25~5_combout\ : std_logic;
SIGNAL \ula|Selector25~6_combout\ : std_logic;
SIGNAL \ula|Selector25~7_combout\ : std_logic;
SIGNAL \ula|Selector24~6_combout\ : std_logic;
SIGNAL \ula|Selector24~10_combout\ : std_logic;
SIGNAL \ula|Selector22~0_combout\ : std_logic;
SIGNAL \ula|Selector22~1_combout\ : std_logic;
SIGNAL \ula|Selector22~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector21~2_combout\ : std_logic;
SIGNAL \ula|Selector21~5_combout\ : std_logic;
SIGNAL \ula|Selector21~7_combout\ : std_logic;
SIGNAL \ula|Selector20~0_combout\ : std_logic;
SIGNAL \ula|Selector20~1_combout\ : std_logic;
SIGNAL \ula|Selector20~3_combout\ : std_logic;
SIGNAL \ula|Selector19~1_combout\ : std_logic;
SIGNAL \ula|Selector19~4_combout\ : std_logic;
SIGNAL \ula|Selector19~6_combout\ : std_logic;
SIGNAL \ula|Selector18~6_combout\ : std_logic;
SIGNAL \ula|Selector18~8_combout\ : std_logic;
SIGNAL \ula|Selector17~2_combout\ : std_logic;
SIGNAL \ula|Selector17~3_combout\ : std_logic;
SIGNAL \ula|Selector17~4_combout\ : std_logic;
SIGNAL \ula|Selector17~5_combout\ : std_logic;
SIGNAL \ula|Selector17~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~70_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~71_combout\ : std_logic;
SIGNAL \ula|Selector16~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \ula|Selector15~0_combout\ : std_logic;
SIGNAL \ula|Selector15~1_combout\ : std_logic;
SIGNAL \ula|Selector15~2_combout\ : std_logic;
SIGNAL \ula|Selector14~1_combout\ : std_logic;
SIGNAL \ula|Selector14~6_combout\ : std_logic;
SIGNAL \ula|Selector13~3_combout\ : std_logic;
SIGNAL \ula|Selector12~0_combout\ : std_logic;
SIGNAL \ula|Selector12~4_combout\ : std_logic;
SIGNAL \ula|Selector11~4_combout\ : std_logic;
SIGNAL \ula|Selector9~6_combout\ : std_logic;
SIGNAL \ula|Selector8~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \ula|Selector7~5_combout\ : std_logic;
SIGNAL \ula|Selector7~6_combout\ : std_logic;
SIGNAL \ula|Selector5~4_combout\ : std_logic;
SIGNAL \ula|Selector3~5_combout\ : std_logic;
SIGNAL \ula|Selector3~6_combout\ : std_logic;
SIGNAL \ula|Selector3~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \ula|Selector3~11_combout\ : std_logic;
SIGNAL \ula|Selector3~12_combout\ : std_logic;
SIGNAL \ula|Selector2~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \ula|Selector1~5_combout\ : std_logic;
SIGNAL \ula|Selector30~11_combout\ : std_logic;
SIGNAL \ula|Selector1~6_combout\ : std_logic;
SIGNAL \ula|Selector0~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \contr|Mux10~0_combout\ : std_logic;
SIGNAL \breg|ro2~0_combout\ : std_logic;
SIGNAL \breg|ro2~1_combout\ : std_logic;
SIGNAL \breg|XREGS[26][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][25]~regout\ : std_logic;
SIGNAL \breg|ro2~3_combout\ : std_logic;
SIGNAL \breg|XREGS[30][25]~regout\ : std_logic;
SIGNAL \breg|ro2~4_combout\ : std_logic;
SIGNAL \breg|XREGS[21][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][25]~regout\ : std_logic;
SIGNAL \breg|ro2~5_combout\ : std_logic;
SIGNAL \breg|XREGS[29][25]~regout\ : std_logic;
SIGNAL \breg|ro2~6_combout\ : std_logic;
SIGNAL \breg|XREGS[20][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][25]~regout\ : std_logic;
SIGNAL \breg|ro2~7_combout\ : std_logic;
SIGNAL \breg|XREGS[28][25]~regout\ : std_logic;
SIGNAL \breg|ro2~8_combout\ : std_logic;
SIGNAL \breg|ro2~9_combout\ : std_logic;
SIGNAL \breg|XREGS[27][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][25]~regout\ : std_logic;
SIGNAL \breg|ro2~10_combout\ : std_logic;
SIGNAL \breg|XREGS[31][25]~regout\ : std_logic;
SIGNAL \breg|ro2~11_combout\ : std_logic;
SIGNAL \breg|ro2~12_combout\ : std_logic;
SIGNAL \breg|XREGS[2][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][25]~regout\ : std_logic;
SIGNAL \breg|ro2~15_combout\ : std_logic;
SIGNAL \breg|XREGS[7][25]~regout\ : std_logic;
SIGNAL \breg|ro2~16_combout\ : std_logic;
SIGNAL \breg|ro2~18_combout\ : std_logic;
SIGNAL \breg|ro2~19_combout\ : std_logic;
SIGNAL \breg|ro2~20_combout\ : std_logic;
SIGNAL \breg|XREGS[14][25]~regout\ : std_logic;
SIGNAL \breg|ro2~21_combout\ : std_logic;
SIGNAL \breg|ro2~22_combout\ : std_logic;
SIGNAL \breg|ro2~23_combout\ : std_logic;
SIGNAL \breg|XREGS[21][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][24]~regout\ : std_logic;
SIGNAL \breg|ro2~27_combout\ : std_logic;
SIGNAL \breg|XREGS[29][24]~regout\ : std_logic;
SIGNAL \breg|ro2~28_combout\ : std_logic;
SIGNAL \breg|XREGS[26][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][24]~regout\ : std_logic;
SIGNAL \breg|ro2~29_combout\ : std_logic;
SIGNAL \breg|XREGS[30][24]~regout\ : std_logic;
SIGNAL \breg|ro2~30_combout\ : std_logic;
SIGNAL \breg|XREGS[20][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][24]~regout\ : std_logic;
SIGNAL \breg|ro2~31_combout\ : std_logic;
SIGNAL \breg|XREGS[28][24]~regout\ : std_logic;
SIGNAL \breg|ro2~32_combout\ : std_logic;
SIGNAL \breg|ro2~33_combout\ : std_logic;
SIGNAL \breg|XREGS[27][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][24]~regout\ : std_logic;
SIGNAL \breg|ro2~34_combout\ : std_logic;
SIGNAL \breg|XREGS[31][24]~regout\ : std_logic;
SIGNAL \breg|ro2~35_combout\ : std_logic;
SIGNAL \breg|ro2~36_combout\ : std_logic;
SIGNAL \breg|XREGS[10][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][24]~regout\ : std_logic;
SIGNAL \breg|ro2~37_combout\ : std_logic;
SIGNAL \breg|XREGS[11][24]~regout\ : std_logic;
SIGNAL \breg|ro2~38_combout\ : std_logic;
SIGNAL \breg|XREGS[5][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][24]~regout\ : std_logic;
SIGNAL \breg|ro2~39_combout\ : std_logic;
SIGNAL \breg|XREGS[7][24]~regout\ : std_logic;
SIGNAL \breg|ro2~40_combout\ : std_logic;
SIGNAL \breg|XREGS[2][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][24]~regout\ : std_logic;
SIGNAL \breg|ro2~41_combout\ : std_logic;
SIGNAL \breg|XREGS[3][24]~regout\ : std_logic;
SIGNAL \breg|ro2~42_combout\ : std_logic;
SIGNAL \breg|ro2~43_combout\ : std_logic;
SIGNAL \breg|XREGS[13][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][24]~regout\ : std_logic;
SIGNAL \breg|ro2~44_combout\ : std_logic;
SIGNAL \breg|XREGS[15][24]~regout\ : std_logic;
SIGNAL \breg|ro2~45_combout\ : std_logic;
SIGNAL \breg|ro2~46_combout\ : std_logic;
SIGNAL \breg|XREGS[10][23]~regout\ : std_logic;
SIGNAL \breg|ro2~48_combout\ : std_logic;
SIGNAL \breg|XREGS[22][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][23]~regout\ : std_logic;
SIGNAL \breg|ro2~60_combout\ : std_logic;
SIGNAL \breg|XREGS[7][23]~regout\ : std_logic;
SIGNAL \breg|ro2~61_combout\ : std_logic;
SIGNAL \breg|XREGS[1][23]~regout\ : std_logic;
SIGNAL \breg|ro2~62_combout\ : std_logic;
SIGNAL \breg|XREGS[15][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][22]~regout\ : std_logic;
SIGNAL \breg|ro2~71_combout\ : std_logic;
SIGNAL \breg|XREGS[23][22]~regout\ : std_logic;
SIGNAL \breg|ro2~76_combout\ : std_logic;
SIGNAL \breg|ro2~90_combout\ : std_logic;
SIGNAL \breg|ro2~91_combout\ : std_logic;
SIGNAL \breg|XREGS[25][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][21]~regout\ : std_logic;
SIGNAL \breg|ro2~94_combout\ : std_logic;
SIGNAL \breg|XREGS[20][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][21]~regout\ : std_logic;
SIGNAL \breg|ro2~96_combout\ : std_logic;
SIGNAL \breg|XREGS[28][21]~regout\ : std_logic;
SIGNAL \breg|ro2~97_combout\ : std_logic;
SIGNAL \breg|XREGS[23][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][21]~regout\ : std_logic;
SIGNAL \breg|ro2~99_combout\ : std_logic;
SIGNAL \breg|XREGS[12][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][20]~regout\ : std_logic;
SIGNAL \breg|ro2~118_combout\ : std_logic;
SIGNAL \breg|XREGS[31][20]~regout\ : std_logic;
SIGNAL \breg|ro2~119_combout\ : std_logic;
SIGNAL \breg|XREGS[10][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][20]~regout\ : std_logic;
SIGNAL \breg|ro2~121_combout\ : std_logic;
SIGNAL \breg|XREGS[11][20]~regout\ : std_logic;
SIGNAL \breg|ro2~122_combout\ : std_logic;
SIGNAL \breg|XREGS[6][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][20]~regout\ : std_logic;
SIGNAL \breg|ro2~123_combout\ : std_logic;
SIGNAL \breg|XREGS[3][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][19]~regout\ : std_logic;
SIGNAL \breg|ro2~136_combout\ : std_logic;
SIGNAL \breg|XREGS[29][19]~regout\ : std_logic;
SIGNAL \breg|ro2~137_combout\ : std_logic;
SIGNAL \breg|ro2~138_combout\ : std_logic;
SIGNAL \breg|XREGS[28][19]~regout\ : std_logic;
SIGNAL \breg|ro2~139_combout\ : std_logic;
SIGNAL \breg|ro2~140_combout\ : std_logic;
SIGNAL \breg|XREGS[23][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][19]~regout\ : std_logic;
SIGNAL \breg|ro2~141_combout\ : std_logic;
SIGNAL \breg|ro2~144_combout\ : std_logic;
SIGNAL \breg|ro2~145_combout\ : std_logic;
SIGNAL \breg|ro2~146_combout\ : std_logic;
SIGNAL \breg|XREGS[3][19]~regout\ : std_logic;
SIGNAL \breg|ro2~147_combout\ : std_logic;
SIGNAL \breg|XREGS[21][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][18]~regout\ : std_logic;
SIGNAL \breg|ro2~153_combout\ : std_logic;
SIGNAL \breg|XREGS[29][18]~regout\ : std_logic;
SIGNAL \breg|ro2~154_combout\ : std_logic;
SIGNAL \breg|XREGS[18][18]~regout\ : std_logic;
SIGNAL \breg|ro2~155_combout\ : std_logic;
SIGNAL \breg|ro2~156_combout\ : std_logic;
SIGNAL \breg|XREGS[20][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][18]~regout\ : std_logic;
SIGNAL \breg|ro2~157_combout\ : std_logic;
SIGNAL \breg|XREGS[28][18]~regout\ : std_logic;
SIGNAL \breg|ro2~158_combout\ : std_logic;
SIGNAL \breg|ro2~159_combout\ : std_logic;
SIGNAL \breg|XREGS[19][18]~regout\ : std_logic;
SIGNAL \breg|ro2~160_combout\ : std_logic;
SIGNAL \breg|ro2~161_combout\ : std_logic;
SIGNAL \breg|ro2~162_combout\ : std_logic;
SIGNAL \breg|ro2~163_combout\ : std_logic;
SIGNAL \breg|ro2~164_combout\ : std_logic;
SIGNAL \breg|XREGS[6][18]~regout\ : std_logic;
SIGNAL \breg|ro2~165_combout\ : std_logic;
SIGNAL \breg|ro2~166_combout\ : std_logic;
SIGNAL \breg|XREGS[2][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][18]~regout\ : std_logic;
SIGNAL \breg|ro2~167_combout\ : std_logic;
SIGNAL \breg|ro2~168_combout\ : std_logic;
SIGNAL \breg|ro2~169_combout\ : std_logic;
SIGNAL \breg|XREGS[14][18]~regout\ : std_logic;
SIGNAL \breg|ro2~170_combout\ : std_logic;
SIGNAL \breg|ro2~171_combout\ : std_logic;
SIGNAL \breg|ro2~172_combout\ : std_logic;
SIGNAL \breg|XREGS[10][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][16]~regout\ : std_logic;
SIGNAL \breg|ro2~174_combout\ : std_logic;
SIGNAL \breg|ro2~175_combout\ : std_logic;
SIGNAL \breg|XREGS[26][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][16]~regout\ : std_logic;
SIGNAL \breg|ro2~180_combout\ : std_logic;
SIGNAL \breg|XREGS[27][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][16]~regout\ : std_logic;
SIGNAL \breg|ro2~183_combout\ : std_logic;
SIGNAL \breg|XREGS[31][16]~regout\ : std_logic;
SIGNAL \breg|ro2~184_combout\ : std_logic;
SIGNAL \breg|XREGS[5][16]~regout\ : std_logic;
SIGNAL \breg|ro2~186_combout\ : std_logic;
SIGNAL \breg|XREGS[7][16]~regout\ : std_logic;
SIGNAL \breg|ro2~187_combout\ : std_logic;
SIGNAL \breg|XREGS[1][16]~regout\ : std_logic;
SIGNAL \breg|ro2~188_combout\ : std_logic;
SIGNAL \breg|ro2~189_combout\ : std_logic;
SIGNAL \breg|XREGS[21][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][15]~regout\ : std_logic;
SIGNAL \breg|ro2~195_combout\ : std_logic;
SIGNAL \breg|XREGS[29][15]~regout\ : std_logic;
SIGNAL \breg|ro2~196_combout\ : std_logic;
SIGNAL \breg|XREGS[18][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][15]~regout\ : std_logic;
SIGNAL \breg|ro2~205_combout\ : std_logic;
SIGNAL \breg|XREGS[11][15]~regout\ : std_logic;
SIGNAL \breg|ro2~206_combout\ : std_logic;
SIGNAL \breg|XREGS[5][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][15]~regout\ : std_logic;
SIGNAL \breg|ro2~207_combout\ : std_logic;
SIGNAL \breg|ro2~208_combout\ : std_logic;
SIGNAL \breg|ro2~212_combout\ : std_logic;
SIGNAL \breg|XREGS[15][15]~regout\ : std_logic;
SIGNAL \breg|ro2~213_combout\ : std_logic;
SIGNAL \breg|ro2~216_combout\ : std_logic;
SIGNAL \breg|XREGS[24][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][14]~regout\ : std_logic;
SIGNAL \breg|ro2~222_combout\ : std_logic;
SIGNAL \breg|XREGS[31][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][14]~regout\ : std_logic;
SIGNAL \breg|ro2~233_combout\ : std_logic;
SIGNAL \breg|XREGS[17][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][13]~regout\ : std_logic;
SIGNAL \breg|ro2~239_combout\ : std_logic;
SIGNAL \breg|XREGS[23][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][13]~regout\ : std_logic;
SIGNAL \breg|ro2~244_combout\ : std_logic;
SIGNAL \breg|XREGS[9][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][13]~regout\ : std_logic;
SIGNAL \breg|ro2~251_combout\ : std_logic;
SIGNAL \breg|XREGS[12][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][12]~regout\ : std_logic;
SIGNAL \breg|ro2~260_combout\ : std_logic;
SIGNAL \breg|XREGS[30][12]~regout\ : std_logic;
SIGNAL \breg|ro2~261_combout\ : std_logic;
SIGNAL \breg|XREGS[21][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][12]~regout\ : std_logic;
SIGNAL \breg|ro2~262_combout\ : std_logic;
SIGNAL \breg|XREGS[29][12]~regout\ : std_logic;
SIGNAL \breg|ro2~263_combout\ : std_logic;
SIGNAL \breg|XREGS[20][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][12]~regout\ : std_logic;
SIGNAL \breg|ro2~264_combout\ : std_logic;
SIGNAL \breg|XREGS[28][12]~regout\ : std_logic;
SIGNAL \breg|ro2~265_combout\ : std_logic;
SIGNAL \breg|ro2~266_combout\ : std_logic;
SIGNAL \breg|XREGS[27][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][12]~regout\ : std_logic;
SIGNAL \breg|ro2~267_combout\ : std_logic;
SIGNAL \breg|XREGS[31][12]~regout\ : std_logic;
SIGNAL \breg|ro2~268_combout\ : std_logic;
SIGNAL \breg|ro2~269_combout\ : std_logic;
SIGNAL \breg|XREGS[2][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][12]~regout\ : std_logic;
SIGNAL \breg|ro2~270_combout\ : std_logic;
SIGNAL \breg|XREGS[7][12]~regout\ : std_logic;
SIGNAL \breg|ro2~271_combout\ : std_logic;
SIGNAL \breg|XREGS[1][12]~regout\ : std_logic;
SIGNAL \breg|ro2~272_combout\ : std_logic;
SIGNAL \breg|XREGS[3][12]~regout\ : std_logic;
SIGNAL \breg|ro2~273_combout\ : std_logic;
SIGNAL \breg|ro2~274_combout\ : std_logic;
SIGNAL \breg|XREGS[12][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][12]~regout\ : std_logic;
SIGNAL \breg|ro2~279_combout\ : std_logic;
SIGNAL \breg|ro2~280_combout\ : std_logic;
SIGNAL \breg|XREGS[22][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][11]~regout\ : std_logic;
SIGNAL \breg|ro2~281_combout\ : std_logic;
SIGNAL \breg|ro2~282_combout\ : std_logic;
SIGNAL \breg|XREGS[20][11]~regout\ : std_logic;
SIGNAL \breg|ro2~283_combout\ : std_logic;
SIGNAL \breg|ro2~284_combout\ : std_logic;
SIGNAL \breg|ro2~285_combout\ : std_logic;
SIGNAL \breg|XREGS[27][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][11]~regout\ : std_logic;
SIGNAL \breg|ro2~286_combout\ : std_logic;
SIGNAL \breg|ro2~287_combout\ : std_logic;
SIGNAL \breg|ro2~288_combout\ : std_logic;
SIGNAL \breg|XREGS[10][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][11]~regout\ : std_logic;
SIGNAL \breg|ro2~289_combout\ : std_logic;
SIGNAL \breg|ro2~290_combout\ : std_logic;
SIGNAL \breg|XREGS[5][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][11]~regout\ : std_logic;
SIGNAL \breg|ro2~291_combout\ : std_logic;
SIGNAL \breg|XREGS[7][11]~regout\ : std_logic;
SIGNAL \breg|ro2~292_combout\ : std_logic;
SIGNAL \breg|XREGS[1][11]~regout\ : std_logic;
SIGNAL \breg|ro2~293_combout\ : std_logic;
SIGNAL \breg|ro2~294_combout\ : std_logic;
SIGNAL \breg|ro2~295_combout\ : std_logic;
SIGNAL \breg|XREGS[13][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][11]~regout\ : std_logic;
SIGNAL \breg|ro2~296_combout\ : std_logic;
SIGNAL \breg|XREGS[15][11]~regout\ : std_logic;
SIGNAL \breg|ro2~297_combout\ : std_logic;
SIGNAL \breg|ro2~298_combout\ : std_logic;
SIGNAL \breg|XREGS[11][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][8]~regout\ : std_logic;
SIGNAL \breg|ro2~321_combout\ : std_logic;
SIGNAL \breg|XREGS[26][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][8]~regout\ : std_logic;
SIGNAL \breg|ro2~323_combout\ : std_logic;
SIGNAL \breg|XREGS[30][8]~regout\ : std_logic;
SIGNAL \breg|ro2~324_combout\ : std_logic;
SIGNAL \breg|XREGS[20][8]~regout\ : std_logic;
SIGNAL \breg|ro2~325_combout\ : std_logic;
SIGNAL \breg|ro2~326_combout\ : std_logic;
SIGNAL \breg|ro2~327_combout\ : std_logic;
SIGNAL \breg|XREGS[10][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][8]~regout\ : std_logic;
SIGNAL \breg|ro2~331_combout\ : std_logic;
SIGNAL \breg|XREGS[11][8]~regout\ : std_logic;
SIGNAL \breg|ro2~332_combout\ : std_logic;
SIGNAL \breg|ro2~333_combout\ : std_logic;
SIGNAL \breg|XREGS[1][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][7]~regout\ : std_logic;
SIGNAL \breg|ro2~351_combout\ : std_logic;
SIGNAL \breg|XREGS[31][7]~regout\ : std_logic;
SIGNAL \breg|ro2~352_combout\ : std_logic;
SIGNAL \breg|XREGS[6][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][7]~regout\ : std_logic;
SIGNAL \breg|ro2~354_combout\ : std_logic;
SIGNAL \breg|XREGS[7][7]~regout\ : std_logic;
SIGNAL \breg|ro2~355_combout\ : std_logic;
SIGNAL \breg|XREGS[12][7]~regout\ : std_logic;
SIGNAL \breg|ro2~359_combout\ : std_logic;
SIGNAL \breg|ro2~363_combout\ : std_logic;
SIGNAL \breg|ro2~364_combout\ : std_logic;
SIGNAL \breg|ro2~365_combout\ : std_logic;
SIGNAL \breg|XREGS[30][6]~regout\ : std_logic;
SIGNAL \breg|ro2~366_combout\ : std_logic;
SIGNAL \breg|XREGS[7][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][5]~regout\ : std_logic;
SIGNAL \breg|ro2~386_combout\ : std_logic;
SIGNAL \breg|XREGS[30][5]~regout\ : std_logic;
SIGNAL \breg|ro2~387_combout\ : std_logic;
SIGNAL \breg|XREGS[20][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][10]~regout\ : std_logic;
SIGNAL \breg|ro2~405_combout\ : std_logic;
SIGNAL \breg|XREGS[29][10]~regout\ : std_logic;
SIGNAL \breg|ro2~406_combout\ : std_logic;
SIGNAL \breg|XREGS[23][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][10]~regout\ : std_logic;
SIGNAL \breg|ro2~415_combout\ : std_logic;
SIGNAL \breg|XREGS[5][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][10]~regout\ : std_logic;
SIGNAL \breg|ro2~417_combout\ : std_logic;
SIGNAL \breg|XREGS[7][10]~regout\ : std_logic;
SIGNAL \breg|ro2~418_combout\ : std_logic;
SIGNAL \breg|XREGS[13][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][17]~regout\ : std_logic;
SIGNAL \breg|ro2~426_combout\ : std_logic;
SIGNAL \breg|XREGS[26][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][17]~regout\ : std_logic;
SIGNAL \breg|ro2~428_combout\ : std_logic;
SIGNAL \breg|XREGS[30][17]~regout\ : std_logic;
SIGNAL \breg|ro2~429_combout\ : std_logic;
SIGNAL \breg|XREGS[21][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][17]~regout\ : std_logic;
SIGNAL \breg|ro2~430_combout\ : std_logic;
SIGNAL \breg|XREGS[29][17]~regout\ : std_logic;
SIGNAL \breg|ro2~431_combout\ : std_logic;
SIGNAL \breg|XREGS[20][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][17]~regout\ : std_logic;
SIGNAL \breg|ro2~432_combout\ : std_logic;
SIGNAL \breg|XREGS[28][17]~regout\ : std_logic;
SIGNAL \breg|ro2~433_combout\ : std_logic;
SIGNAL \breg|ro2~434_combout\ : std_logic;
SIGNAL \breg|XREGS[27][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][17]~regout\ : std_logic;
SIGNAL \breg|ro2~435_combout\ : std_logic;
SIGNAL \breg|XREGS[31][17]~regout\ : std_logic;
SIGNAL \breg|ro2~436_combout\ : std_logic;
SIGNAL \breg|ro2~437_combout\ : std_logic;
SIGNAL \breg|XREGS[2][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][17]~regout\ : std_logic;
SIGNAL \breg|ro2~438_combout\ : std_logic;
SIGNAL \breg|XREGS[7][17]~regout\ : std_logic;
SIGNAL \breg|ro2~439_combout\ : std_logic;
SIGNAL \breg|XREGS[1][17]~regout\ : std_logic;
SIGNAL \breg|ro2~440_combout\ : std_logic;
SIGNAL \breg|XREGS[3][17]~regout\ : std_logic;
SIGNAL \breg|ro2~441_combout\ : std_logic;
SIGNAL \breg|ro2~442_combout\ : std_logic;
SIGNAL \breg|XREGS[14][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][30]~regout\ : std_logic;
SIGNAL \breg|ro2~449_combout\ : std_logic;
SIGNAL \breg|XREGS[10][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][30]~regout\ : std_logic;
SIGNAL \breg|ro2~457_combout\ : std_logic;
SIGNAL \breg|ro2~458_combout\ : std_logic;
SIGNAL \breg|XREGS[5][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][30]~regout\ : std_logic;
SIGNAL \breg|ro2~459_combout\ : std_logic;
SIGNAL \breg|XREGS[7][30]~regout\ : std_logic;
SIGNAL \breg|ro2~460_combout\ : std_logic;
SIGNAL \breg|XREGS[13][30]~regout\ : std_logic;
SIGNAL \breg|ro2~464_combout\ : std_logic;
SIGNAL \breg|ro2~465_combout\ : std_logic;
SIGNAL \breg|XREGS[26][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][29]~regout\ : std_logic;
SIGNAL \breg|ro2~470_combout\ : std_logic;
SIGNAL \breg|XREGS[30][29]~regout\ : std_logic;
SIGNAL \breg|ro2~471_combout\ : std_logic;
SIGNAL \breg|XREGS[2][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][29]~regout\ : std_logic;
SIGNAL \breg|ro2~480_combout\ : std_logic;
SIGNAL \breg|XREGS[7][29]~regout\ : std_logic;
SIGNAL \breg|ro2~481_combout\ : std_logic;
SIGNAL \breg|XREGS[14][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][29]~regout\ : std_logic;
SIGNAL \breg|ro2~485_combout\ : std_logic;
SIGNAL \breg|XREGS[15][29]~regout\ : std_logic;
SIGNAL \breg|ro2~486_combout\ : std_logic;
SIGNAL \breg|XREGS[21][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][28]~regout\ : std_logic;
SIGNAL \breg|ro2~489_combout\ : std_logic;
SIGNAL \breg|ro2~490_combout\ : std_logic;
SIGNAL \breg|ro2~491_combout\ : std_logic;
SIGNAL \breg|ro2~492_combout\ : std_logic;
SIGNAL \breg|XREGS[20][28]~regout\ : std_logic;
SIGNAL \breg|ro2~493_combout\ : std_logic;
SIGNAL \breg|ro2~494_combout\ : std_logic;
SIGNAL \breg|ro2~495_combout\ : std_logic;
SIGNAL \breg|XREGS[27][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][28]~regout\ : std_logic;
SIGNAL \breg|ro2~496_combout\ : std_logic;
SIGNAL \breg|XREGS[31][28]~regout\ : std_logic;
SIGNAL \breg|ro2~497_combout\ : std_logic;
SIGNAL \breg|ro2~498_combout\ : std_logic;
SIGNAL \breg|XREGS[9][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][28]~regout\ : std_logic;
SIGNAL \breg|ro2~499_combout\ : std_logic;
SIGNAL \breg|ro2~501_combout\ : std_logic;
SIGNAL \breg|ro2~502_combout\ : std_logic;
SIGNAL \breg|XREGS[9][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][27]~regout\ : std_logic;
SIGNAL \breg|ro2~510_combout\ : std_logic;
SIGNAL \breg|XREGS[11][27]~regout\ : std_logic;
SIGNAL \breg|ro2~511_combout\ : std_logic;
SIGNAL \breg|XREGS[18][27]~regout\ : std_logic;
SIGNAL \breg|ro2~512_combout\ : std_logic;
SIGNAL \breg|XREGS[30][27]~regout\ : std_logic;
SIGNAL \breg|ro2~513_combout\ : std_logic;
SIGNAL \breg|ro2~514_combout\ : std_logic;
SIGNAL \breg|ro2~515_combout\ : std_logic;
SIGNAL \breg|ro2~516_combout\ : std_logic;
SIGNAL \breg|XREGS[28][27]~regout\ : std_logic;
SIGNAL \breg|ro2~517_combout\ : std_logic;
SIGNAL \breg|ro2~518_combout\ : std_logic;
SIGNAL \breg|XREGS[27][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][27]~regout\ : std_logic;
SIGNAL \breg|ro2~519_combout\ : std_logic;
SIGNAL \breg|XREGS[31][27]~regout\ : std_logic;
SIGNAL \breg|ro2~520_combout\ : std_logic;
SIGNAL \breg|ro2~521_combout\ : std_logic;
SIGNAL \breg|XREGS[6][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][27]~regout\ : std_logic;
SIGNAL \breg|ro2~522_combout\ : std_logic;
SIGNAL \breg|XREGS[7][27]~regout\ : std_logic;
SIGNAL \breg|ro2~523_combout\ : std_logic;
SIGNAL \breg|XREGS[1][27]~regout\ : std_logic;
SIGNAL \breg|ro2~524_combout\ : std_logic;
SIGNAL \breg|ro2~525_combout\ : std_logic;
SIGNAL \breg|ro2~526_combout\ : std_logic;
SIGNAL \breg|XREGS[14][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][27]~regout\ : std_logic;
SIGNAL \breg|ro2~527_combout\ : std_logic;
SIGNAL \breg|XREGS[15][27]~regout\ : std_logic;
SIGNAL \breg|ro2~528_combout\ : std_logic;
SIGNAL \breg|ro2~529_combout\ : std_logic;
SIGNAL \breg|XREGS[21][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][26]~regout\ : std_logic;
SIGNAL \breg|ro2~531_combout\ : std_logic;
SIGNAL \breg|XREGS[29][26]~regout\ : std_logic;
SIGNAL \breg|ro2~532_combout\ : std_logic;
SIGNAL \breg|XREGS[22][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][26]~regout\ : std_logic;
SIGNAL \breg|ro2~533_combout\ : std_logic;
SIGNAL \breg|ro2~534_combout\ : std_logic;
SIGNAL \breg|XREGS[24][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][26]~regout\ : std_logic;
SIGNAL \breg|ro2~535_combout\ : std_logic;
SIGNAL \breg|ro2~536_combout\ : std_logic;
SIGNAL \breg|ro2~537_combout\ : std_logic;
SIGNAL \breg|ro2~538_combout\ : std_logic;
SIGNAL \breg|ro2~539_combout\ : std_logic;
SIGNAL \breg|ro2~540_combout\ : std_logic;
SIGNAL \breg|XREGS[7][26]~regout\ : std_logic;
SIGNAL \contr|Mux9~0_combout\ : std_logic;
SIGNAL \breg|ro1~0_combout\ : std_logic;
SIGNAL \breg|ro1~1_combout\ : std_logic;
SIGNAL \breg|ro1~18_combout\ : std_logic;
SIGNAL \breg|ro1~21_combout\ : std_logic;
SIGNAL \breg|ro1~22_combout\ : std_logic;
SIGNAL \breg|ro1[29]~24_combout\ : std_logic;
SIGNAL \breg|ro1~27_combout\ : std_logic;
SIGNAL \breg|ro1~28_combout\ : std_logic;
SIGNAL \breg|ro1~29_combout\ : std_logic;
SIGNAL \breg|ro1~30_combout\ : std_logic;
SIGNAL \breg|ro1~31_combout\ : std_logic;
SIGNAL \breg|ro1~32_combout\ : std_logic;
SIGNAL \breg|ro1~33_combout\ : std_logic;
SIGNAL \breg|ro1~34_combout\ : std_logic;
SIGNAL \breg|ro1~35_combout\ : std_logic;
SIGNAL \breg|ro1~36_combout\ : std_logic;
SIGNAL \breg|ro1~37_combout\ : std_logic;
SIGNAL \breg|ro1~38_combout\ : std_logic;
SIGNAL \breg|ro1~39_combout\ : std_logic;
SIGNAL \breg|ro1~40_combout\ : std_logic;
SIGNAL \breg|ro1~41_combout\ : std_logic;
SIGNAL \breg|ro1~42_combout\ : std_logic;
SIGNAL \breg|ro1~43_combout\ : std_logic;
SIGNAL \breg|ro1~44_combout\ : std_logic;
SIGNAL \breg|ro1~45_combout\ : std_logic;
SIGNAL \breg|ro1~46_combout\ : std_logic;
SIGNAL \breg|XREGS[21][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][0]~regout\ : std_logic;
SIGNAL \breg|ro2~552_combout\ : std_logic;
SIGNAL \breg|XREGS[29][0]~regout\ : std_logic;
SIGNAL \breg|ro2~553_combout\ : std_logic;
SIGNAL \breg|XREGS[26][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][0]~regout\ : std_logic;
SIGNAL \breg|ro2~554_combout\ : std_logic;
SIGNAL \breg|XREGS[30][0]~regout\ : std_logic;
SIGNAL \breg|ro2~555_combout\ : std_logic;
SIGNAL \breg|XREGS[24][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][0]~regout\ : std_logic;
SIGNAL \breg|ro2~556_combout\ : std_logic;
SIGNAL \breg|XREGS[28][0]~regout\ : std_logic;
SIGNAL \breg|ro2~557_combout\ : std_logic;
SIGNAL \breg|ro2~558_combout\ : std_logic;
SIGNAL \breg|XREGS[27][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][0]~regout\ : std_logic;
SIGNAL \breg|ro2~559_combout\ : std_logic;
SIGNAL \breg|XREGS[31][0]~regout\ : std_logic;
SIGNAL \breg|ro2~560_combout\ : std_logic;
SIGNAL \breg|ro2~561_combout\ : std_logic;
SIGNAL \breg|XREGS[10][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][0]~regout\ : std_logic;
SIGNAL \breg|ro2~562_combout\ : std_logic;
SIGNAL \breg|XREGS[11][0]~regout\ : std_logic;
SIGNAL \breg|ro2~563_combout\ : std_logic;
SIGNAL \breg|XREGS[6][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][0]~regout\ : std_logic;
SIGNAL \breg|ro2~564_combout\ : std_logic;
SIGNAL \breg|XREGS[7][0]~regout\ : std_logic;
SIGNAL \breg|ro2~565_combout\ : std_logic;
SIGNAL \breg|XREGS[2][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][0]~regout\ : std_logic;
SIGNAL \breg|ro2~566_combout\ : std_logic;
SIGNAL \breg|XREGS[3][0]~regout\ : std_logic;
SIGNAL \breg|ro2~567_combout\ : std_logic;
SIGNAL \breg|ro2~568_combout\ : std_logic;
SIGNAL \breg|XREGS[13][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][0]~regout\ : std_logic;
SIGNAL \breg|ro2~569_combout\ : std_logic;
SIGNAL \breg|XREGS[15][0]~regout\ : std_logic;
SIGNAL \breg|ro2~570_combout\ : std_logic;
SIGNAL \breg|ro2~571_combout\ : std_logic;
SIGNAL \breg|ro1~50_combout\ : std_logic;
SIGNAL \breg|ro1~51_combout\ : std_logic;
SIGNAL \breg|ro1~52_combout\ : std_logic;
SIGNAL \breg|ro1~53_combout\ : std_logic;
SIGNAL \breg|ro1~54_combout\ : std_logic;
SIGNAL \breg|ro1~55_combout\ : std_logic;
SIGNAL \breg|ro1~56_combout\ : std_logic;
SIGNAL \breg|ro1~57_combout\ : std_logic;
SIGNAL \breg|ro1~58_combout\ : std_logic;
SIGNAL \breg|ro1~59_combout\ : std_logic;
SIGNAL \breg|ro1~65_combout\ : std_logic;
SIGNAL \breg|ro1~66_combout\ : std_logic;
SIGNAL \breg|ro1~69_combout\ : std_logic;
SIGNAL \breg|ro1~70_combout\ : std_logic;
SIGNAL \breg|ro1~73_combout\ : std_logic;
SIGNAL \breg|ro1~86_combout\ : std_logic;
SIGNAL \breg|ro2~575_combout\ : std_logic;
SIGNAL \breg|XREGS[30][1]~regout\ : std_logic;
SIGNAL \breg|ro2~576_combout\ : std_logic;
SIGNAL \breg|XREGS[20][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][1]~regout\ : std_logic;
SIGNAL \breg|ro2~579_combout\ : std_logic;
SIGNAL \breg|XREGS[28][1]~regout\ : std_logic;
SIGNAL \breg|ro2~580_combout\ : std_logic;
SIGNAL \breg|ro2~582_combout\ : std_logic;
SIGNAL \breg|XREGS[2][1]~regout\ : std_logic;
SIGNAL \breg|ro2~585_combout\ : std_logic;
SIGNAL \breg|XREGS[12][1]~regout\ : std_logic;
SIGNAL \breg|ro2~590_combout\ : std_logic;
SIGNAL \breg|XREGS[15][1]~regout\ : std_logic;
SIGNAL \breg|ro2~591_combout\ : std_logic;
SIGNAL \breg|ro1~92_combout\ : std_logic;
SIGNAL \breg|ro1~93_combout\ : std_logic;
SIGNAL \breg|ro1~99_combout\ : std_logic;
SIGNAL \breg|ro1~111_combout\ : std_logic;
SIGNAL \breg|ro1~112_combout\ : std_logic;
SIGNAL \breg|ro1~113_combout\ : std_logic;
SIGNAL \breg|ro1~114_combout\ : std_logic;
SIGNAL \breg|ro1~115_combout\ : std_logic;
SIGNAL \breg|ro1~116_combout\ : std_logic;
SIGNAL \breg|ro1~117_combout\ : std_logic;
SIGNAL \breg|ro1~118_combout\ : std_logic;
SIGNAL \breg|ro1~119_combout\ : std_logic;
SIGNAL \breg|ro1~120_combout\ : std_logic;
SIGNAL \breg|ro1~121_combout\ : std_logic;
SIGNAL \breg|ro1~122_combout\ : std_logic;
SIGNAL \breg|ro1~123_combout\ : std_logic;
SIGNAL \breg|ro1~124_combout\ : std_logic;
SIGNAL \breg|ro1~125_combout\ : std_logic;
SIGNAL \breg|ro1~126_combout\ : std_logic;
SIGNAL \breg|ro1~127_combout\ : std_logic;
SIGNAL \breg|ro1~128_combout\ : std_logic;
SIGNAL \breg|ro1~129_combout\ : std_logic;
SIGNAL \breg|ro1~130_combout\ : std_logic;
SIGNAL \breg|ro1~132_combout\ : std_logic;
SIGNAL \breg|ro1~133_combout\ : std_logic;
SIGNAL \breg|ro1~134_combout\ : std_logic;
SIGNAL \breg|ro1~135_combout\ : std_logic;
SIGNAL \breg|ro1~136_combout\ : std_logic;
SIGNAL \breg|ro1~137_combout\ : std_logic;
SIGNAL \breg|ro1~138_combout\ : std_logic;
SIGNAL \breg|ro1~139_combout\ : std_logic;
SIGNAL \breg|ro1~140_combout\ : std_logic;
SIGNAL \breg|ro1~141_combout\ : std_logic;
SIGNAL \breg|ro1~142_combout\ : std_logic;
SIGNAL \breg|ro1~143_combout\ : std_logic;
SIGNAL \breg|ro1~144_combout\ : std_logic;
SIGNAL \breg|ro1~145_combout\ : std_logic;
SIGNAL \breg|ro1~146_combout\ : std_logic;
SIGNAL \breg|ro1~147_combout\ : std_logic;
SIGNAL \breg|ro1~148_combout\ : std_logic;
SIGNAL \breg|ro1~149_combout\ : std_logic;
SIGNAL \breg|ro1~150_combout\ : std_logic;
SIGNAL \breg|ro1~151_combout\ : std_logic;
SIGNAL \breg|ro1~155_combout\ : std_logic;
SIGNAL \breg|ro1~156_combout\ : std_logic;
SIGNAL \breg|ro1~157_combout\ : std_logic;
SIGNAL \breg|ro1~158_combout\ : std_logic;
SIGNAL \breg|ro1~159_combout\ : std_logic;
SIGNAL \breg|ro1~167_combout\ : std_logic;
SIGNAL \breg|XREGS[26][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][2]~regout\ : std_logic;
SIGNAL \breg|ro2~596_combout\ : std_logic;
SIGNAL \breg|XREGS[30][2]~regout\ : std_logic;
SIGNAL \breg|ro2~597_combout\ : std_logic;
SIGNAL \breg|ro2~601_combout\ : std_logic;
SIGNAL \breg|XREGS[31][2]~regout\ : std_logic;
SIGNAL \breg|ro2~602_combout\ : std_logic;
SIGNAL \breg|XREGS[8][2]~regout\ : std_logic;
SIGNAL \breg|ro2~604_combout\ : std_logic;
SIGNAL \breg|XREGS[5][2]~regout\ : std_logic;
SIGNAL \breg|ro2~606_combout\ : std_logic;
SIGNAL \breg|ro2~607_combout\ : std_logic;
SIGNAL \breg|XREGS[1][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][3]~regout\ : std_logic;
SIGNAL \breg|ro2~624_combout\ : std_logic;
SIGNAL \breg|XREGS[31][3]~regout\ : std_logic;
SIGNAL \breg|ro2~625_combout\ : std_logic;
SIGNAL \breg|XREGS[5][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][3]~regout\ : std_logic;
SIGNAL \breg|ro2~632_combout\ : std_logic;
SIGNAL \breg|XREGS[15][3]~regout\ : std_logic;
SIGNAL \breg|ro2~633_combout\ : std_logic;
SIGNAL \breg|ro1~183_combout\ : std_logic;
SIGNAL \breg|ro1~184_combout\ : std_logic;
SIGNAL \breg|ro1~186_combout\ : std_logic;
SIGNAL \breg|ro1~187_combout\ : std_logic;
SIGNAL \breg|ro1~191_combout\ : std_logic;
SIGNAL \breg|ro1~195_combout\ : std_logic;
SIGNAL \breg|ro1~196_combout\ : std_logic;
SIGNAL \breg|ro1~197_combout\ : std_logic;
SIGNAL \breg|ro1~198_combout\ : std_logic;
SIGNAL \breg|ro1~205_combout\ : std_logic;
SIGNAL \breg|ro1~206_combout\ : std_logic;
SIGNAL \breg|ro1~209_combout\ : std_logic;
SIGNAL \breg|ro1~212_combout\ : std_logic;
SIGNAL \breg|ro1~213_combout\ : std_logic;
SIGNAL \breg|ro1~223_combout\ : std_logic;
SIGNAL \breg|ro1~224_combout\ : std_logic;
SIGNAL \breg|ro1~228_combout\ : std_logic;
SIGNAL \breg|ro1~229_combout\ : std_logic;
SIGNAL \breg|ro1~233_combout\ : std_logic;
SIGNAL \breg|ro1~234_combout\ : std_logic;
SIGNAL \breg|ro1~237_combout\ : std_logic;
SIGNAL \breg|ro1~241_combout\ : std_logic;
SIGNAL \breg|ro1~242_combout\ : std_logic;
SIGNAL \breg|ro1~246_combout\ : std_logic;
SIGNAL \breg|ro1~247_combout\ : std_logic;
SIGNAL \breg|ro1~249_combout\ : std_logic;
SIGNAL \breg|ro1~250_combout\ : std_logic;
SIGNAL \breg|ro1~251_combout\ : std_logic;
SIGNAL \breg|ro1~254_combout\ : std_logic;
SIGNAL \breg|ro1~255_combout\ : std_logic;
SIGNAL \breg|XREGS[21][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][4]~regout\ : std_logic;
SIGNAL \breg|ro2~646_combout\ : std_logic;
SIGNAL \breg|XREGS[11][4]~regout\ : std_logic;
SIGNAL \breg|ro2~647_combout\ : std_logic;
SIGNAL \breg|XREGS[5][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][4]~regout\ : std_logic;
SIGNAL \breg|ro2~648_combout\ : std_logic;
SIGNAL \breg|XREGS[7][4]~regout\ : std_logic;
SIGNAL \breg|ro2~649_combout\ : std_logic;
SIGNAL \breg|XREGS[2][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][4]~regout\ : std_logic;
SIGNAL \breg|ro2~650_combout\ : std_logic;
SIGNAL \breg|XREGS[3][4]~regout\ : std_logic;
SIGNAL \breg|ro2~651_combout\ : std_logic;
SIGNAL \breg|ro2~652_combout\ : std_logic;
SIGNAL \breg|XREGS[15][4]~regout\ : std_logic;
SIGNAL \breg|ro1~258_combout\ : std_logic;
SIGNAL \breg|ro1~259_combout\ : std_logic;
SIGNAL \breg|ro1~260_combout\ : std_logic;
SIGNAL \breg|ro1~261_combout\ : std_logic;
SIGNAL \breg|ro1~262_combout\ : std_logic;
SIGNAL \breg|ro1~279_combout\ : std_logic;
SIGNAL \breg|ro1~280_combout\ : std_logic;
SIGNAL \breg|ro1~281_combout\ : std_logic;
SIGNAL \breg|ro1~282_combout\ : std_logic;
SIGNAL \breg|ro1~283_combout\ : std_logic;
SIGNAL \breg|ro1~284_combout\ : std_logic;
SIGNAL \breg|ro1~285_combout\ : std_logic;
SIGNAL \breg|ro1~286_combout\ : std_logic;
SIGNAL \breg|ro1~287_combout\ : std_logic;
SIGNAL \breg|ro1~288_combout\ : std_logic;
SIGNAL \breg|ro1~289_combout\ : std_logic;
SIGNAL \breg|ro1~300_combout\ : std_logic;
SIGNAL \breg|ro1~302_combout\ : std_logic;
SIGNAL \breg|ro1~303_combout\ : std_logic;
SIGNAL \breg|ro1~304_combout\ : std_logic;
SIGNAL \breg|ro1~305_combout\ : std_logic;
SIGNAL \breg|ro1~306_combout\ : std_logic;
SIGNAL \breg|ro1~307_combout\ : std_logic;
SIGNAL \breg|ro1~308_combout\ : std_logic;
SIGNAL \breg|ro1~309_combout\ : std_logic;
SIGNAL \breg|ro1~310_combout\ : std_logic;
SIGNAL \breg|ro1~311_combout\ : std_logic;
SIGNAL \breg|ro1~317_combout\ : std_logic;
SIGNAL \breg|ro1~318_combout\ : std_logic;
SIGNAL \breg|ro1~321_combout\ : std_logic;
SIGNAL \breg|ro1~322_combout\ : std_logic;
SIGNAL \breg|ro1~325_combout\ : std_logic;
SIGNAL \breg|ro1~333_combout\ : std_logic;
SIGNAL \breg|ro1~334_combout\ : std_logic;
SIGNAL \breg|ro1~335_combout\ : std_logic;
SIGNAL \breg|ro1~336_combout\ : std_logic;
SIGNAL \breg|ro1~338_combout\ : std_logic;
SIGNAL \breg|ro1~339_combout\ : std_logic;
SIGNAL \breg|ro1~346_combout\ : std_logic;
SIGNAL \breg|ro1~354_combout\ : std_logic;
SIGNAL \breg|ro1~355_combout\ : std_logic;
SIGNAL \breg|ro1~356_combout\ : std_logic;
SIGNAL \breg|ro1~359_combout\ : std_logic;
SIGNAL \breg|ro1~360_combout\ : std_logic;
SIGNAL \breg|ro1~363_combout\ : std_logic;
SIGNAL \breg|ro1~364_combout\ : std_logic;
SIGNAL \breg|ro1~365_combout\ : std_logic;
SIGNAL \breg|ro1~366_combout\ : std_logic;
SIGNAL \breg|ro1~367_combout\ : std_logic;
SIGNAL \breg|ro1~368_combout\ : std_logic;
SIGNAL \breg|ro1~369_combout\ : std_logic;
SIGNAL \breg|ro1~370_combout\ : std_logic;
SIGNAL \breg|ro1~371_combout\ : std_logic;
SIGNAL \breg|ro1~372_combout\ : std_logic;
SIGNAL \breg|ro1~373_combout\ : std_logic;
SIGNAL \breg|ro1~374_combout\ : std_logic;
SIGNAL \breg|ro1~375_combout\ : std_logic;
SIGNAL \breg|ro1~376_combout\ : std_logic;
SIGNAL \breg|ro1~377_combout\ : std_logic;
SIGNAL \breg|ro1~378_combout\ : std_logic;
SIGNAL \breg|ro1~379_combout\ : std_logic;
SIGNAL \breg|ro1~380_combout\ : std_logic;
SIGNAL \breg|ro1~381_combout\ : std_logic;
SIGNAL \breg|ro1~382_combout\ : std_logic;
SIGNAL \breg|ro1~384_combout\ : std_logic;
SIGNAL \breg|ro1~385_combout\ : std_logic;
SIGNAL \breg|ro1~386_combout\ : std_logic;
SIGNAL \breg|ro1~387_combout\ : std_logic;
SIGNAL \breg|ro1~388_combout\ : std_logic;
SIGNAL \breg|ro1~389_combout\ : std_logic;
SIGNAL \breg|ro1~390_combout\ : std_logic;
SIGNAL \breg|ro1~391_combout\ : std_logic;
SIGNAL \breg|ro1~392_combout\ : std_logic;
SIGNAL \breg|ro1~393_combout\ : std_logic;
SIGNAL \breg|ro1~394_combout\ : std_logic;
SIGNAL \breg|ro1~395_combout\ : std_logic;
SIGNAL \breg|ro1~396_combout\ : std_logic;
SIGNAL \breg|ro1~397_combout\ : std_logic;
SIGNAL \breg|ro1~398_combout\ : std_logic;
SIGNAL \breg|ro1~399_combout\ : std_logic;
SIGNAL \breg|ro1~400_combout\ : std_logic;
SIGNAL \breg|ro1~401_combout\ : std_logic;
SIGNAL \breg|ro1~402_combout\ : std_logic;
SIGNAL \breg|ro1~403_combout\ : std_logic;
SIGNAL \breg|ro1~405_combout\ : std_logic;
SIGNAL \breg|ro1~406_combout\ : std_logic;
SIGNAL \breg|ro1~407_combout\ : std_logic;
SIGNAL \breg|ro1~408_combout\ : std_logic;
SIGNAL \breg|ro1~409_combout\ : std_logic;
SIGNAL \breg|ro1~410_combout\ : std_logic;
SIGNAL \breg|ro1~411_combout\ : std_logic;
SIGNAL \breg|ro1~412_combout\ : std_logic;
SIGNAL \breg|ro1~413_combout\ : std_logic;
SIGNAL \breg|ro1~414_combout\ : std_logic;
SIGNAL \breg|ro1~415_combout\ : std_logic;
SIGNAL \breg|ro1~416_combout\ : std_logic;
SIGNAL \breg|ro1~417_combout\ : std_logic;
SIGNAL \breg|ro1~418_combout\ : std_logic;
SIGNAL \breg|ro1~419_combout\ : std_logic;
SIGNAL \breg|ro1~420_combout\ : std_logic;
SIGNAL \breg|ro1~421_combout\ : std_logic;
SIGNAL \breg|ro1~422_combout\ : std_logic;
SIGNAL \breg|ro1~423_combout\ : std_logic;
SIGNAL \breg|ro1~424_combout\ : std_logic;
SIGNAL \breg|ro1~426_combout\ : std_logic;
SIGNAL \breg|ro1~427_combout\ : std_logic;
SIGNAL \breg|ro1~430_combout\ : std_logic;
SIGNAL \breg|ro1~431_combout\ : std_logic;
SIGNAL \breg|ro1~453_combout\ : std_logic;
SIGNAL \breg|ro1~454_combout\ : std_logic;
SIGNAL \breg|ro1~468_combout\ : std_logic;
SIGNAL \breg|ro1~469_combout\ : std_logic;
SIGNAL \breg|ro1~470_combout\ : std_logic;
SIGNAL \breg|ro1~471_combout\ : std_logic;
SIGNAL \breg|ro1~472_combout\ : std_logic;
SIGNAL \breg|ro1~473_combout\ : std_logic;
SIGNAL \breg|ro1~474_combout\ : std_logic;
SIGNAL \breg|ro1~475_combout\ : std_logic;
SIGNAL \breg|ro1~476_combout\ : std_logic;
SIGNAL \breg|ro1~477_combout\ : std_logic;
SIGNAL \breg|ro1~478_combout\ : std_logic;
SIGNAL \breg|ro1~479_combout\ : std_logic;
SIGNAL \breg|ro1~480_combout\ : std_logic;
SIGNAL \breg|ro1~481_combout\ : std_logic;
SIGNAL \breg|ro1~482_combout\ : std_logic;
SIGNAL \breg|ro1~483_combout\ : std_logic;
SIGNAL \breg|ro1~484_combout\ : std_logic;
SIGNAL \breg|ro1~485_combout\ : std_logic;
SIGNAL \breg|ro1~486_combout\ : std_logic;
SIGNAL \breg|ro1~487_combout\ : std_logic;
SIGNAL \breg|ro1~495_combout\ : std_logic;
SIGNAL \breg|ro1~496_combout\ : std_logic;
SIGNAL \breg|ro1~498_combout\ : std_logic;
SIGNAL \breg|ro1~499_combout\ : std_logic;
SIGNAL \breg|ro1~501_combout\ : std_logic;
SIGNAL \breg|ro1~502_combout\ : std_logic;
SIGNAL \breg|ro1~510_combout\ : std_logic;
SIGNAL \breg|ro1~511_combout\ : std_logic;
SIGNAL \breg|ro1~512_combout\ : std_logic;
SIGNAL \breg|ro1~513_combout\ : std_logic;
SIGNAL \breg|ro1~514_combout\ : std_logic;
SIGNAL \breg|ro1~515_combout\ : std_logic;
SIGNAL \breg|ro1~516_combout\ : std_logic;
SIGNAL \breg|ro1~517_combout\ : std_logic;
SIGNAL \breg|ro1~518_combout\ : std_logic;
SIGNAL \breg|ro1~519_combout\ : std_logic;
SIGNAL \breg|ro1~520_combout\ : std_logic;
SIGNAL \breg|ro1~521_combout\ : std_logic;
SIGNAL \breg|ro1~522_combout\ : std_logic;
SIGNAL \breg|ro1~523_combout\ : std_logic;
SIGNAL \breg|ro1~524_combout\ : std_logic;
SIGNAL \breg|ro1~525_combout\ : std_logic;
SIGNAL \breg|ro1~526_combout\ : std_logic;
SIGNAL \breg|ro1~527_combout\ : std_logic;
SIGNAL \breg|ro1~528_combout\ : std_logic;
SIGNAL \breg|ro1~529_combout\ : std_logic;
SIGNAL \breg|ro1~531_combout\ : std_logic;
SIGNAL \breg|ro1~532_combout\ : std_logic;
SIGNAL \breg|ro1~533_combout\ : std_logic;
SIGNAL \breg|ro1~541_combout\ : std_logic;
SIGNAL \breg|ro1~543_combout\ : std_logic;
SIGNAL \breg|ro1~544_combout\ : std_logic;
SIGNAL \breg|ro1~545_combout\ : std_logic;
SIGNAL \breg|ro1~546_combout\ : std_logic;
SIGNAL \breg|ro1~548_combout\ : std_logic;
SIGNAL \breg|ro1~549_combout\ : std_logic;
SIGNAL \breg|ro1~556_combout\ : std_logic;
SIGNAL \breg|ro1~561_combout\ : std_logic;
SIGNAL \breg|ro1~562_combout\ : std_logic;
SIGNAL \breg|ro1~564_combout\ : std_logic;
SIGNAL \breg|ro1~565_combout\ : std_logic;
SIGNAL \breg|XREGS[26][31]~regout\ : std_logic;
SIGNAL \breg|ro1~573_combout\ : std_logic;
SIGNAL \breg|ro1~574_combout\ : std_logic;
SIGNAL \breg|ro1~575_combout\ : std_logic;
SIGNAL \breg|ro1~576_combout\ : std_logic;
SIGNAL \breg|XREGS[24][31]~regout\ : std_logic;
SIGNAL \breg|ro1~577_combout\ : std_logic;
SIGNAL \breg|XREGS[28][31]~regout\ : std_logic;
SIGNAL \breg|ro1~578_combout\ : std_logic;
SIGNAL \breg|ro1~579_combout\ : std_logic;
SIGNAL \breg|XREGS[27][31]~regout\ : std_logic;
SIGNAL \breg|ro1~580_combout\ : std_logic;
SIGNAL \breg|ro1~581_combout\ : std_logic;
SIGNAL \breg|ro1~582_combout\ : std_logic;
SIGNAL \breg|ro1~583_combout\ : std_logic;
SIGNAL \breg|ro1~585_combout\ : std_logic;
SIGNAL \breg|ro1~587_combout\ : std_logic;
SIGNAL \breg|ro1~601_combout\ : std_logic;
SIGNAL \breg|ro1~602_combout\ : std_logic;
SIGNAL \breg|ro1~604_combout\ : std_logic;
SIGNAL \breg|ro1~605_combout\ : std_logic;
SIGNAL \breg|ro1~606_combout\ : std_logic;
SIGNAL \breg|ro1~607_combout\ : std_logic;
SIGNAL \breg|ro1~611_combout\ : std_logic;
SIGNAL \breg|ro1~612_combout\ : std_logic;
SIGNAL \breg|ro1~615_combout\ : std_logic;
SIGNAL \breg|ro1~616_combout\ : std_logic;
SIGNAL \breg|ro1~624_combout\ : std_logic;
SIGNAL \breg|ro1~625_combout\ : std_logic;
SIGNAL \breg|ro1~636_combout\ : std_logic;
SIGNAL \breg|ro1~637_combout\ : std_logic;
SIGNAL \breg|ro1~638_combout\ : std_logic;
SIGNAL \breg|ro1~639_combout\ : std_logic;
SIGNAL \breg|ro1~640_combout\ : std_logic;
SIGNAL \breg|ro1~641_combout\ : std_logic;
SIGNAL \breg|ro1~642_combout\ : std_logic;
SIGNAL \breg|ro1~643_combout\ : std_logic;
SIGNAL \breg|ro1~644_combout\ : std_logic;
SIGNAL \breg|ro1~645_combout\ : std_logic;
SIGNAL \breg|ro1~648_combout\ : std_logic;
SIGNAL \breg|ro1~649_combout\ : std_logic;
SIGNAL \breg|ro1~659_combout\ : std_logic;
SIGNAL \breg|ro1~660_combout\ : std_logic;
SIGNAL \breg|ro1~661_combout\ : std_logic;
SIGNAL \breg|ro1~663_combout\ : std_logic;
SIGNAL \ula_cnt|Mux13~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux12~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux16~0_combout\ : std_logic;
SIGNAL \breg|Decoder0~29_combout\ : std_logic;
SIGNAL \breg|Decoder0~44_combout\ : std_logic;
SIGNAL \branchCond[0]~3_combout\ : std_logic;
SIGNAL \ula|Selector29~9_combout\ : std_logic;
SIGNAL \ula|Selector28~12_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~61_combout\ : std_logic;
SIGNAL \ula|Selector23~11_combout\ : std_logic;
SIGNAL \ula|Selector5~12_combout\ : std_logic;
SIGNAL \ula|Selector4~11_combout\ : std_logic;
SIGNAL \gerador_imm|Selector8~2_combout\ : std_logic;
SIGNAL \ula|Selector5~13_combout\ : std_logic;
SIGNAL \gerador_imm|Selector2~2_combout\ : std_logic;
SIGNAL \ula_cnt|Mux17~2_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SEQ_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SNE_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SGE_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLTU_OP~combout\ : std_logic;
SIGNAL \breg|XREGS[5][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][4]~feeder_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \breg|ro2[18]~13_combout\ : std_logic;
SIGNAL \contr|Mux5~2_combout\ : std_logic;
SIGNAL \contr|Mux5~3_combout\ : std_logic;
SIGNAL \gerador_imm|Mux6~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux6~1_combout\ : std_logic;
SIGNAL \gerador_imm|Mux2~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux2~1_combout\ : std_logic;
SIGNAL \gerador_imm|Mux4~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux1~0_combout\ : std_logic;
SIGNAL \gerador_imm|imm32~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector0~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector6~2_combout\ : std_logic;
SIGNAL \ula_cnt|Mux20~0_combout\ : std_logic;
SIGNAL \ula_cnt|Equal0~2_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~1clkctrl_outclk\ : std_logic;
SIGNAL \gerador_imm|Mux1~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux21~2_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLL_OP~combout\ : std_logic;
SIGNAL \ula|Selector0~0_combout\ : std_logic;
SIGNAL \ula|Selector14~4_combout\ : std_logic;
SIGNAL \gerador_imm|Mux5~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector27~2_combout\ : std_logic;
SIGNAL \ulaB[3]~20_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~58_combout\ : std_logic;
SIGNAL \gerador_imm|Mux3~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector30~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector30~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector5~2_combout\ : std_logic;
SIGNAL \contr|Mux4~0_combout\ : std_logic;
SIGNAL \contr|Mux4~1_combout\ : std_logic;
SIGNAL \breg|ro1[29]~13_combout\ : std_logic;
SIGNAL \breg|ro1[29]~17_combout\ : std_logic;
SIGNAL \breg|ro2[18]~17_combout\ : std_logic;
SIGNAL \breg|ro2[18]~24_combout\ : std_logic;
SIGNAL \breg|ro2~25_combout\ : std_logic;
SIGNAL \breg|ro2[18]~2_combout\ : std_logic;
SIGNAL \breg|Decoder0~23_combout\ : std_logic;
SIGNAL \breg|Decoder0~24_combout\ : std_logic;
SIGNAL \breg|XREGS[21][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~25_combout\ : std_logic;
SIGNAL \breg|Decoder0~26_combout\ : std_logic;
SIGNAL \breg|XREGS[25][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~27_combout\ : std_logic;
SIGNAL \breg|XREGS[17][1]~regout\ : std_logic;
SIGNAL \breg|ro2~577_combout\ : std_logic;
SIGNAL \breg|ro2~578_combout\ : std_logic;
SIGNAL \breg|ro2~581_combout\ : std_logic;
SIGNAL \breg|Decoder0~17_combout\ : std_logic;
SIGNAL \breg|Decoder0~34_combout\ : std_logic;
SIGNAL \breg|XREGS[27][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~37_combout\ : std_logic;
SIGNAL \breg|XREGS[31][1]~regout\ : std_logic;
SIGNAL \breg|ro2~583_combout\ : std_logic;
SIGNAL \breg|ro2~584_combout\ : std_logic;
SIGNAL \breg|ro2[18]~14_combout\ : std_logic;
SIGNAL \breg|XREGS[3][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~43_combout\ : std_logic;
SIGNAL \breg|XREGS[3][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~48_combout\ : std_logic;
SIGNAL \breg|XREGS[7][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~14_combout\ : std_logic;
SIGNAL \breg|Decoder0~46_combout\ : std_logic;
SIGNAL \breg|XREGS[6][1]~regout\ : std_logic;
SIGNAL \breg|ro2~586_combout\ : std_logic;
SIGNAL \breg|XREGS[1][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~12_combout\ : std_logic;
SIGNAL \breg|Decoder0~42_combout\ : std_logic;
SIGNAL \breg|XREGS[1][1]~regout\ : std_logic;
SIGNAL \breg|ro2~587_combout\ : std_logic;
SIGNAL \breg|ro2~588_combout\ : std_logic;
SIGNAL \breg|ro2~589_combout\ : std_logic;
SIGNAL \breg|XREGS[11][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~18_combout\ : std_logic;
SIGNAL \breg|XREGS[11][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~13_combout\ : std_logic;
SIGNAL \breg|XREGS[9][1]~regout\ : std_logic;
SIGNAL \breg|ro2~573_combout\ : std_logic;
SIGNAL \breg|ro2~574_combout\ : std_logic;
SIGNAL \breg|ro2~592_combout\ : std_logic;
SIGNAL \breg|ro2~593_combout\ : std_logic;
SIGNAL \PCmais4[2]~1\ : std_logic;
SIGNAL \PCmais4[3]~3\ : std_logic;
SIGNAL \PCmais4[4]~4_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \breg|Decoder0~50_combout\ : std_logic;
SIGNAL \breg|XREGS[13][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][4]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~40_combout\ : std_logic;
SIGNAL \breg|Decoder0~45_combout\ : std_logic;
SIGNAL \breg|XREGS[12][4]~regout\ : std_logic;
SIGNAL \breg|Decoder0~49_combout\ : std_logic;
SIGNAL \breg|XREGS[14][4]~regout\ : std_logic;
SIGNAL \breg|ro2~653_combout\ : std_logic;
SIGNAL \breg|ro2~654_combout\ : std_logic;
SIGNAL \breg|Decoder0~28_combout\ : std_logic;
SIGNAL \breg|XREGS[29][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][4]~regout\ : std_logic;
SIGNAL \breg|ro2~636_combout\ : std_logic;
SIGNAL \breg|ro2~637_combout\ : std_logic;
SIGNAL \breg|XREGS[31][4]~regout\ : std_logic;
SIGNAL \breg|Decoder0~35_combout\ : std_logic;
SIGNAL \breg|XREGS[23][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][4]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~36_combout\ : std_logic;
SIGNAL \breg|XREGS[19][4]~regout\ : std_logic;
SIGNAL \breg|ro2~643_combout\ : std_logic;
SIGNAL \breg|ro2~644_combout\ : std_logic;
SIGNAL \breg|Decoder0~21_combout\ : std_logic;
SIGNAL \breg|XREGS[18][4]~regout\ : std_logic;
SIGNAL \breg|Decoder0~20_combout\ : std_logic;
SIGNAL \breg|XREGS[22][4]~regout\ : std_logic;
SIGNAL \breg|ro2~638_combout\ : std_logic;
SIGNAL \breg|XREGS[30][4]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~22_combout\ : std_logic;
SIGNAL \breg|XREGS[30][4]~regout\ : std_logic;
SIGNAL \breg|ro2~639_combout\ : std_logic;
SIGNAL \breg|XREGS[20][4]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~30_combout\ : std_logic;
SIGNAL \breg|XREGS[20][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][4]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~31_combout\ : std_logic;
SIGNAL \breg|XREGS[24][4]~regout\ : std_logic;
SIGNAL \breg|ro2~640_combout\ : std_logic;
SIGNAL \breg|ro2~641_combout\ : std_logic;
SIGNAL \breg|ro2~642_combout\ : std_logic;
SIGNAL \breg|ro2~645_combout\ : std_logic;
SIGNAL \breg|ro2~655_combout\ : std_logic;
SIGNAL \breg|ro2~656_combout\ : std_logic;
SIGNAL \gerador_imm|Selector10~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \breg|ro1[29]~10_combout\ : std_logic;
SIGNAL \PCmais4[4]~5\ : std_logic;
SIGNAL \PCmais4[5]~7\ : std_logic;
SIGNAL \PCmais4[6]~8_combout\ : std_logic;
SIGNAL \gerador_imm|Mux7~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector24~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector24~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector24~2_combout\ : std_logic;
SIGNAL \breg|XREGS[10][7]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~15_combout\ : std_logic;
SIGNAL \breg|XREGS[10][7]~regout\ : std_logic;
SIGNAL \breg|ro2~342_combout\ : std_logic;
SIGNAL \breg|XREGS[11][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][7]~regout\ : std_logic;
SIGNAL \breg|ro2~343_combout\ : std_logic;
SIGNAL \breg|Decoder0~38_combout\ : std_logic;
SIGNAL \breg|XREGS[2][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][7]~regout\ : std_logic;
SIGNAL \breg|ro2~356_combout\ : std_logic;
SIGNAL \breg|ro2~357_combout\ : std_logic;
SIGNAL \breg|XREGS[17][7]~regout\ : std_logic;
SIGNAL \breg|ro2~346_combout\ : std_logic;
SIGNAL \breg|XREGS[21][7]~regout\ : std_logic;
SIGNAL \breg|ro2~347_combout\ : std_logic;
SIGNAL \breg|XREGS[20][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][7]~regout\ : std_logic;
SIGNAL \breg|Decoder0~32_combout\ : std_logic;
SIGNAL \breg|XREGS[16][7]~regout\ : std_logic;
SIGNAL \breg|ro2~348_combout\ : std_logic;
SIGNAL \breg|ro2~349_combout\ : std_logic;
SIGNAL \breg|ro2~350_combout\ : std_logic;
SIGNAL \breg|Decoder0~19_combout\ : std_logic;
SIGNAL \breg|XREGS[26][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][7]~regout\ : std_logic;
SIGNAL \breg|ro2~344_combout\ : std_logic;
SIGNAL \breg|ro2~345_combout\ : std_logic;
SIGNAL \breg|ro2~353_combout\ : std_logic;
SIGNAL \breg|ro2~358_combout\ : std_logic;
SIGNAL \breg|Decoder0~51_combout\ : std_logic;
SIGNAL \breg|XREGS[15][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][7]~regout\ : std_logic;
SIGNAL \breg|ro2~360_combout\ : std_logic;
SIGNAL \breg|ro2~361_combout\ : std_logic;
SIGNAL \breg|ro2~362_combout\ : std_logic;
SIGNAL \PCmais4[6]~9\ : std_logic;
SIGNAL \PCmais4[7]~11\ : std_logic;
SIGNAL \PCmais4[8]~12_combout\ : std_logic;
SIGNAL \gerador_imm|Selector22~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector22~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector22~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector28~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector28~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector28~3_combout\ : std_logic;
SIGNAL \pcBranch[1]~1\ : std_logic;
SIGNAL \pcBranch[2]~3\ : std_logic;
SIGNAL \pcBranch[3]~5\ : std_logic;
SIGNAL \pcBranch[4]~7\ : std_logic;
SIGNAL \pcBranch[5]~9\ : std_logic;
SIGNAL \pcBranch[6]~11\ : std_logic;
SIGNAL \pcBranch[7]~13\ : std_logic;
SIGNAL \pcBranch[8]~15\ : std_logic;
SIGNAL \pcBranch[9]~17\ : std_logic;
SIGNAL \pcBranch[10]~18_combout\ : std_logic;
SIGNAL \PC[10]~9_combout\ : std_logic;
SIGNAL \PCmais4[8]~13\ : std_logic;
SIGNAL \PCmais4[9]~15\ : std_logic;
SIGNAL \PCmais4[10]~16_combout\ : std_logic;
SIGNAL \gerador_imm|Mux5~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux23~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.OR_OP~combout\ : std_logic;
SIGNAL \ula_cnt|Mux24~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.AND_OP~combout\ : std_logic;
SIGNAL \ula|Selector31~8_combout\ : std_logic;
SIGNAL \ulaB[0]~21_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~52_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ula|Selector31~9_combout\ : std_logic;
SIGNAL \ula_cnt|Equal0~3_combout\ : std_logic;
SIGNAL \ula_cnt|Mux19~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SRA_OP~combout\ : std_logic;
SIGNAL \ula|Selector31~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~49_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~50_combout\ : std_logic;
SIGNAL \breg|ro1~425_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~45_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~46_combout\ : std_logic;
SIGNAL \breg|Decoder0~33_combout\ : std_logic;
SIGNAL \breg|XREGS[28][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][8]~regout\ : std_logic;
SIGNAL \breg|ro1~199_combout\ : std_logic;
SIGNAL \breg|ro1~200_combout\ : std_logic;
SIGNAL \breg|ro1~201_combout\ : std_logic;
SIGNAL \breg|XREGS[23][8]~regout\ : std_logic;
SIGNAL \breg|ro1~202_combout\ : std_logic;
SIGNAL \breg|XREGS[31][8]~regout\ : std_logic;
SIGNAL \breg|ro1~203_combout\ : std_logic;
SIGNAL \breg|ro1~204_combout\ : std_logic;
SIGNAL \breg|XREGS[3][8]~regout\ : std_logic;
SIGNAL \breg|ro1[29]~16_combout\ : std_logic;
SIGNAL \breg|XREGS[7][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][8]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~39_combout\ : std_logic;
SIGNAL \breg|Decoder0~41_combout\ : std_logic;
SIGNAL \breg|XREGS[4][8]~regout\ : std_logic;
SIGNAL \breg|Decoder0~47_combout\ : std_logic;
SIGNAL \breg|XREGS[5][8]~regout\ : std_logic;
SIGNAL \breg|ro1~207_combout\ : std_logic;
SIGNAL \breg|ro1~208_combout\ : std_logic;
SIGNAL \breg|ro1~210_combout\ : std_logic;
SIGNAL \breg|ro1~211_combout\ : std_logic;
SIGNAL \breg|ro1~214_combout\ : std_logic;
SIGNAL \breg|ro1~215_combout\ : std_logic;
SIGNAL \breg|ro1~404_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~47_combout\ : std_logic;
SIGNAL \ula|Selector23~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~51_combout\ : std_logic;
SIGNAL \ula|Selector31~7_combout\ : std_logic;
SIGNAL \ula|Selector17~0_combout\ : std_logic;
SIGNAL \contr|Mux9~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux18~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux18~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLT_OP~combout\ : std_logic;
SIGNAL \gerador_imm|imm32[31]~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector3~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector4~0_combout\ : std_logic;
SIGNAL \pcBranch[26]~51\ : std_logic;
SIGNAL \pcBranch[27]~53\ : std_logic;
SIGNAL \pcBranch[28]~55\ : std_logic;
SIGNAL \pcBranch[29]~56_combout\ : std_logic;
SIGNAL \ula|Selector4~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~26_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \ula|Selector4~4_combout\ : std_logic;
SIGNAL \ula|Selector4~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector11~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector12~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector17~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector18~3_combout\ : std_logic;
SIGNAL \ula|Selector16~6_combout\ : std_logic;
SIGNAL \breg|XREGS[11][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][26]~regout\ : std_logic;
SIGNAL \breg|ro1~657_combout\ : std_logic;
SIGNAL \breg|ro1~658_combout\ : std_logic;
SIGNAL \breg|XREGS[15][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][26]~regout\ : std_logic;
SIGNAL \breg|ro1~674_combout\ : std_logic;
SIGNAL \breg|XREGS[13][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][26]~regout\ : std_logic;
SIGNAL \breg|ro1~675_combout\ : std_logic;
SIGNAL \breg|XREGS[31][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][26]~regout\ : std_logic;
SIGNAL \breg|ro1~666_combout\ : std_logic;
SIGNAL \breg|ro1~667_combout\ : std_logic;
SIGNAL \breg|XREGS[20][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][26]~regout\ : std_logic;
SIGNAL \breg|ro1~664_combout\ : std_logic;
SIGNAL \breg|XREGS[30][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][26]~regout\ : std_logic;
SIGNAL \breg|ro1~662_combout\ : std_logic;
SIGNAL \breg|ro1~665_combout\ : std_logic;
SIGNAL \breg|ro1~668_combout\ : std_logic;
SIGNAL \breg|XREGS[3][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][26]~regout\ : std_logic;
SIGNAL \breg|ro1~669_combout\ : std_logic;
SIGNAL \breg|ro1~670_combout\ : std_logic;
SIGNAL \breg|ro1~671_combout\ : std_logic;
SIGNAL \breg|ro1~672_combout\ : std_logic;
SIGNAL \breg|ro1~673_combout\ : std_logic;
SIGNAL \breg|ro1~676_combout\ : std_logic;
SIGNAL \breg|ro1~677_combout\ : std_logic;
SIGNAL \ula_cnt|Mux22~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.XOR_OP~combout\ : std_logic;
SIGNAL \ula|Selector5~6_combout\ : std_logic;
SIGNAL \ula|Selector5~7_combout\ : std_logic;
SIGNAL \ula|Selector5~8_combout\ : std_logic;
SIGNAL \ula_cnt|Mux27~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux27~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.ADD_OP~combout\ : std_logic;
SIGNAL \breg|ro2~26_combout\ : std_logic;
SIGNAL \ulaB[25]~40_combout\ : std_logic;
SIGNAL \ulaB[25]~41_combout\ : std_logic;
SIGNAL \ulaB[24]~38_combout\ : std_logic;
SIGNAL \ulaB[24]~39_combout\ : std_logic;
SIGNAL \gerador_imm|Selector11~4_combout\ : std_logic;
SIGNAL \breg|ro1~488_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ula|Selector12~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~53_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~22_combout\ : std_logic;
SIGNAL \PCmais4[10]~17\ : std_logic;
SIGNAL \PCmais4[11]~19\ : std_logic;
SIGNAL \PCmais4[12]~20_combout\ : std_logic;
SIGNAL \gerador_imm|Selector16~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~18_combout\ : std_logic;
SIGNAL \ula|Selector18~12_combout\ : std_logic;
SIGNAL \ula|Selector16~0_combout\ : std_logic;
SIGNAL \PCmais4[2]~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \breg|ro2~530_combout\ : std_logic;
SIGNAL \breg|XREGS[15][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][28]~regout\ : std_logic;
SIGNAL \breg|ro2~506_combout\ : std_logic;
SIGNAL \breg|ro2~507_combout\ : std_logic;
SIGNAL \breg|XREGS[3][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][28]~regout\ : std_logic;
SIGNAL \breg|ro2~503_combout\ : std_logic;
SIGNAL \breg|ro2~504_combout\ : std_logic;
SIGNAL \breg|XREGS[11][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][28]~regout\ : std_logic;
SIGNAL \breg|ro2~500_combout\ : std_logic;
SIGNAL \breg|ro2~505_combout\ : std_logic;
SIGNAL \breg|ro2~508_combout\ : std_logic;
SIGNAL \breg|ro2~509_combout\ : std_logic;
SIGNAL \breg|XREGS[31][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][29]~regout\ : std_logic;
SIGNAL \breg|ro2~477_combout\ : std_logic;
SIGNAL \breg|ro2~478_combout\ : std_logic;
SIGNAL \breg|XREGS[21][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][29]~regout\ : std_logic;
SIGNAL \breg|ro2~472_combout\ : std_logic;
SIGNAL \breg|ro2~473_combout\ : std_logic;
SIGNAL \breg|XREGS[20][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][29]~regout\ : std_logic;
SIGNAL \breg|ro2~474_combout\ : std_logic;
SIGNAL \breg|XREGS[28][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][29]~regout\ : std_logic;
SIGNAL \breg|ro2~475_combout\ : std_logic;
SIGNAL \breg|ro2~476_combout\ : std_logic;
SIGNAL \breg|ro2~479_combout\ : std_logic;
SIGNAL \breg|XREGS[1][29]~regout\ : std_logic;
SIGNAL \breg|ro2~482_combout\ : std_logic;
SIGNAL \breg|XREGS[3][29]~regout\ : std_logic;
SIGNAL \breg|ro2~483_combout\ : std_logic;
SIGNAL \breg|ro2~484_combout\ : std_logic;
SIGNAL \breg|XREGS[10][29]~regout\ : std_logic;
SIGNAL \breg|Decoder0~16_combout\ : std_logic;
SIGNAL \breg|XREGS[8][29]~regout\ : std_logic;
SIGNAL \breg|ro2~468_combout\ : std_logic;
SIGNAL \breg|XREGS[9][29]~regout\ : std_logic;
SIGNAL \breg|ro2~469_combout\ : std_logic;
SIGNAL \breg|ro2~487_combout\ : std_logic;
SIGNAL \breg|ro2~488_combout\ : std_logic;
SIGNAL \breg|XREGS[3][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][30]~regout\ : std_logic;
SIGNAL \breg|ro2~461_combout\ : std_logic;
SIGNAL \breg|ro2~462_combout\ : std_logic;
SIGNAL \breg|ro2~463_combout\ : std_logic;
SIGNAL \breg|XREGS[29][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][30]~regout\ : std_logic;
SIGNAL \breg|ro2~447_combout\ : std_logic;
SIGNAL \breg|ro2~448_combout\ : std_logic;
SIGNAL \breg|XREGS[19][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][30]~regout\ : std_logic;
SIGNAL \breg|ro2~454_combout\ : std_logic;
SIGNAL \breg|XREGS[31][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][30]~regout\ : std_logic;
SIGNAL \breg|ro2~455_combout\ : std_logic;
SIGNAL \breg|XREGS[20][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][30]~regout\ : std_logic;
SIGNAL \breg|ro2~451_combout\ : std_logic;
SIGNAL \breg|ro2~452_combout\ : std_logic;
SIGNAL \breg|XREGS[30][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][30]~regout\ : std_logic;
SIGNAL \breg|ro2~450_combout\ : std_logic;
SIGNAL \breg|ro2~453_combout\ : std_logic;
SIGNAL \breg|ro2~456_combout\ : std_logic;
SIGNAL \breg|ro2~466_combout\ : std_logic;
SIGNAL \breg|ro2~467_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][2]~regout\ : std_logic;
SIGNAL \breg|ro1~443_combout\ : std_logic;
SIGNAL \breg|ro1~444_combout\ : std_logic;
SIGNAL \breg|XREGS[21][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][2]~regout\ : std_logic;
SIGNAL \breg|ro1~428_combout\ : std_logic;
SIGNAL \breg|ro1~429_combout\ : std_logic;
SIGNAL \breg|ro1~432_combout\ : std_logic;
SIGNAL \breg|XREGS[23][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][2]~regout\ : std_logic;
SIGNAL \breg|ro1~433_combout\ : std_logic;
SIGNAL \breg|XREGS[27][2]~regout\ : std_logic;
SIGNAL \breg|ro1~434_combout\ : std_logic;
SIGNAL \breg|ro1~435_combout\ : std_logic;
SIGNAL \breg|XREGS[2][2]~regout\ : std_logic;
SIGNAL \breg|ro1~440_combout\ : std_logic;
SIGNAL \breg|XREGS[6][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][2]~regout\ : std_logic;
SIGNAL \breg|ro1~438_combout\ : std_logic;
SIGNAL \breg|XREGS[7][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][2]~regout\ : std_logic;
SIGNAL \breg|ro1~439_combout\ : std_logic;
SIGNAL \breg|ro1~441_combout\ : std_logic;
SIGNAL \breg|XREGS[9][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][2]~regout\ : std_logic;
SIGNAL \breg|ro1~436_combout\ : std_logic;
SIGNAL \breg|ro1~437_combout\ : std_logic;
SIGNAL \breg|ro1~442_combout\ : std_logic;
SIGNAL \breg|ro1~445_combout\ : std_logic;
SIGNAL \breg|ro1~446_combout\ : std_logic;
SIGNAL \breg|XREGS[1][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][3]~regout\ : std_logic;
SIGNAL \breg|ro1~503_combout\ : std_logic;
SIGNAL \breg|XREGS[2][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][3]~regout\ : std_logic;
SIGNAL \breg|ro1~504_combout\ : std_logic;
SIGNAL \breg|XREGS[29][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][3]~regout\ : std_logic;
SIGNAL \breg|ro1~491_combout\ : std_logic;
SIGNAL \breg|ro1~492_combout\ : std_logic;
SIGNAL \breg|XREGS[18][3]~regout\ : std_logic;
SIGNAL \breg|ro1~493_combout\ : std_logic;
SIGNAL \breg|XREGS[26][3]~regout\ : std_logic;
SIGNAL \breg|ro1~494_combout\ : std_logic;
SIGNAL \breg|ro1~497_combout\ : std_logic;
SIGNAL \breg|ro1~500_combout\ : std_logic;
SIGNAL \breg|ro1~505_combout\ : std_logic;
SIGNAL \breg|XREGS[11][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][3]~regout\ : std_logic;
SIGNAL \breg|ro1~489_combout\ : std_logic;
SIGNAL \breg|ro1~490_combout\ : std_logic;
SIGNAL \breg|XREGS[12][3]~regout\ : std_logic;
SIGNAL \breg|ro1~506_combout\ : std_logic;
SIGNAL \breg|XREGS[13][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][3]~regout\ : std_logic;
SIGNAL \breg|ro1~507_combout\ : std_logic;
SIGNAL \breg|ro1~508_combout\ : std_logic;
SIGNAL \breg|ro1~509_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \breg|ro1~383_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \ula|Selector10~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \ula|Selector18~5_combout\ : std_logic;
SIGNAL \breg|XREGS[14][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][16]~regout\ : std_logic;
SIGNAL \breg|ro2~191_combout\ : std_logic;
SIGNAL \breg|ro2~192_combout\ : std_logic;
SIGNAL \breg|XREGS[29][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][16]~regout\ : std_logic;
SIGNAL \breg|ro2~178_combout\ : std_logic;
SIGNAL \breg|ro2~179_combout\ : std_logic;
SIGNAL \breg|XREGS[28][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][16]~regout\ : std_logic;
SIGNAL \breg|ro2~181_combout\ : std_logic;
SIGNAL \breg|ro2~182_combout\ : std_logic;
SIGNAL \breg|XREGS[30][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][16]~regout\ : std_logic;
SIGNAL \breg|ro2~176_combout\ : std_logic;
SIGNAL \breg|ro2~177_combout\ : std_logic;
SIGNAL \breg|ro2~185_combout\ : std_logic;
SIGNAL \breg|ro2~190_combout\ : std_logic;
SIGNAL \breg|ro2~193_combout\ : std_logic;
SIGNAL \breg|ro2~194_combout\ : std_logic;
SIGNAL \breg|ro2~173_combout\ : std_logic;
SIGNAL \breg|XREGS[15][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][20]~regout\ : std_logic;
SIGNAL \breg|ro2~128_combout\ : std_logic;
SIGNAL \breg|ro2~129_combout\ : std_logic;
SIGNAL \breg|XREGS[21][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][20]~regout\ : std_logic;
SIGNAL \breg|ro2~111_combout\ : std_logic;
SIGNAL \breg|ro2~112_combout\ : std_logic;
SIGNAL \breg|XREGS[30][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][20]~regout\ : std_logic;
SIGNAL \breg|ro2~113_combout\ : std_logic;
SIGNAL \breg|ro2~114_combout\ : std_logic;
SIGNAL \breg|XREGS[20][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][20]~regout\ : std_logic;
SIGNAL \breg|ro2~115_combout\ : std_logic;
SIGNAL \breg|ro2~116_combout\ : std_logic;
SIGNAL \breg|ro2~117_combout\ : std_logic;
SIGNAL \breg|ro2~120_combout\ : std_logic;
SIGNAL \breg|XREGS[2][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][20]~regout\ : std_logic;
SIGNAL \breg|ro2~125_combout\ : std_logic;
SIGNAL \breg|XREGS[7][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][20]~regout\ : std_logic;
SIGNAL \breg|ro2~124_combout\ : std_logic;
SIGNAL \breg|ro2~126_combout\ : std_logic;
SIGNAL \breg|ro2~127_combout\ : std_logic;
SIGNAL \breg|ro2~130_combout\ : std_logic;
SIGNAL \breg|ro2~131_combout\ : std_logic;
SIGNAL \breg|XREGS[13][21]~regout\ : std_logic;
SIGNAL \breg|ro2~107_combout\ : std_logic;
SIGNAL \breg|XREGS[14][21]~regout\ : std_logic;
SIGNAL \breg|ro2~108_combout\ : std_logic;
SIGNAL \breg|XREGS[18][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][21]~regout\ : std_logic;
SIGNAL \breg|ro2~92_combout\ : std_logic;
SIGNAL \breg|XREGS[30][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][21]~regout\ : std_logic;
SIGNAL \breg|ro2~93_combout\ : std_logic;
SIGNAL \breg|XREGS[21][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][21]~regout\ : std_logic;
SIGNAL \breg|ro2~95_combout\ : std_logic;
SIGNAL \breg|ro2~98_combout\ : std_logic;
SIGNAL \breg|XREGS[31][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][21]~regout\ : std_logic;
SIGNAL \breg|ro2~100_combout\ : std_logic;
SIGNAL \breg|ro2~101_combout\ : std_logic;
SIGNAL \breg|XREGS[7][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][21]~regout\ : std_logic;
SIGNAL \breg|ro2~102_combout\ : std_logic;
SIGNAL \breg|ro2~103_combout\ : std_logic;
SIGNAL \breg|ro2~104_combout\ : std_logic;
SIGNAL \breg|XREGS[2][21]~regout\ : std_logic;
SIGNAL \breg|ro2~105_combout\ : std_logic;
SIGNAL \breg|ro2~106_combout\ : std_logic;
SIGNAL \breg|ro2~109_combout\ : std_logic;
SIGNAL \breg|ro2~110_combout\ : std_logic;
SIGNAL \PCmais4[22]~40_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \breg|XREGS[4][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][13]~regout\ : std_logic;
SIGNAL \breg|ro1~312_combout\ : std_logic;
SIGNAL \breg|XREGS[5][13]~regout\ : std_logic;
SIGNAL \breg|ro1~313_combout\ : std_logic;
SIGNAL \breg|ro1~314_combout\ : std_logic;
SIGNAL \breg|XREGS[3][13]~regout\ : std_logic;
SIGNAL \breg|ro1~315_combout\ : std_logic;
SIGNAL \breg|ro1~316_combout\ : std_logic;
SIGNAL \breg|XREGS[10][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][13]~regout\ : std_logic;
SIGNAL \breg|ro1~301_combout\ : std_logic;
SIGNAL \breg|ro1~319_combout\ : std_logic;
SIGNAL \breg|ro1~320_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \ula|Selector9~0_combout\ : std_logic;
SIGNAL \breg|XREGS[25][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][22]~regout\ : std_logic;
SIGNAL \breg|ro1~71_combout\ : std_logic;
SIGNAL \breg|XREGS[21][22]~regout\ : std_logic;
SIGNAL \breg|ro1~72_combout\ : std_logic;
SIGNAL \breg|XREGS[28][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][22]~regout\ : std_logic;
SIGNAL \breg|ro1~74_combout\ : std_logic;
SIGNAL \breg|ro1~75_combout\ : std_logic;
SIGNAL \breg|XREGS[31][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][22]~regout\ : std_logic;
SIGNAL \breg|ro1~76_combout\ : std_logic;
SIGNAL \breg|ro1~77_combout\ : std_logic;
SIGNAL \breg|ro1~78_combout\ : std_logic;
SIGNAL \breg|XREGS[15][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][22]~regout\ : std_logic;
SIGNAL \breg|ro1~87_combout\ : std_logic;
SIGNAL \breg|XREGS[9][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][22]~regout\ : std_logic;
SIGNAL \breg|ro1~79_combout\ : std_logic;
SIGNAL \breg|ro1~80_combout\ : std_logic;
SIGNAL \breg|XREGS[5][22]~regout\ : std_logic;
SIGNAL \breg|ro1~81_combout\ : std_logic;
SIGNAL \breg|XREGS[7][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][22]~regout\ : std_logic;
SIGNAL \breg|ro1~82_combout\ : std_logic;
SIGNAL \breg|XREGS[1][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][22]~regout\ : std_logic;
SIGNAL \breg|ro1~83_combout\ : std_logic;
SIGNAL \breg|XREGS[3][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][22]~regout\ : std_logic;
SIGNAL \breg|ro1~84_combout\ : std_logic;
SIGNAL \breg|ro1~85_combout\ : std_logic;
SIGNAL \breg|ro1~88_combout\ : std_logic;
SIGNAL \breg|ro1~89_combout\ : std_logic;
SIGNAL \ulaB[22]~34_combout\ : std_logic;
SIGNAL \ulaB[22]~35_combout\ : std_logic;
SIGNAL \ula|Selector9~3_combout\ : std_logic;
SIGNAL \ula|Selector14~0_combout\ : std_logic;
SIGNAL \ulaB[20]~30_combout\ : std_logic;
SIGNAL \ulaB[20]~31_combout\ : std_logic;
SIGNAL \gerador_imm|Selector11~2_combout\ : std_logic;
SIGNAL \ulaB[19]~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector13~2_combout\ : std_logic;
SIGNAL \ulaB[17]~15_combout\ : std_logic;
SIGNAL \gerador_imm|Selector15~2_combout\ : std_logic;
SIGNAL \ulaB[15]~3_combout\ : std_logic;
SIGNAL \breg|XREGS[19][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][14]~regout\ : std_logic;
SIGNAL \breg|ro1~328_combout\ : std_logic;
SIGNAL \breg|XREGS[27][14]~regout\ : std_logic;
SIGNAL \breg|ro1~329_combout\ : std_logic;
SIGNAL \breg|XREGS[28][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][14]~regout\ : std_logic;
SIGNAL \breg|ro1~326_combout\ : std_logic;
SIGNAL \breg|XREGS[29][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][14]~regout\ : std_logic;
SIGNAL \breg|ro1~323_combout\ : std_logic;
SIGNAL \breg|ro1~324_combout\ : std_logic;
SIGNAL \breg|ro1~327_combout\ : std_logic;
SIGNAL \breg|ro1~330_combout\ : std_logic;
SIGNAL \breg|XREGS[9][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][14]~regout\ : std_logic;
SIGNAL \breg|ro1~331_combout\ : std_logic;
SIGNAL \breg|ro1~332_combout\ : std_logic;
SIGNAL \breg|ro1~337_combout\ : std_logic;
SIGNAL \breg|ro1~340_combout\ : std_logic;
SIGNAL \breg|ro1~341_combout\ : std_logic;
SIGNAL \gerador_imm|Selector17~2_combout\ : std_logic;
SIGNAL \ulaB[13]~5_combout\ : std_logic;
SIGNAL \gerador_imm|Selector19~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux3~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector19~1_combout\ : std_logic;
SIGNAL \ulaB[11]~7_combout\ : std_logic;
SIGNAL \ulaB[11]~8_combout\ : std_logic;
SIGNAL \gerador_imm|Selector20~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector20~1_combout\ : std_logic;
SIGNAL \ulaB[10]~14_combout\ : std_logic;
SIGNAL \ulaB[8]~10_combout\ : std_logic;
SIGNAL \gerador_imm|Selector23~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector23~0_combout\ : std_logic;
SIGNAL \ulaB[7]~11_combout\ : std_logic;
SIGNAL \ulaB[6]~12_combout\ : std_logic;
SIGNAL \breg|XREGS[2][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][5]~regout\ : std_logic;
SIGNAL \breg|ro1~252_combout\ : std_logic;
SIGNAL \breg|XREGS[29][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][5]~regout\ : std_logic;
SIGNAL \breg|ro1~239_combout\ : std_logic;
SIGNAL \breg|ro1~240_combout\ : std_logic;
SIGNAL \breg|XREGS[28][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][5]~regout\ : std_logic;
SIGNAL \breg|ro1~243_combout\ : std_logic;
SIGNAL \breg|ro1~244_combout\ : std_logic;
SIGNAL \breg|ro1~245_combout\ : std_logic;
SIGNAL \breg|ro1~248_combout\ : std_logic;
SIGNAL \breg|ro1~253_combout\ : std_logic;
SIGNAL \breg|XREGS[10][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][5]~regout\ : std_logic;
SIGNAL \breg|ro1~238_combout\ : std_logic;
SIGNAL \breg|ro1~256_combout\ : std_logic;
SIGNAL \breg|ro1~257_combout\ : std_logic;
SIGNAL \ula|Add1~1\ : std_logic;
SIGNAL \ula|Add1~3\ : std_logic;
SIGNAL \ula|Add1~5\ : std_logic;
SIGNAL \ula|Add1~7\ : std_logic;
SIGNAL \ula|Add1~9\ : std_logic;
SIGNAL \ula|Add1~11\ : std_logic;
SIGNAL \ula|Add1~13\ : std_logic;
SIGNAL \ula|Add1~15\ : std_logic;
SIGNAL \ula|Add1~17\ : std_logic;
SIGNAL \ula|Add1~19\ : std_logic;
SIGNAL \ula|Add1~21\ : std_logic;
SIGNAL \ula|Add1~23\ : std_logic;
SIGNAL \ula|Add1~25\ : std_logic;
SIGNAL \ula|Add1~27\ : std_logic;
SIGNAL \ula|Add1~29\ : std_logic;
SIGNAL \ula|Add1~31\ : std_logic;
SIGNAL \ula|Add1~33\ : std_logic;
SIGNAL \ula|Add1~35\ : std_logic;
SIGNAL \ula|Add1~37\ : std_logic;
SIGNAL \ula|Add1~39\ : std_logic;
SIGNAL \ula|Add1~41\ : std_logic;
SIGNAL \ula|Add1~43\ : std_logic;
SIGNAL \ula|Add1~44_combout\ : std_logic;
SIGNAL \ulaB[21]~32_combout\ : std_logic;
SIGNAL \ulaB[21]~33_combout\ : std_logic;
SIGNAL \gerador_imm|Selector12~2_combout\ : std_logic;
SIGNAL \ulaB[18]~1_combout\ : std_logic;
SIGNAL \breg|ro1~152_combout\ : std_logic;
SIGNAL \breg|XREGS[12][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][15]~regout\ : std_logic;
SIGNAL \breg|ro1~275_combout\ : std_logic;
SIGNAL \breg|XREGS[13][15]~regout\ : std_logic;
SIGNAL \breg|ro1~276_combout\ : std_logic;
SIGNAL \breg|XREGS[1][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][15]~regout\ : std_logic;
SIGNAL \breg|ro1~270_combout\ : std_logic;
SIGNAL \breg|ro1~271_combout\ : std_logic;
SIGNAL \breg|ro1~272_combout\ : std_logic;
SIGNAL \breg|XREGS[2][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][15]~regout\ : std_logic;
SIGNAL \breg|ro1~273_combout\ : std_logic;
SIGNAL \breg|XREGS[31][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][15]~regout\ : std_logic;
SIGNAL \breg|ro1~267_combout\ : std_logic;
SIGNAL \breg|ro1~268_combout\ : std_logic;
SIGNAL \breg|XREGS[30][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][15]~regout\ : std_logic;
SIGNAL \breg|ro1~263_combout\ : std_logic;
SIGNAL \breg|XREGS[20][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][15]~regout\ : std_logic;
SIGNAL \breg|ro1~264_combout\ : std_logic;
SIGNAL \breg|ro1~265_combout\ : std_logic;
SIGNAL \breg|ro1~266_combout\ : std_logic;
SIGNAL \breg|ro1~269_combout\ : std_logic;
SIGNAL \breg|ro1~274_combout\ : std_logic;
SIGNAL \breg|ro1~277_combout\ : std_logic;
SIGNAL \breg|ro1~278_combout\ : std_logic;
SIGNAL \gerador_imm|Selector16~2_combout\ : std_logic;
SIGNAL \ulaB[14]~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector18~2_combout\ : std_logic;
SIGNAL \ulaB[12]~6_combout\ : std_logic;
SIGNAL \breg|XREGS[26][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][6]~regout\ : std_logic;
SIGNAL \breg|ro1~216_combout\ : std_logic;
SIGNAL \breg|ro1~217_combout\ : std_logic;
SIGNAL \breg|XREGS[21][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][6]~regout\ : std_logic;
SIGNAL \breg|ro1~218_combout\ : std_logic;
SIGNAL \breg|ro1~219_combout\ : std_logic;
SIGNAL \breg|XREGS[28][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][6]~regout\ : std_logic;
SIGNAL \breg|ro1~220_combout\ : std_logic;
SIGNAL \breg|ro1~221_combout\ : std_logic;
SIGNAL \breg|ro1~222_combout\ : std_logic;
SIGNAL \breg|ro1~225_combout\ : std_logic;
SIGNAL \breg|XREGS[11][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][6]~regout\ : std_logic;
SIGNAL \breg|ro1~226_combout\ : std_logic;
SIGNAL \breg|ro1~227_combout\ : std_logic;
SIGNAL \breg|XREGS[3][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][6]~regout\ : std_logic;
SIGNAL \breg|ro1~230_combout\ : std_logic;
SIGNAL \breg|ro1~231_combout\ : std_logic;
SIGNAL \breg|ro1~232_combout\ : std_logic;
SIGNAL \breg|ro1~235_combout\ : std_logic;
SIGNAL \breg|ro1~236_combout\ : std_logic;
SIGNAL \ula|Add0~1\ : std_logic;
SIGNAL \ula|Add0~3\ : std_logic;
SIGNAL \ula|Add0~5\ : std_logic;
SIGNAL \ula|Add0~7\ : std_logic;
SIGNAL \ula|Add0~9\ : std_logic;
SIGNAL \ula|Add0~11\ : std_logic;
SIGNAL \ula|Add0~13\ : std_logic;
SIGNAL \ula|Add0~15\ : std_logic;
SIGNAL \ula|Add0~17\ : std_logic;
SIGNAL \ula|Add0~19\ : std_logic;
SIGNAL \ula|Add0~21\ : std_logic;
SIGNAL \ula|Add0~23\ : std_logic;
SIGNAL \ula|Add0~25\ : std_logic;
SIGNAL \ula|Add0~27\ : std_logic;
SIGNAL \ula|Add0~29\ : std_logic;
SIGNAL \ula|Add0~31\ : std_logic;
SIGNAL \ula|Add0~33\ : std_logic;
SIGNAL \ula|Add0~35\ : std_logic;
SIGNAL \ula|Add0~37\ : std_logic;
SIGNAL \ula|Add0~39\ : std_logic;
SIGNAL \ula|Add0~41\ : std_logic;
SIGNAL \ula|Add0~43\ : std_logic;
SIGNAL \ula|Add0~44_combout\ : std_logic;
SIGNAL \ula|Selector9~4_combout\ : std_logic;
SIGNAL \ula|Selector9~5_combout\ : std_logic;
SIGNAL \ula|Selector9~7_combout\ : std_logic;
SIGNAL \ula|Selector2~0_combout\ : std_logic;
SIGNAL \ula|Selector2~1_combout\ : std_logic;
SIGNAL \ula|Selector11~2_combout\ : std_logic;
SIGNAL \ula|Selector16~7_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \breg|XREGS[3][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][27]~regout\ : std_logic;
SIGNAL \breg|ro1~608_combout\ : std_logic;
SIGNAL \breg|ro1~609_combout\ : std_logic;
SIGNAL \breg|ro1~610_combout\ : std_logic;
SIGNAL \breg|XREGS[22][27]~regout\ : std_logic;
SIGNAL \breg|ro1~594_combout\ : std_logic;
SIGNAL \breg|XREGS[26][27]~regout\ : std_logic;
SIGNAL \breg|ro1~595_combout\ : std_logic;
SIGNAL \breg|XREGS[29][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][27]~regout\ : std_logic;
SIGNAL \breg|ro1~596_combout\ : std_logic;
SIGNAL \breg|ro1~597_combout\ : std_logic;
SIGNAL \breg|XREGS[16][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][27]~regout\ : std_logic;
SIGNAL \breg|ro1~598_combout\ : std_logic;
SIGNAL \breg|XREGS[20][27]~regout\ : std_logic;
SIGNAL \breg|ro1~599_combout\ : std_logic;
SIGNAL \breg|ro1~600_combout\ : std_logic;
SIGNAL \breg|ro1~603_combout\ : std_logic;
SIGNAL \breg|ro1~613_combout\ : std_logic;
SIGNAL \breg|ro1~614_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~26_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~49_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~65_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~59_combout\ : std_logic;
SIGNAL \ula|Selector9~1_combout\ : std_logic;
SIGNAL \ula|Selector9~2_combout\ : std_logic;
SIGNAL \ula|Selector9~8_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][22]~regout\ : std_logic;
SIGNAL \breg|ro2~86_combout\ : std_logic;
SIGNAL \breg|XREGS[13][22]~regout\ : std_logic;
SIGNAL \breg|ro2~87_combout\ : std_logic;
SIGNAL \breg|XREGS[4][22]~regout\ : std_logic;
SIGNAL \breg|ro2~81_combout\ : std_logic;
SIGNAL \breg|ro2~82_combout\ : std_logic;
SIGNAL \breg|ro2~83_combout\ : std_logic;
SIGNAL \breg|ro2~84_combout\ : std_logic;
SIGNAL \breg|ro2~79_combout\ : std_logic;
SIGNAL \breg|ro2~80_combout\ : std_logic;
SIGNAL \breg|ro2~85_combout\ : std_logic;
SIGNAL \breg|ro2~69_combout\ : std_logic;
SIGNAL \breg|ro2~70_combout\ : std_logic;
SIGNAL \breg|XREGS[24][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][22]~regout\ : std_logic;
SIGNAL \breg|ro2~73_combout\ : std_logic;
SIGNAL \breg|ro2~74_combout\ : std_logic;
SIGNAL \breg|XREGS[26][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][22]~regout\ : std_logic;
SIGNAL \breg|ro2~72_combout\ : std_logic;
SIGNAL \breg|ro2~75_combout\ : std_logic;
SIGNAL \breg|XREGS[27][22]~regout\ : std_logic;
SIGNAL \breg|ro2~77_combout\ : std_logic;
SIGNAL \breg|ro2~78_combout\ : std_logic;
SIGNAL \breg|ro2~88_combout\ : std_logic;
SIGNAL \breg|ro2~89_combout\ : std_logic;
SIGNAL \breg|XREGS[9][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][23]~regout\ : std_logic;
SIGNAL \breg|ro2~49_combout\ : std_logic;
SIGNAL \breg|XREGS[13][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][23]~regout\ : std_logic;
SIGNAL \breg|ro2~65_combout\ : std_logic;
SIGNAL \breg|XREGS[14][23]~regout\ : std_logic;
SIGNAL \breg|ro2~66_combout\ : std_logic;
SIGNAL \breg|XREGS[26][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][23]~regout\ : std_logic;
SIGNAL \breg|ro2~50_combout\ : std_logic;
SIGNAL \breg|ro2~51_combout\ : std_logic;
SIGNAL \breg|XREGS[23][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][23]~regout\ : std_logic;
SIGNAL \breg|ro2~57_combout\ : std_logic;
SIGNAL \breg|XREGS[27][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][23]~regout\ : std_logic;
SIGNAL \breg|ro2~58_combout\ : std_logic;
SIGNAL \breg|XREGS[29][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][23]~regout\ : std_logic;
SIGNAL \breg|ro2~52_combout\ : std_logic;
SIGNAL \breg|ro2~53_combout\ : std_logic;
SIGNAL \breg|XREGS[28][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][23]~regout\ : std_logic;
SIGNAL \breg|ro2~54_combout\ : std_logic;
SIGNAL \breg|ro2~55_combout\ : std_logic;
SIGNAL \breg|ro2~56_combout\ : std_logic;
SIGNAL \breg|ro2~59_combout\ : std_logic;
SIGNAL \breg|XREGS[2][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][23]~regout\ : std_logic;
SIGNAL \breg|ro2~63_combout\ : std_logic;
SIGNAL \breg|ro2~64_combout\ : std_logic;
SIGNAL \breg|ro2~67_combout\ : std_logic;
SIGNAL \breg|ro2~68_combout\ : std_logic;
SIGNAL \breg|ro2~47_combout\ : std_logic;
SIGNAL \PCmais4[16]~29\ : std_logic;
SIGNAL \PCmais4[17]~31\ : std_logic;
SIGNAL \PCmais4[18]~33\ : std_logic;
SIGNAL \PCmais4[19]~34_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \breg|XREGS[8][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][19]~regout\ : std_logic;
SIGNAL \breg|ro2~132_combout\ : std_logic;
SIGNAL \breg|XREGS[9][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][19]~regout\ : std_logic;
SIGNAL \breg|ro2~133_combout\ : std_logic;
SIGNAL \breg|XREGS[31][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][19]~regout\ : std_logic;
SIGNAL \breg|ro2~142_combout\ : std_logic;
SIGNAL \breg|XREGS[18][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][19]~regout\ : std_logic;
SIGNAL \breg|ro2~134_combout\ : std_logic;
SIGNAL \breg|XREGS[30][19]~regout\ : std_logic;
SIGNAL \breg|ro2~135_combout\ : std_logic;
SIGNAL \breg|ro2~143_combout\ : std_logic;
SIGNAL \breg|ro2~148_combout\ : std_logic;
SIGNAL \breg|XREGS[15][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][19]~regout\ : std_logic;
SIGNAL \breg|ro2~149_combout\ : std_logic;
SIGNAL \breg|ro2~150_combout\ : std_logic;
SIGNAL \breg|ro2~151_combout\ : std_logic;
SIGNAL \breg|ro2~152_combout\ : std_logic;
SIGNAL \gerador_imm|Selector15~3_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \breg|XREGS[3][15]~regout\ : std_logic;
SIGNAL \breg|ro2~209_combout\ : std_logic;
SIGNAL \breg|ro2~210_combout\ : std_logic;
SIGNAL \breg|ro2~211_combout\ : std_logic;
SIGNAL \breg|ro2~202_combout\ : std_logic;
SIGNAL \breg|ro2~203_combout\ : std_logic;
SIGNAL \breg|XREGS[24][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][15]~regout\ : std_logic;
SIGNAL \breg|ro2~199_combout\ : std_logic;
SIGNAL \breg|ro2~200_combout\ : std_logic;
SIGNAL \breg|XREGS[22][15]~regout\ : std_logic;
SIGNAL \breg|ro2~197_combout\ : std_logic;
SIGNAL \breg|ro2~198_combout\ : std_logic;
SIGNAL \breg|ro2~201_combout\ : std_logic;
SIGNAL \breg|ro2~204_combout\ : std_logic;
SIGNAL \breg|ro2~214_combout\ : std_logic;
SIGNAL \breg|ro2~215_combout\ : std_logic;
SIGNAL \gerador_imm|Selector9~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~63_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~62_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~64_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~60_combout\ : std_logic;
SIGNAL \ula|Selector10~1_combout\ : std_logic;
SIGNAL \ula|Selector10~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \ula|Selector10~3_combout\ : std_logic;
SIGNAL \ula_cnt|Mux13~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux25~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SUB_OP~combout\ : std_logic;
SIGNAL \ula|Add0~42_combout\ : std_logic;
SIGNAL \ula|Add1~42_combout\ : std_logic;
SIGNAL \ula|Selector10~4_combout\ : std_logic;
SIGNAL \ula|Selector10~5_combout\ : std_logic;
SIGNAL \ula|Selector10~6_combout\ : std_logic;
SIGNAL \ula|Selector10~7_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][21]~regout\ : std_logic;
SIGNAL \breg|ro1~48_combout\ : std_logic;
SIGNAL \breg|XREGS[11][21]~regout\ : std_logic;
SIGNAL \breg|ro1~49_combout\ : std_logic;
SIGNAL \breg|ro1~60_combout\ : std_logic;
SIGNAL \breg|ro1~61_combout\ : std_logic;
SIGNAL \breg|XREGS[1][21]~regout\ : std_logic;
SIGNAL \breg|ro1~62_combout\ : std_logic;
SIGNAL \breg|XREGS[3][21]~regout\ : std_logic;
SIGNAL \breg|ro1~63_combout\ : std_logic;
SIGNAL \breg|ro1~64_combout\ : std_logic;
SIGNAL \breg|ro1~67_combout\ : std_logic;
SIGNAL \breg|ro1~68_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~12_combout\ : std_logic;
SIGNAL \ula|Selector18~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~20_combout\ : std_logic;
SIGNAL \ula|Selector18~2_combout\ : std_logic;
SIGNAL \ula_cnt|Mux20~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SRL_OP~combout\ : std_logic;
SIGNAL \ula|Selector31~11_combout\ : std_logic;
SIGNAL \ula|Selector21~1_combout\ : std_logic;
SIGNAL \ula|Selector18~4_combout\ : std_logic;
SIGNAL \ula|Selector18~7_combout\ : std_logic;
SIGNAL \ula|Add0~26_combout\ : std_logic;
SIGNAL \ula|Selector18~9_combout\ : std_logic;
SIGNAL \ula|Selector18~10_combout\ : std_logic;
SIGNAL \ula|Selector18~11_combout\ : std_logic;
SIGNAL \pcJalr[12]~23\ : std_logic;
SIGNAL \pcJalr[13]~24_combout\ : std_logic;
SIGNAL \PC[13]~12_combout\ : std_logic;
SIGNAL \PCmais4[12]~21\ : std_logic;
SIGNAL \PCmais4[13]~22_combout\ : std_logic;
SIGNAL \PCmais4[13]~23\ : std_logic;
SIGNAL \PCmais4[14]~24_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \ula|Selector21~2_combout\ : std_logic;
SIGNAL \ula|Selector17~6_combout\ : std_logic;
SIGNAL \ula|Selector17~8_combout\ : std_logic;
SIGNAL \ula|Add0~28_combout\ : std_logic;
SIGNAL \ula|Add1~28_combout\ : std_logic;
SIGNAL \ula|Selector17~10_combout\ : std_logic;
SIGNAL \ula|Selector17~11_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~25_combout\ : std_logic;
SIGNAL \ula|Selector17~7_combout\ : std_logic;
SIGNAL \ula|Selector17~12_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][14]~regout\ : std_logic;
SIGNAL \breg|ro2~217_combout\ : std_logic;
SIGNAL \breg|XREGS[2][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][14]~regout\ : std_logic;
SIGNAL \breg|ro2~228_combout\ : std_logic;
SIGNAL \breg|ro2~229_combout\ : std_logic;
SIGNAL \breg|ro2~230_combout\ : std_logic;
SIGNAL \breg|XREGS[3][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][14]~regout\ : std_logic;
SIGNAL \breg|ro2~231_combout\ : std_logic;
SIGNAL \breg|ro2~225_combout\ : std_logic;
SIGNAL \breg|ro2~226_combout\ : std_logic;
SIGNAL \breg|XREGS[30][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][14]~regout\ : std_logic;
SIGNAL \breg|ro2~218_combout\ : std_logic;
SIGNAL \breg|ro2~219_combout\ : std_logic;
SIGNAL \breg|ro2~223_combout\ : std_logic;
SIGNAL \breg|XREGS[21][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][14]~regout\ : std_logic;
SIGNAL \breg|ro2~220_combout\ : std_logic;
SIGNAL \breg|ro2~221_combout\ : std_logic;
SIGNAL \breg|ro2~224_combout\ : std_logic;
SIGNAL \breg|ro2~227_combout\ : std_logic;
SIGNAL \breg|ro2~232_combout\ : std_logic;
SIGNAL \breg|XREGS[15][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][14]~regout\ : std_logic;
SIGNAL \breg|ro2~234_combout\ : std_logic;
SIGNAL \breg|ro2~235_combout\ : std_logic;
SIGNAL \breg|ro2~236_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \breg|XREGS[13][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][13]~regout\ : std_logic;
SIGNAL \breg|ro2~254_combout\ : std_logic;
SIGNAL \breg|ro2~255_combout\ : std_logic;
SIGNAL \breg|XREGS[21][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][13]~regout\ : std_logic;
SIGNAL \breg|ro2~237_combout\ : std_logic;
SIGNAL \breg|ro2~238_combout\ : std_logic;
SIGNAL \breg|XREGS[31][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][13]~regout\ : std_logic;
SIGNAL \breg|ro2~245_combout\ : std_logic;
SIGNAL \breg|XREGS[28][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][13]~regout\ : std_logic;
SIGNAL \breg|ro2~241_combout\ : std_logic;
SIGNAL \breg|XREGS[20][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][13]~regout\ : std_logic;
SIGNAL \breg|ro2~242_combout\ : std_logic;
SIGNAL \breg|XREGS[30][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][13]~regout\ : std_logic;
SIGNAL \breg|ro2~240_combout\ : std_logic;
SIGNAL \breg|ro2~243_combout\ : std_logic;
SIGNAL \breg|ro2~246_combout\ : std_logic;
SIGNAL \breg|XREGS[8][13]~regout\ : std_logic;
SIGNAL \breg|ro2~247_combout\ : std_logic;
SIGNAL \breg|ro2~248_combout\ : std_logic;
SIGNAL \breg|ro2~249_combout\ : std_logic;
SIGNAL \breg|XREGS[7][13]~regout\ : std_logic;
SIGNAL \breg|ro2~250_combout\ : std_logic;
SIGNAL \breg|ro2~252_combout\ : std_logic;
SIGNAL \breg|ro2~253_combout\ : std_logic;
SIGNAL \breg|ro2~256_combout\ : std_logic;
SIGNAL \breg|ro2~257_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~42_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~43_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~44_combout\ : std_logic;
SIGNAL \ula|Selector19~0_combout\ : std_logic;
SIGNAL \ula|Selector19~2_combout\ : std_logic;
SIGNAL \ula|Selector3~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \breg|XREGS[9][11]~regout\ : std_logic;
SIGNAL \breg|ro1~342_combout\ : std_logic;
SIGNAL \breg|XREGS[11][11]~regout\ : std_logic;
SIGNAL \breg|ro1~343_combout\ : std_logic;
SIGNAL \breg|XREGS[2][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][11]~regout\ : std_logic;
SIGNAL \breg|ro1~357_combout\ : std_logic;
SIGNAL \breg|XREGS[25][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][11]~regout\ : std_logic;
SIGNAL \breg|ro1~344_combout\ : std_logic;
SIGNAL \breg|XREGS[21][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][11]~regout\ : std_logic;
SIGNAL \breg|ro1~345_combout\ : std_logic;
SIGNAL \breg|XREGS[19][11]~regout\ : std_logic;
SIGNAL \breg|ro1~351_combout\ : std_logic;
SIGNAL \breg|XREGS[31][11]~regout\ : std_logic;
SIGNAL \breg|ro1~352_combout\ : std_logic;
SIGNAL \breg|XREGS[28][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][11]~regout\ : std_logic;
SIGNAL \breg|ro1~348_combout\ : std_logic;
SIGNAL \breg|ro1~349_combout\ : std_logic;
SIGNAL \breg|XREGS[26][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][11]~regout\ : std_logic;
SIGNAL \breg|ro1~347_combout\ : std_logic;
SIGNAL \breg|ro1~350_combout\ : std_logic;
SIGNAL \breg|ro1~353_combout\ : std_logic;
SIGNAL \breg|ro1~358_combout\ : std_logic;
SIGNAL \breg|ro1~361_combout\ : std_logic;
SIGNAL \breg|ro1~362_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ula|Selector11~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ula|Selector19~3_combout\ : std_logic;
SIGNAL \ula|Selector19~5_combout\ : std_logic;
SIGNAL \ula|Add1~24_combout\ : std_logic;
SIGNAL \ula|Selector19~7_combout\ : std_logic;
SIGNAL \ula|Selector19~8_combout\ : std_logic;
SIGNAL \ula|Selector19~9_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][12]~regout\ : std_logic;
SIGNAL \breg|ro2~275_combout\ : std_logic;
SIGNAL \breg|ro2~276_combout\ : std_logic;
SIGNAL \breg|XREGS[11][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][12]~regout\ : std_logic;
SIGNAL \breg|ro2~258_combout\ : std_logic;
SIGNAL \breg|ro2~259_combout\ : std_logic;
SIGNAL \breg|ro2~277_combout\ : std_logic;
SIGNAL \breg|ro2~278_combout\ : std_logic;
SIGNAL \PCmais4[23]~43\ : std_logic;
SIGNAL \PCmais4[24]~44_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~68_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~32_combout\ : std_logic;
SIGNAL \ula|Selector7~0_combout\ : std_logic;
SIGNAL \ula|Selector7~1_combout\ : std_logic;
SIGNAL \ula|Selector7~2_combout\ : std_logic;
SIGNAL \ula|Add0~48_combout\ : std_logic;
SIGNAL \ula|Add1~45\ : std_logic;
SIGNAL \ula|Add1~47\ : std_logic;
SIGNAL \ula|Add1~48_combout\ : std_logic;
SIGNAL \ula|Selector7~3_combout\ : std_logic;
SIGNAL \ula|Selector7~4_combout\ : std_logic;
SIGNAL \ula|Selector7~7_combout\ : std_logic;
SIGNAL \ula|Selector7~8_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \breg|ro1~47_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~51_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~52_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~57_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~59_combout\ : std_logic;
SIGNAL \ula|Selector12~1_combout\ : std_logic;
SIGNAL \ula|Selector12~2_combout\ : std_logic;
SIGNAL \ula|Add0~38_combout\ : std_logic;
SIGNAL \ula|Add1~38_combout\ : std_logic;
SIGNAL \ula|Selector12~5_combout\ : std_logic;
SIGNAL \ula|Selector12~6_combout\ : std_logic;
SIGNAL \ula|Selector12~7_combout\ : std_logic;
SIGNAL \ula|Selector12~8_combout\ : std_logic;
SIGNAL \pcJalr[18]~35\ : std_logic;
SIGNAL \pcJalr[19]~36_combout\ : std_logic;
SIGNAL \PC[19]~18_combout\ : std_logic;
SIGNAL \pcBranch[15]~29\ : std_logic;
SIGNAL \pcBranch[16]~30_combout\ : std_logic;
SIGNAL \PC[16]~15_combout\ : std_logic;
SIGNAL \pcBranch[16]~31\ : std_logic;
SIGNAL \pcBranch[17]~33\ : std_logic;
SIGNAL \pcBranch[18]~35\ : std_logic;
SIGNAL \pcBranch[19]~37\ : std_logic;
SIGNAL \pcBranch[20]~39\ : std_logic;
SIGNAL \pcBranch[21]~40_combout\ : std_logic;
SIGNAL \pcJalr[19]~37\ : std_logic;
SIGNAL \pcJalr[20]~39\ : std_logic;
SIGNAL \pcJalr[21]~40_combout\ : std_logic;
SIGNAL \PC[21]~20_combout\ : std_logic;
SIGNAL \pcBranch[20]~38_combout\ : std_logic;
SIGNAL \pcJalr[20]~38_combout\ : std_logic;
SIGNAL \PC[20]~19_combout\ : std_logic;
SIGNAL \PCmais4[19]~35\ : std_logic;
SIGNAL \PCmais4[20]~36_combout\ : std_logic;
SIGNAL \PCmais4[20]~37\ : std_logic;
SIGNAL \PCmais4[21]~38_combout\ : std_logic;
SIGNAL \PCmais4[21]~39\ : std_logic;
SIGNAL \PCmais4[22]~41\ : std_logic;
SIGNAL \PCmais4[23]~42_combout\ : std_logic;
SIGNAL \gerador_imm|Selector7~2_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \breg|XREGS[8][23]~regout\ : std_logic;
SIGNAL \breg|ro1~11_combout\ : std_logic;
SIGNAL \breg|ro1~12_combout\ : std_logic;
SIGNAL \breg|XREGS[6][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][23]~regout\ : std_logic;
SIGNAL \breg|ro1~14_combout\ : std_logic;
SIGNAL \breg|ro1~15_combout\ : std_logic;
SIGNAL \breg|ro1~19_combout\ : std_logic;
SIGNAL \breg|ro1~20_combout\ : std_logic;
SIGNAL \breg|ro1~4_combout\ : std_logic;
SIGNAL \breg|ro1~5_combout\ : std_logic;
SIGNAL \breg|ro1~2_combout\ : std_logic;
SIGNAL \breg|XREGS[21][23]~regout\ : std_logic;
SIGNAL \breg|ro1~3_combout\ : std_logic;
SIGNAL \breg|ro1~6_combout\ : std_logic;
SIGNAL \breg|ro1~7_combout\ : std_logic;
SIGNAL \breg|ro1~8_combout\ : std_logic;
SIGNAL \breg|ro1~9_combout\ : std_logic;
SIGNAL \breg|ro1~23_combout\ : std_logic;
SIGNAL \breg|ro1~26_combout\ : std_logic;
SIGNAL \ula|Add0~45\ : std_logic;
SIGNAL \ula|Add0~47\ : std_logic;
SIGNAL \ula|Add0~49\ : std_logic;
SIGNAL \ula|Add0~51\ : std_logic;
SIGNAL \ula|Add0~52_combout\ : std_logic;
SIGNAL \ula|Add1~49\ : std_logic;
SIGNAL \ula|Add1~51\ : std_logic;
SIGNAL \ula|Add1~52_combout\ : std_logic;
SIGNAL \ula|Selector5~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \ula|Selector5~9_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \ula|Selector5~10_combout\ : std_logic;
SIGNAL \ula|Selector5~11_combout\ : std_logic;
SIGNAL \pcJalr[21]~41\ : std_logic;
SIGNAL \pcJalr[22]~43\ : std_logic;
SIGNAL \pcJalr[23]~45\ : std_logic;
SIGNAL \pcJalr[24]~47\ : std_logic;
SIGNAL \pcJalr[25]~49\ : std_logic;
SIGNAL \pcJalr[26]~51\ : std_logic;
SIGNAL \pcJalr[27]~52_combout\ : std_logic;
SIGNAL \PC[27]~26_combout\ : std_logic;
SIGNAL \PCmais4[24]~45\ : std_logic;
SIGNAL \PCmais4[25]~47\ : std_logic;
SIGNAL \PCmais4[26]~49\ : std_logic;
SIGNAL \PCmais4[27]~50_combout\ : std_logic;
SIGNAL \PCmais4[27]~51\ : std_logic;
SIGNAL \PCmais4[28]~53\ : std_logic;
SIGNAL \PCmais4[29]~55\ : std_logic;
SIGNAL \PCmais4[30]~56_combout\ : std_logic;
SIGNAL \gerador_imm|Selector0~3_combout\ : std_logic;
SIGNAL \ulaB[30]~28_combout\ : std_logic;
SIGNAL \ulaB[30]~29_combout\ : std_logic;
SIGNAL \ula|Selector1~0_combout\ : std_logic;
SIGNAL \ula|Selector1~1_combout\ : std_logic;
SIGNAL \ula|Selector1~3_combout\ : std_logic;
SIGNAL \ulaB[28]~24_combout\ : std_logic;
SIGNAL \ulaB[28]~25_combout\ : std_logic;
SIGNAL \ula|Add0~53\ : std_logic;
SIGNAL \ula|Add0~55\ : std_logic;
SIGNAL \ula|Add0~57\ : std_logic;
SIGNAL \ula|Add0~59\ : std_logic;
SIGNAL \ula|Add0~60_combout\ : std_logic;
SIGNAL \ulaB[29]~26_combout\ : std_logic;
SIGNAL \ulaB[29]~27_combout\ : std_logic;
SIGNAL \ula|Add1~53\ : std_logic;
SIGNAL \ula|Add1~55\ : std_logic;
SIGNAL \ula|Add1~57\ : std_logic;
SIGNAL \ula|Add1~59\ : std_logic;
SIGNAL \ula|Add1~60_combout\ : std_logic;
SIGNAL \ula|Selector1~2_combout\ : std_logic;
SIGNAL \ula|Selector1~4_combout\ : std_logic;
SIGNAL \ula|Selector1~7_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][30]~regout\ : std_logic;
SIGNAL \breg|ro1~552_combout\ : std_logic;
SIGNAL \breg|ro1~553_combout\ : std_logic;
SIGNAL \breg|XREGS[28][30]~regout\ : std_logic;
SIGNAL \breg|ro1~558_combout\ : std_logic;
SIGNAL \breg|ro1~559_combout\ : std_logic;
SIGNAL \breg|ro1~557_combout\ : std_logic;
SIGNAL \breg|ro1~560_combout\ : std_logic;
SIGNAL \breg|ro1~554_combout\ : std_logic;
SIGNAL \breg|ro1~555_combout\ : std_logic;
SIGNAL \breg|ro1~563_combout\ : std_logic;
SIGNAL \breg|XREGS[2][30]~regout\ : std_logic;
SIGNAL \breg|ro1~566_combout\ : std_logic;
SIGNAL \breg|ro1~567_combout\ : std_logic;
SIGNAL \breg|ro1~568_combout\ : std_logic;
SIGNAL \breg|XREGS[12][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][30]~regout\ : std_logic;
SIGNAL \breg|ro1~569_combout\ : std_logic;
SIGNAL \breg|XREGS[15][30]~regout\ : std_logic;
SIGNAL \breg|ro1~570_combout\ : std_logic;
SIGNAL \breg|ro1~571_combout\ : std_logic;
SIGNAL \breg|ro1~572_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~54_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~58_combout\ : std_logic;
SIGNAL \ula|Selector20~2_combout\ : std_logic;
SIGNAL \ula|Selector20~4_combout\ : std_logic;
SIGNAL \ula|Add1~22_combout\ : std_logic;
SIGNAL \ula|Add0~22_combout\ : std_logic;
SIGNAL \ula|Selector20~5_combout\ : std_logic;
SIGNAL \ula|Selector20~6_combout\ : std_logic;
SIGNAL \ula|Selector20~7_combout\ : std_logic;
SIGNAL \ula|Selector20~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~23_combout\ : std_logic;
SIGNAL \ula|Selector30~4_combout\ : std_logic;
SIGNAL \ula|Selector30~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~17_combout\ : std_logic;
SIGNAL \ula|Selector30~0_combout\ : std_logic;
SIGNAL \ula|Selector30~2_combout\ : std_logic;
SIGNAL \ula|Selector30~6_combout\ : std_logic;
SIGNAL \ula|Add1~2_combout\ : std_logic;
SIGNAL \ula|Selector30~8_combout\ : std_logic;
SIGNAL \ula|Selector30~9_combout\ : std_logic;
SIGNAL \ula|Selector30~10_combout\ : std_logic;
SIGNAL \pcJalr[1]~1\ : std_logic;
SIGNAL \pcJalr[2]~3\ : std_logic;
SIGNAL \pcJalr[3]~5\ : std_logic;
SIGNAL \pcJalr[4]~7\ : std_logic;
SIGNAL \pcJalr[5]~9\ : std_logic;
SIGNAL \pcJalr[6]~11\ : std_logic;
SIGNAL \pcJalr[7]~13\ : std_logic;
SIGNAL \pcJalr[8]~15\ : std_logic;
SIGNAL \pcJalr[9]~17\ : std_logic;
SIGNAL \pcJalr[10]~19\ : std_logic;
SIGNAL \pcJalr[11]~21\ : std_logic;
SIGNAL \pcJalr[12]~22_combout\ : std_logic;
SIGNAL \PC[12]~11_combout\ : std_logic;
SIGNAL \pcBranch[11]~21\ : std_logic;
SIGNAL \pcBranch[12]~23\ : std_logic;
SIGNAL \pcBranch[13]~25\ : std_logic;
SIGNAL \pcBranch[14]~27\ : std_logic;
SIGNAL \pcBranch[15]~28_combout\ : std_logic;
SIGNAL \PC[15]~14_combout\ : std_logic;
SIGNAL \PCmais4[14]~25\ : std_logic;
SIGNAL \PCmais4[15]~26_combout\ : std_logic;
SIGNAL \PCmais4[15]~27\ : std_logic;
SIGNAL \PCmais4[16]~28_combout\ : std_logic;
SIGNAL \gerador_imm|Selector14~3_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][16]~regout\ : std_logic;
SIGNAL \breg|ro1~296_combout\ : std_logic;
SIGNAL \breg|ro1~297_combout\ : std_logic;
SIGNAL \breg|XREGS[11][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][16]~regout\ : std_logic;
SIGNAL \breg|ro1~290_combout\ : std_logic;
SIGNAL \breg|XREGS[6][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][16]~regout\ : std_logic;
SIGNAL \breg|ro1~291_combout\ : std_logic;
SIGNAL \breg|ro1~292_combout\ : std_logic;
SIGNAL \breg|XREGS[3][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][16]~regout\ : std_logic;
SIGNAL \breg|ro1~293_combout\ : std_logic;
SIGNAL \breg|ro1~294_combout\ : std_logic;
SIGNAL \breg|ro1~295_combout\ : std_logic;
SIGNAL \breg|ro1~298_combout\ : std_logic;
SIGNAL \breg|ro1~299_combout\ : std_logic;
SIGNAL \ula|Selector15~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~41_combout\ : std_logic;
SIGNAL \ula|Selector15~6_combout\ : std_logic;
SIGNAL \ula|Add1~32_combout\ : std_logic;
SIGNAL \ula|Selector15~4_combout\ : std_logic;
SIGNAL \ula|Selector15~5_combout\ : std_logic;
SIGNAL \ula|Selector15~7_combout\ : std_logic;
SIGNAL \ula|Selector16~1_combout\ : std_logic;
SIGNAL \ula|Selector16~2_combout\ : std_logic;
SIGNAL \ula|Selector16~4_combout\ : std_logic;
SIGNAL \ula|Selector16~5_combout\ : std_logic;
SIGNAL \ula|Add0~30_combout\ : std_logic;
SIGNAL \ula|Add1~30_combout\ : std_logic;
SIGNAL \ula|Selector16~3_combout\ : std_logic;
SIGNAL \ula|Selector16~9_combout\ : std_logic;
SIGNAL \ula|Selector16~10_combout\ : std_logic;
SIGNAL \pcJalr[13]~25\ : std_logic;
SIGNAL \pcJalr[14]~27\ : std_logic;
SIGNAL \pcJalr[15]~29\ : std_logic;
SIGNAL \pcJalr[16]~31\ : std_logic;
SIGNAL \pcJalr[17]~33\ : std_logic;
SIGNAL \pcJalr[18]~34_combout\ : std_logic;
SIGNAL \PC[18]~17_combout\ : std_logic;
SIGNAL \PCmais4[18]~32_combout\ : std_logic;
SIGNAL \ula|Selector3~4_combout\ : std_logic;
SIGNAL \ula|Selector13~2_combout\ : std_logic;
SIGNAL \ula|Selector13~4_combout\ : std_logic;
SIGNAL \ula|Selector13~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \ula|Add0~36_combout\ : std_logic;
SIGNAL \ula|Add1~36_combout\ : std_logic;
SIGNAL \ula|Selector13~6_combout\ : std_logic;
SIGNAL \ula|Selector13~7_combout\ : std_logic;
SIGNAL \ula|Selector13~8_combout\ : std_logic;
SIGNAL \ula|Selector13~9_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \breg|XREGS[8][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][18]~regout\ : std_logic;
SIGNAL \breg|ro1~163_combout\ : std_logic;
SIGNAL \breg|XREGS[11][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][18]~regout\ : std_logic;
SIGNAL \breg|ro1~164_combout\ : std_logic;
SIGNAL \breg|XREGS[3][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][18]~regout\ : std_logic;
SIGNAL \breg|ro1~165_combout\ : std_logic;
SIGNAL \breg|ro1~166_combout\ : std_logic;
SIGNAL \breg|ro1~168_combout\ : std_logic;
SIGNAL \breg|ro1~169_combout\ : std_logic;
SIGNAL \breg|XREGS[15][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][18]~regout\ : std_logic;
SIGNAL \breg|ro1~170_combout\ : std_logic;
SIGNAL \breg|ro1~171_combout\ : std_logic;
SIGNAL \breg|XREGS[27][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][18]~regout\ : std_logic;
SIGNAL \breg|ro1~160_combout\ : std_logic;
SIGNAL \breg|ro1~161_combout\ : std_logic;
SIGNAL \breg|XREGS[26][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][18]~regout\ : std_logic;
SIGNAL \breg|ro1~153_combout\ : std_logic;
SIGNAL \breg|ro1~154_combout\ : std_logic;
SIGNAL \breg|ro1~162_combout\ : std_logic;
SIGNAL \breg|ro1~172_combout\ : std_logic;
SIGNAL \breg|ro1~173_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \ula|Selector4~6_combout\ : std_logic;
SIGNAL \ula|Selector4~12_combout\ : std_logic;
SIGNAL \ulaB[27]~16_combout\ : std_logic;
SIGNAL \ula|Selector4~7_combout\ : std_logic;
SIGNAL \ula|Selector4~8_combout\ : std_logic;
SIGNAL \ula|Selector4~9_combout\ : std_logic;
SIGNAL \ula|Selector4~10_combout\ : std_logic;
SIGNAL \ula|Add0~54_combout\ : std_logic;
SIGNAL \ula|Add1~54_combout\ : std_logic;
SIGNAL \ula|Selector4~5_combout\ : std_logic;
SIGNAL \ula|Selector4~13_combout\ : std_logic;
SIGNAL \pcJalr[27]~53\ : std_logic;
SIGNAL \pcJalr[28]~54_combout\ : std_logic;
SIGNAL \PC[28]~27_combout\ : std_logic;
SIGNAL \PCmais4[28]~52_combout\ : std_logic;
SIGNAL \pcJalr[28]~55\ : std_logic;
SIGNAL \pcJalr[29]~56_combout\ : std_logic;
SIGNAL \PC[29]~28_combout\ : std_logic;
SIGNAL \PCmais4[29]~54_combout\ : std_logic;
SIGNAL \ula|Selector2~6_combout\ : std_logic;
SIGNAL \ula|Selector3~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \ula|Selector2~2_combout\ : std_logic;
SIGNAL \ula|Selector2~3_combout\ : std_logic;
SIGNAL \ula|Selector2~4_combout\ : std_logic;
SIGNAL \ula|Selector2~8_combout\ : std_logic;
SIGNAL \ula|Selector2~7_combout\ : std_logic;
SIGNAL \ula|Add0~58_combout\ : std_logic;
SIGNAL \ula|Add1~58_combout\ : std_logic;
SIGNAL \ula|Selector2~9_combout\ : std_logic;
SIGNAL \ula|Selector2~10_combout\ : std_logic;
SIGNAL \ula|Selector2~11_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][29]~regout\ : std_logic;
SIGNAL \breg|ro1~542_combout\ : std_logic;
SIGNAL \breg|ro1~547_combout\ : std_logic;
SIGNAL \breg|XREGS[23][29]~regout\ : std_logic;
SIGNAL \breg|ro1~538_combout\ : std_logic;
SIGNAL \breg|ro1~539_combout\ : std_logic;
SIGNAL \breg|XREGS[29][29]~regout\ : std_logic;
SIGNAL \breg|ro1~534_combout\ : std_logic;
SIGNAL \breg|ro1~535_combout\ : std_logic;
SIGNAL \breg|ro1~536_combout\ : std_logic;
SIGNAL \breg|ro1~537_combout\ : std_logic;
SIGNAL \breg|ro1~540_combout\ : std_logic;
SIGNAL \breg|ro1~550_combout\ : std_logic;
SIGNAL \breg|ro1~551_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \ula|Selector8~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \ula|Selector0~4_combout\ : std_logic;
SIGNAL \ula|Selector0~5_combout\ : std_logic;
SIGNAL \ula|Add1~61\ : std_logic;
SIGNAL \ula|Add1~62_combout\ : std_logic;
SIGNAL \ula|Add0~61\ : std_logic;
SIGNAL \ula|Add0~62_combout\ : std_logic;
SIGNAL \ula|Selector0~2_combout\ : std_logic;
SIGNAL \ula|Selector0~3_combout\ : std_logic;
SIGNAL \ula|Selector0~6_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][31]~regout\ : std_logic;
SIGNAL \breg|ro2~657_combout\ : std_logic;
SIGNAL \breg|ro2~658_combout\ : std_logic;
SIGNAL \breg|XREGS[22][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][31]~regout\ : std_logic;
SIGNAL \breg|ro2~659_combout\ : std_logic;
SIGNAL \breg|XREGS[30][31]~regout\ : std_logic;
SIGNAL \breg|ro2~660_combout\ : std_logic;
SIGNAL \breg|XREGS[31][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][31]~regout\ : std_logic;
SIGNAL \breg|ro2~666_combout\ : std_logic;
SIGNAL \breg|ro2~667_combout\ : std_logic;
SIGNAL \breg|XREGS[29][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][31]~regout\ : std_logic;
SIGNAL \breg|ro2~661_combout\ : std_logic;
SIGNAL \breg|ro2~662_combout\ : std_logic;
SIGNAL \breg|XREGS[20][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][31]~regout\ : std_logic;
SIGNAL \breg|ro2~663_combout\ : std_logic;
SIGNAL \breg|ro2~664_combout\ : std_logic;
SIGNAL \breg|ro2~665_combout\ : std_logic;
SIGNAL \breg|ro2~668_combout\ : std_logic;
SIGNAL \breg|XREGS[3][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][31]~regout\ : std_logic;
SIGNAL \breg|ro2~669_combout\ : std_logic;
SIGNAL \breg|XREGS[7][31]~regout\ : std_logic;
SIGNAL \breg|ro2~670_combout\ : std_logic;
SIGNAL \breg|XREGS[1][31]~regout\ : std_logic;
SIGNAL \breg|ro2~671_combout\ : std_logic;
SIGNAL \breg|ro2~672_combout\ : std_logic;
SIGNAL \breg|ro2~673_combout\ : std_logic;
SIGNAL \breg|XREGS[14][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][31]~regout\ : std_logic;
SIGNAL \breg|ro2~674_combout\ : std_logic;
SIGNAL \breg|ro2~675_combout\ : std_logic;
SIGNAL \breg|ro2~676_combout\ : std_logic;
SIGNAL \breg|ro2~677_combout\ : std_logic;
SIGNAL \ulaB[31]~23_combout\ : std_logic;
SIGNAL \ulaB[23]~36_combout\ : std_logic;
SIGNAL \ulaB[23]~37_combout\ : std_logic;
SIGNAL \breg|ro1~107_combout\ : std_logic;
SIGNAL \breg|XREGS[13][19]~regout\ : std_logic;
SIGNAL \breg|ro1~108_combout\ : std_logic;
SIGNAL \breg|ro1~90_combout\ : std_logic;
SIGNAL \breg|ro1~91_combout\ : std_logic;
SIGNAL \breg|XREGS[2][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][19]~regout\ : std_logic;
SIGNAL \breg|ro1~102_combout\ : std_logic;
SIGNAL \breg|XREGS[7][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][19]~regout\ : std_logic;
SIGNAL \breg|ro1~103_combout\ : std_logic;
SIGNAL \breg|XREGS[1][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][19]~regout\ : std_logic;
SIGNAL \breg|ro1~104_combout\ : std_logic;
SIGNAL \breg|ro1~105_combout\ : std_logic;
SIGNAL \breg|ro1~100_combout\ : std_logic;
SIGNAL \breg|XREGS[26][19]~regout\ : std_logic;
SIGNAL \breg|ro1~94_combout\ : std_logic;
SIGNAL \breg|ro1~95_combout\ : std_logic;
SIGNAL \breg|XREGS[20][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][19]~regout\ : std_logic;
SIGNAL \breg|ro1~96_combout\ : std_logic;
SIGNAL \breg|ro1~97_combout\ : std_logic;
SIGNAL \breg|ro1~98_combout\ : std_logic;
SIGNAL \breg|ro1~101_combout\ : std_logic;
SIGNAL \breg|ro1~106_combout\ : std_logic;
SIGNAL \breg|ro1~109_combout\ : std_logic;
SIGNAL \breg|ro1~110_combout\ : std_logic;
SIGNAL \gerador_imm|Selector21~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector21~1_combout\ : std_logic;
SIGNAL \ulaB[9]~9_combout\ : std_logic;
SIGNAL \ula|LessThan0~1_cout\ : std_logic;
SIGNAL \ula|LessThan0~3_cout\ : std_logic;
SIGNAL \ula|LessThan0~5_cout\ : std_logic;
SIGNAL \ula|LessThan0~7_cout\ : std_logic;
SIGNAL \ula|LessThan0~9_cout\ : std_logic;
SIGNAL \ula|LessThan0~11_cout\ : std_logic;
SIGNAL \ula|LessThan0~13_cout\ : std_logic;
SIGNAL \ula|LessThan0~15_cout\ : std_logic;
SIGNAL \ula|LessThan0~17_cout\ : std_logic;
SIGNAL \ula|LessThan0~19_cout\ : std_logic;
SIGNAL \ula|LessThan0~21_cout\ : std_logic;
SIGNAL \ula|LessThan0~23_cout\ : std_logic;
SIGNAL \ula|LessThan0~25_cout\ : std_logic;
SIGNAL \ula|LessThan0~27_cout\ : std_logic;
SIGNAL \ula|LessThan0~29_cout\ : std_logic;
SIGNAL \ula|LessThan0~31_cout\ : std_logic;
SIGNAL \ula|LessThan0~33_cout\ : std_logic;
SIGNAL \ula|LessThan0~35_cout\ : std_logic;
SIGNAL \ula|LessThan0~37_cout\ : std_logic;
SIGNAL \ula|LessThan0~39_cout\ : std_logic;
SIGNAL \ula|LessThan0~41_cout\ : std_logic;
SIGNAL \ula|LessThan0~43_cout\ : std_logic;
SIGNAL \ula|LessThan0~45_cout\ : std_logic;
SIGNAL \ula|LessThan0~47_cout\ : std_logic;
SIGNAL \ula|LessThan0~49_cout\ : std_logic;
SIGNAL \ula|LessThan0~51_cout\ : std_logic;
SIGNAL \ula|LessThan0~53_cout\ : std_logic;
SIGNAL \ula|LessThan0~55_cout\ : std_logic;
SIGNAL \ula|LessThan0~57_cout\ : std_logic;
SIGNAL \ula|LessThan0~59_cout\ : std_logic;
SIGNAL \ula|LessThan0~61_cout\ : std_logic;
SIGNAL \ula|LessThan0~62_combout\ : std_logic;
SIGNAL \ula|LessThan1~1_cout\ : std_logic;
SIGNAL \ula|LessThan1~3_cout\ : std_logic;
SIGNAL \ula|LessThan1~5_cout\ : std_logic;
SIGNAL \ula|LessThan1~7_cout\ : std_logic;
SIGNAL \ula|LessThan1~9_cout\ : std_logic;
SIGNAL \ula|LessThan1~11_cout\ : std_logic;
SIGNAL \ula|LessThan1~13_cout\ : std_logic;
SIGNAL \ula|LessThan1~15_cout\ : std_logic;
SIGNAL \ula|LessThan1~17_cout\ : std_logic;
SIGNAL \ula|LessThan1~19_cout\ : std_logic;
SIGNAL \ula|LessThan1~21_cout\ : std_logic;
SIGNAL \ula|LessThan1~23_cout\ : std_logic;
SIGNAL \ula|LessThan1~25_cout\ : std_logic;
SIGNAL \ula|LessThan1~27_cout\ : std_logic;
SIGNAL \ula|LessThan1~29_cout\ : std_logic;
SIGNAL \ula|LessThan1~31_cout\ : std_logic;
SIGNAL \ula|LessThan1~33_cout\ : std_logic;
SIGNAL \ula|LessThan1~35_cout\ : std_logic;
SIGNAL \ula|LessThan1~37_cout\ : std_logic;
SIGNAL \ula|LessThan1~39_cout\ : std_logic;
SIGNAL \ula|LessThan1~41_cout\ : std_logic;
SIGNAL \ula|LessThan1~43_cout\ : std_logic;
SIGNAL \ula|LessThan1~45_cout\ : std_logic;
SIGNAL \ula|LessThan1~47_cout\ : std_logic;
SIGNAL \ula|LessThan1~49_cout\ : std_logic;
SIGNAL \ula|LessThan1~51_cout\ : std_logic;
SIGNAL \ula|LessThan1~53_cout\ : std_logic;
SIGNAL \ula|LessThan1~55_cout\ : std_logic;
SIGNAL \ula|LessThan1~57_cout\ : std_logic;
SIGNAL \ula|LessThan1~59_cout\ : std_logic;
SIGNAL \ula|LessThan1~61_cout\ : std_logic;
SIGNAL \ula|LessThan1~62_combout\ : std_logic;
SIGNAL \ula|Selector31~5_combout\ : std_logic;
SIGNAL \ula|Add0~0_combout\ : std_logic;
SIGNAL \ula|Add1~0_combout\ : std_logic;
SIGNAL \ula|LessThan2~1_cout\ : std_logic;
SIGNAL \ula|LessThan2~3_cout\ : std_logic;
SIGNAL \ula|LessThan2~5_cout\ : std_logic;
SIGNAL \ula|LessThan2~7_cout\ : std_logic;
SIGNAL \ula|LessThan2~9_cout\ : std_logic;
SIGNAL \ula|LessThan2~11_cout\ : std_logic;
SIGNAL \ula|LessThan2~13_cout\ : std_logic;
SIGNAL \ula|LessThan2~15_cout\ : std_logic;
SIGNAL \ula|LessThan2~17_cout\ : std_logic;
SIGNAL \ula|LessThan2~19_cout\ : std_logic;
SIGNAL \ula|LessThan2~21_cout\ : std_logic;
SIGNAL \ula|LessThan2~23_cout\ : std_logic;
SIGNAL \ula|LessThan2~25_cout\ : std_logic;
SIGNAL \ula|LessThan2~27_cout\ : std_logic;
SIGNAL \ula|LessThan2~29_cout\ : std_logic;
SIGNAL \ula|LessThan2~31_cout\ : std_logic;
SIGNAL \ula|LessThan2~33_cout\ : std_logic;
SIGNAL \ula|LessThan2~35_cout\ : std_logic;
SIGNAL \ula|LessThan2~37_cout\ : std_logic;
SIGNAL \ula|LessThan2~39_cout\ : std_logic;
SIGNAL \ula|LessThan2~41_cout\ : std_logic;
SIGNAL \ula|LessThan2~43_cout\ : std_logic;
SIGNAL \ula|LessThan2~45_cout\ : std_logic;
SIGNAL \ula|LessThan2~47_cout\ : std_logic;
SIGNAL \ula|LessThan2~49_cout\ : std_logic;
SIGNAL \ula|LessThan2~51_cout\ : std_logic;
SIGNAL \ula|LessThan2~53_cout\ : std_logic;
SIGNAL \ula|LessThan2~55_cout\ : std_logic;
SIGNAL \ula|LessThan2~57_cout\ : std_logic;
SIGNAL \ula|LessThan2~59_cout\ : std_logic;
SIGNAL \ula|LessThan2~61_cout\ : std_logic;
SIGNAL \ula|LessThan2~62_combout\ : std_logic;
SIGNAL \ula|Selector31~3_combout\ : std_logic;
SIGNAL \ula|Selector31~4_combout\ : std_logic;
SIGNAL \ula|Selector31~6_combout\ : std_logic;
SIGNAL \ula|Selector31~10_combout\ : std_logic;
SIGNAL \branchCond[0]~2_combout\ : std_logic;
SIGNAL \pcBranch[10]~19\ : std_logic;
SIGNAL \pcBranch[11]~20_combout\ : std_logic;
SIGNAL \pcJalr[11]~20_combout\ : std_logic;
SIGNAL \PC[11]~10_combout\ : std_logic;
SIGNAL \PCmais4[11]~18_combout\ : std_logic;
SIGNAL \gerador_imm|Selector19~2_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \breg|ro2~299_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][9]~regout\ : std_logic;
SIGNAL \breg|ro2~300_combout\ : std_logic;
SIGNAL \breg|XREGS[9][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][9]~regout\ : std_logic;
SIGNAL \breg|ro2~301_combout\ : std_logic;
SIGNAL \breg|XREGS[31][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][9]~regout\ : std_logic;
SIGNAL \breg|ro2~309_combout\ : std_logic;
SIGNAL \breg|ro2~310_combout\ : std_logic;
SIGNAL \breg|XREGS[20][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][9]~regout\ : std_logic;
SIGNAL \breg|ro2~306_combout\ : std_logic;
SIGNAL \breg|ro2~307_combout\ : std_logic;
SIGNAL \breg|XREGS[29][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][9]~regout\ : std_logic;
SIGNAL \breg|ro2~304_combout\ : std_logic;
SIGNAL \breg|ro2~305_combout\ : std_logic;
SIGNAL \breg|ro2~308_combout\ : std_logic;
SIGNAL \breg|XREGS[26][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][9]~regout\ : std_logic;
SIGNAL \breg|ro2~302_combout\ : std_logic;
SIGNAL \breg|ro2~303_combout\ : std_logic;
SIGNAL \breg|ro2~311_combout\ : std_logic;
SIGNAL \breg|XREGS[3][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][9]~regout\ : std_logic;
SIGNAL \breg|ro2~312_combout\ : std_logic;
SIGNAL \breg|ro2~313_combout\ : std_logic;
SIGNAL \breg|XREGS[1][9]~regout\ : std_logic;
SIGNAL \breg|ro2~314_combout\ : std_logic;
SIGNAL \breg|ro2~315_combout\ : std_logic;
SIGNAL \breg|ro2~316_combout\ : std_logic;
SIGNAL \breg|XREGS[15][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][9]~regout\ : std_logic;
SIGNAL \breg|ro2~317_combout\ : std_logic;
SIGNAL \breg|ro2~318_combout\ : std_logic;
SIGNAL \breg|ro2~319_combout\ : std_logic;
SIGNAL \breg|ro2~320_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \breg|XREGS[12][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][8]~regout\ : std_logic;
SIGNAL \breg|ro2~338_combout\ : std_logic;
SIGNAL \breg|XREGS[13][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][8]~regout\ : std_logic;
SIGNAL \breg|ro2~339_combout\ : std_logic;
SIGNAL \breg|XREGS[29][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][8]~regout\ : std_logic;
SIGNAL \breg|ro2~322_combout\ : std_logic;
SIGNAL \breg|XREGS[19][8]~regout\ : std_logic;
SIGNAL \breg|ro2~328_combout\ : std_logic;
SIGNAL \breg|XREGS[27][8]~regout\ : std_logic;
SIGNAL \breg|ro2~329_combout\ : std_logic;
SIGNAL \breg|ro2~330_combout\ : std_logic;
SIGNAL \breg|XREGS[2][8]~regout\ : std_logic;
SIGNAL \breg|ro2~335_combout\ : std_logic;
SIGNAL \breg|ro2~334_combout\ : std_logic;
SIGNAL \breg|ro2~336_combout\ : std_logic;
SIGNAL \breg|ro2~337_combout\ : std_logic;
SIGNAL \breg|ro2~340_combout\ : std_logic;
SIGNAL \breg|ro2~341_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \breg|XREGS[31][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][6]~regout\ : std_logic;
SIGNAL \breg|ro2~370_combout\ : std_logic;
SIGNAL \breg|ro2~371_combout\ : std_logic;
SIGNAL \breg|ro2~367_combout\ : std_logic;
SIGNAL \breg|ro2~368_combout\ : std_logic;
SIGNAL \breg|ro2~369_combout\ : std_logic;
SIGNAL \breg|ro2~372_combout\ : std_logic;
SIGNAL \breg|ro2~373_combout\ : std_logic;
SIGNAL \breg|ro2~374_combout\ : std_logic;
SIGNAL \breg|XREGS[6][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][6]~regout\ : std_logic;
SIGNAL \breg|ro2~375_combout\ : std_logic;
SIGNAL \breg|XREGS[5][6]~regout\ : std_logic;
SIGNAL \breg|ro2~376_combout\ : std_logic;
SIGNAL \breg|ro2~377_combout\ : std_logic;
SIGNAL \breg|ro2~378_combout\ : std_logic;
SIGNAL \breg|ro2~379_combout\ : std_logic;
SIGNAL \breg|XREGS[13][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][6]~regout\ : std_logic;
SIGNAL \breg|ro2~380_combout\ : std_logic;
SIGNAL \breg|ro2~381_combout\ : std_logic;
SIGNAL \breg|ro2~382_combout\ : std_logic;
SIGNAL \breg|ro2~383_combout\ : std_logic;
SIGNAL \gerador_imm|Selector23~2_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \breg|XREGS[25][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][7]~regout\ : std_logic;
SIGNAL \breg|ro1~176_combout\ : std_logic;
SIGNAL \breg|ro1~177_combout\ : std_logic;
SIGNAL \breg|XREGS[28][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][7]~regout\ : std_logic;
SIGNAL \breg|ro1~180_combout\ : std_logic;
SIGNAL \breg|ro1~181_combout\ : std_logic;
SIGNAL \breg|ro1~178_combout\ : std_logic;
SIGNAL \breg|ro1~179_combout\ : std_logic;
SIGNAL \breg|ro1~182_combout\ : std_logic;
SIGNAL \breg|ro1~185_combout\ : std_logic;
SIGNAL \breg|XREGS[3][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][7]~regout\ : std_logic;
SIGNAL \breg|ro1~188_combout\ : std_logic;
SIGNAL \breg|ro1~189_combout\ : std_logic;
SIGNAL \breg|ro1~190_combout\ : std_logic;
SIGNAL \breg|XREGS[13][7]~regout\ : std_logic;
SIGNAL \breg|ro1~192_combout\ : std_logic;
SIGNAL \breg|XREGS[8][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][7]~regout\ : std_logic;
SIGNAL \breg|ro1~174_combout\ : std_logic;
SIGNAL \breg|ro1~175_combout\ : std_logic;
SIGNAL \breg|ro1~193_combout\ : std_logic;
SIGNAL \breg|ro1~194_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ula|Selector14~5_combout\ : std_logic;
SIGNAL \ula|Selector14~2_combout\ : std_logic;
SIGNAL \ula|Selector14~3_combout\ : std_logic;
SIGNAL \ula|Selector14~7_combout\ : std_logic;
SIGNAL \ula|Selector14~8_combout\ : std_logic;
SIGNAL \ula|Add0~34_combout\ : std_logic;
SIGNAL \ula|Add1~34_combout\ : std_logic;
SIGNAL \ula|Selector14~9_combout\ : std_logic;
SIGNAL \ula|Selector14~10_combout\ : std_logic;
SIGNAL \ula|Selector14~11_combout\ : std_logic;
SIGNAL \pcJalr[17]~32_combout\ : std_logic;
SIGNAL \PC[17]~16_combout\ : std_logic;
SIGNAL \PCmais4[17]~30_combout\ : std_logic;
SIGNAL \gerador_imm|Selector13~3_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \breg|XREGS[12][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][17]~regout\ : std_logic;
SIGNAL \breg|ro2~443_combout\ : std_logic;
SIGNAL \breg|XREGS[15][17]~regout\ : std_logic;
SIGNAL \breg|ro2~444_combout\ : std_logic;
SIGNAL \breg|XREGS[11][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][17]~regout\ : std_logic;
SIGNAL \breg|ro2~427_combout\ : std_logic;
SIGNAL \breg|ro2~445_combout\ : std_logic;
SIGNAL \breg|ro2~446_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \breg|ro1~530_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ula|Selector11~1_combout\ : std_logic;
SIGNAL \ula|Selector11~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \ula|Add0~40_combout\ : std_logic;
SIGNAL \ula|Add1~40_combout\ : std_logic;
SIGNAL \ula|Selector11~5_combout\ : std_logic;
SIGNAL \ula|Selector11~6_combout\ : std_logic;
SIGNAL \ula|Selector11~7_combout\ : std_logic;
SIGNAL \ula|Selector11~8_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \breg|ro1~131_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~38_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~39_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~48_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~35_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~36_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~47_combout\ : std_logic;
SIGNAL \ula|Selector21~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~46_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~45_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~53_combout\ : std_logic;
SIGNAL \ula|Selector21~4_combout\ : std_logic;
SIGNAL \ula|Selector21~6_combout\ : std_logic;
SIGNAL \ula|Add0~20_combout\ : std_logic;
SIGNAL \ula|Add1~20_combout\ : std_logic;
SIGNAL \ula|Selector21~8_combout\ : std_logic;
SIGNAL \ula|Selector21~9_combout\ : std_logic;
SIGNAL \ula|Selector21~10_combout\ : std_logic;
SIGNAL \ula|Selector21~11_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector20~2_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \breg|XREGS[12][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][10]~regout\ : std_logic;
SIGNAL \breg|ro2~422_combout\ : std_logic;
SIGNAL \breg|XREGS[15][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][10]~regout\ : std_logic;
SIGNAL \breg|ro2~423_combout\ : std_logic;
SIGNAL \breg|XREGS[31][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][10]~regout\ : std_logic;
SIGNAL \breg|ro2~412_combout\ : std_logic;
SIGNAL \breg|ro2~413_combout\ : std_logic;
SIGNAL \breg|XREGS[30][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][10]~regout\ : std_logic;
SIGNAL \breg|ro2~407_combout\ : std_logic;
SIGNAL \breg|ro2~408_combout\ : std_logic;
SIGNAL \breg|XREGS[28][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][10]~regout\ : std_logic;
SIGNAL \breg|ro2~409_combout\ : std_logic;
SIGNAL \breg|ro2~410_combout\ : std_logic;
SIGNAL \breg|ro2~411_combout\ : std_logic;
SIGNAL \breg|ro2~414_combout\ : std_logic;
SIGNAL \breg|XREGS[11][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][10]~regout\ : std_logic;
SIGNAL \breg|ro2~416_combout\ : std_logic;
SIGNAL \breg|XREGS[3][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][10]~regout\ : std_logic;
SIGNAL \breg|ro2~419_combout\ : std_logic;
SIGNAL \breg|ro2~420_combout\ : std_logic;
SIGNAL \breg|ro2~421_combout\ : std_logic;
SIGNAL \breg|ro2~424_combout\ : std_logic;
SIGNAL \breg|ro2~425_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \breg|XREGS[9][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][3]~regout\ : std_logic;
SIGNAL \breg|ro2~615_combout\ : std_logic;
SIGNAL \breg|ro2~616_combout\ : std_logic;
SIGNAL \breg|XREGS[4][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][3]~regout\ : std_logic;
SIGNAL \breg|ro2~627_combout\ : std_logic;
SIGNAL \breg|XREGS[7][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][3]~regout\ : std_logic;
SIGNAL \breg|ro2~628_combout\ : std_logic;
SIGNAL \breg|ro2~629_combout\ : std_logic;
SIGNAL \breg|ro2~630_combout\ : std_logic;
SIGNAL \breg|XREGS[21][3]~regout\ : std_logic;
SIGNAL \breg|ro2~619_combout\ : std_logic;
SIGNAL \breg|ro2~620_combout\ : std_logic;
SIGNAL \breg|XREGS[20][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][3]~regout\ : std_logic;
SIGNAL \breg|ro2~621_combout\ : std_logic;
SIGNAL \breg|ro2~622_combout\ : std_logic;
SIGNAL \breg|ro2~623_combout\ : std_logic;
SIGNAL \breg|XREGS[22][3]~regout\ : std_logic;
SIGNAL \breg|ro2~617_combout\ : std_logic;
SIGNAL \breg|XREGS[30][3]~regout\ : std_logic;
SIGNAL \breg|ro2~618_combout\ : std_logic;
SIGNAL \breg|ro2~626_combout\ : std_logic;
SIGNAL \breg|ro2~631_combout\ : std_logic;
SIGNAL \breg|ro2~634_combout\ : std_logic;
SIGNAL \breg|ro2~635_combout\ : std_logic;
SIGNAL \ula|Selector3~14_combout\ : std_logic;
SIGNAL \ula|Selector20~9_combout\ : std_logic;
SIGNAL \ula|Selector3~7_combout\ : std_logic;
SIGNAL \ula|Add1~56_combout\ : std_logic;
SIGNAL \ula|Selector3~9_combout\ : std_logic;
SIGNAL \ula|Selector3~10_combout\ : std_logic;
SIGNAL \ula|Selector3~13_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \breg|XREGS[2][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][28]~regout\ : std_logic;
SIGNAL \breg|ro1~627_combout\ : std_logic;
SIGNAL \breg|XREGS[7][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][28]~regout\ : std_logic;
SIGNAL \breg|ro1~628_combout\ : std_logic;
SIGNAL \breg|ro1~629_combout\ : std_logic;
SIGNAL \breg|ro1~630_combout\ : std_logic;
SIGNAL \breg|XREGS[24][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][28]~regout\ : std_logic;
SIGNAL \breg|ro1~621_combout\ : std_logic;
SIGNAL \breg|XREGS[28][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][28]~regout\ : std_logic;
SIGNAL \breg|ro1~622_combout\ : std_logic;
SIGNAL \breg|XREGS[26][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][28]~regout\ : std_logic;
SIGNAL \breg|ro1~619_combout\ : std_logic;
SIGNAL \breg|ro1~620_combout\ : std_logic;
SIGNAL \breg|ro1~623_combout\ : std_logic;
SIGNAL \breg|XREGS[17][28]~regout\ : std_logic;
SIGNAL \breg|ro1~617_combout\ : std_logic;
SIGNAL \breg|XREGS[29][28]~regout\ : std_logic;
SIGNAL \breg|ro1~618_combout\ : std_logic;
SIGNAL \breg|ro1~626_combout\ : std_logic;
SIGNAL \breg|ro1~631_combout\ : std_logic;
SIGNAL \breg|XREGS[14][28]~regout\ : std_logic;
SIGNAL \breg|ro1~632_combout\ : std_logic;
SIGNAL \breg|XREGS[13][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][28]~regout\ : std_logic;
SIGNAL \breg|ro1~633_combout\ : std_logic;
SIGNAL \breg|ro1~634_combout\ : std_logic;
SIGNAL \breg|ro1~635_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~20_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~31_combout\ : std_logic;
SIGNAL \ula|Selector6~10_combout\ : std_logic;
SIGNAL \ula|Selector6~2_combout\ : std_logic;
SIGNAL \ula|Selector6~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \ula|Selector6~6_combout\ : std_logic;
SIGNAL \ula|Selector6~7_combout\ : std_logic;
SIGNAL \ula|Add0~50_combout\ : std_logic;
SIGNAL \ula|Add1~50_combout\ : std_logic;
SIGNAL \ula|Selector6~4_combout\ : std_logic;
SIGNAL \ula|Selector6~5_combout\ : std_logic;
SIGNAL \ula|Selector6~8_combout\ : std_logic;
SIGNAL \ula|Selector6~9_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][25]~regout\ : std_logic;
SIGNAL \breg|ro1~653_combout\ : std_logic;
SIGNAL \breg|ro1~654_combout\ : std_logic;
SIGNAL \breg|XREGS[10][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][25]~regout\ : std_logic;
SIGNAL \breg|ro1~646_combout\ : std_logic;
SIGNAL \breg|XREGS[9][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][25]~regout\ : std_logic;
SIGNAL \breg|ro1~647_combout\ : std_logic;
SIGNAL \breg|XREGS[3][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][25]~regout\ : std_logic;
SIGNAL \breg|ro1~650_combout\ : std_logic;
SIGNAL \breg|ro1~651_combout\ : std_logic;
SIGNAL \breg|ro1~652_combout\ : std_logic;
SIGNAL \breg|ro1~655_combout\ : std_logic;
SIGNAL \breg|ro1~656_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~37_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~61_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~72_combout\ : std_logic;
SIGNAL \ula|Selector27~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ula|Selector27~0_combout\ : std_logic;
SIGNAL \ula|Selector27~1_combout\ : std_logic;
SIGNAL \ula|Selector27~2_combout\ : std_logic;
SIGNAL \ula|Selector27~4_combout\ : std_logic;
SIGNAL \ula|Add1~8_combout\ : std_logic;
SIGNAL \ula|Selector27~6_combout\ : std_logic;
SIGNAL \ula|Selector27~7_combout\ : std_logic;
SIGNAL \ula|Selector27~9_combout\ : std_logic;
SIGNAL \gerador_imm|Selector29~3_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \breg|XREGS[8][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][1]~regout\ : std_logic;
SIGNAL \breg|ro1~447_combout\ : std_logic;
SIGNAL \breg|XREGS[10][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][1]~regout\ : std_logic;
SIGNAL \breg|ro1~448_combout\ : std_logic;
SIGNAL \breg|XREGS[14][1]~regout\ : std_logic;
SIGNAL \breg|ro1~464_combout\ : std_logic;
SIGNAL \breg|XREGS[13][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][1]~regout\ : std_logic;
SIGNAL \breg|ro1~465_combout\ : std_logic;
SIGNAL \breg|XREGS[29][1]~regout\ : std_logic;
SIGNAL \breg|ro1~449_combout\ : std_logic;
SIGNAL \breg|ro1~450_combout\ : std_logic;
SIGNAL \breg|XREGS[23][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][1]~regout\ : std_logic;
SIGNAL \breg|ro1~456_combout\ : std_logic;
SIGNAL \breg|ro1~457_combout\ : std_logic;
SIGNAL \breg|XREGS[26][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][1]~regout\ : std_logic;
SIGNAL \breg|ro1~451_combout\ : std_logic;
SIGNAL \breg|ro1~452_combout\ : std_logic;
SIGNAL \breg|ro1~455_combout\ : std_logic;
SIGNAL \breg|ro1~458_combout\ : std_logic;
SIGNAL \breg|XREGS[5][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][1]~regout\ : std_logic;
SIGNAL \breg|ro1~459_combout\ : std_logic;
SIGNAL \breg|ro1~460_combout\ : std_logic;
SIGNAL \breg|ro1~461_combout\ : std_logic;
SIGNAL \breg|ro1~462_combout\ : std_logic;
SIGNAL \breg|ro1~463_combout\ : std_logic;
SIGNAL \breg|ro1~466_combout\ : std_logic;
SIGNAL \breg|ro1~467_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~69_combout\ : std_logic;
SIGNAL \ula|Selector24~12_combout\ : std_logic;
SIGNAL \ula|Selector8~1_combout\ : std_logic;
SIGNAL \ula|Selector8~2_combout\ : std_logic;
SIGNAL \ula|Selector8~6_combout\ : std_logic;
SIGNAL \ula|Add1~46_combout\ : std_logic;
SIGNAL \ula|Selector8~4_combout\ : std_logic;
SIGNAL \ula|Selector8~5_combout\ : std_logic;
SIGNAL \ula|Selector8~7_combout\ : std_logic;
SIGNAL \ula|Selector8~8_combout\ : std_logic;
SIGNAL \pcJalr[23]~44_combout\ : std_logic;
SIGNAL \PC[23]~22_combout\ : std_logic;
SIGNAL \pcBranch[21]~41\ : std_logic;
SIGNAL \pcBranch[22]~43\ : std_logic;
SIGNAL \pcBranch[23]~45\ : std_logic;
SIGNAL \pcBranch[24]~46_combout\ : std_logic;
SIGNAL \pcJalr[24]~46_combout\ : std_logic;
SIGNAL \PC[24]~23_combout\ : std_logic;
SIGNAL \pcBranch[24]~47\ : std_logic;
SIGNAL \pcBranch[25]~49\ : std_logic;
SIGNAL \pcBranch[26]~50_combout\ : std_logic;
SIGNAL \pcJalr[26]~50_combout\ : std_logic;
SIGNAL \PC[26]~25_combout\ : std_logic;
SIGNAL \PCmais4[26]~48_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \breg|XREGS[12][26]~regout\ : std_logic;
SIGNAL \breg|ro2~548_combout\ : std_logic;
SIGNAL \breg|ro2~549_combout\ : std_logic;
SIGNAL \breg|ro2~543_combout\ : std_logic;
SIGNAL \breg|ro2~544_combout\ : std_logic;
SIGNAL \breg|ro2~545_combout\ : std_logic;
SIGNAL \breg|ro2~546_combout\ : std_logic;
SIGNAL \breg|XREGS[10][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][26]~regout\ : std_logic;
SIGNAL \breg|ro2~541_combout\ : std_logic;
SIGNAL \breg|ro2~542_combout\ : std_logic;
SIGNAL \breg|ro2~547_combout\ : std_logic;
SIGNAL \breg|ro2~550_combout\ : std_logic;
SIGNAL \breg|ro2~551_combout\ : std_logic;
SIGNAL \ulaB[26]~17_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~9_combout\ : std_logic;
SIGNAL \ula|Selector17~1_combout\ : std_logic;
SIGNAL \ula|Selector22~3_combout\ : std_logic;
SIGNAL \ula|Selector22~4_combout\ : std_logic;
SIGNAL \ula|Add0~18_combout\ : std_logic;
SIGNAL \ula|Add1~18_combout\ : std_logic;
SIGNAL \ula|Selector22~5_combout\ : std_logic;
SIGNAL \ula|Selector22~6_combout\ : std_logic;
SIGNAL \ula|Selector22~7_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \ula|Selector22~8_combout\ : std_logic;
SIGNAL \ula|Selector22~9_combout\ : std_logic;
SIGNAL \pcJalr[9]~16_combout\ : std_logic;
SIGNAL \PC[9]~8_combout\ : std_logic;
SIGNAL \PCmais4[9]~14_combout\ : std_logic;
SIGNAL \gerador_imm|Selector29~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector29~2_combout\ : std_logic;
SIGNAL \ulaB[1]~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~40_combout\ : std_logic;
SIGNAL \ula|Selector23~2_combout\ : std_logic;
SIGNAL \ula|Selector23~4_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \ula|Selector23~5_combout\ : std_logic;
SIGNAL \ula|Selector23~6_combout\ : std_logic;
SIGNAL \ula|Add0~16_combout\ : std_logic;
SIGNAL \ula|Add1~16_combout\ : std_logic;
SIGNAL \ula|Selector23~7_combout\ : std_logic;
SIGNAL \ula|Selector23~8_combout\ : std_logic;
SIGNAL \ula|Selector23~9_combout\ : std_logic;
SIGNAL \ula|Selector23~10_combout\ : std_logic;
SIGNAL \pcJalr[8]~14_combout\ : std_logic;
SIGNAL \PC[8]~7_combout\ : std_logic;
SIGNAL \breg|ro2~594_combout\ : std_logic;
SIGNAL \breg|ro2~595_combout\ : std_logic;
SIGNAL \breg|XREGS[28][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][2]~regout\ : std_logic;
SIGNAL \breg|ro2~598_combout\ : std_logic;
SIGNAL \breg|XREGS[20][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][2]~regout\ : std_logic;
SIGNAL \breg|ro2~599_combout\ : std_logic;
SIGNAL \breg|ro2~600_combout\ : std_logic;
SIGNAL \breg|ro2~603_combout\ : std_logic;
SIGNAL \breg|ro2~611_combout\ : std_logic;
SIGNAL \breg|ro2~612_combout\ : std_logic;
SIGNAL \breg|XREGS[3][2]~regout\ : std_logic;
SIGNAL \breg|ro2~608_combout\ : std_logic;
SIGNAL \breg|ro2~609_combout\ : std_logic;
SIGNAL \breg|XREGS[11][2]~regout\ : std_logic;
SIGNAL \breg|ro2~605_combout\ : std_logic;
SIGNAL \breg|ro2~610_combout\ : std_logic;
SIGNAL \breg|ro2~613_combout\ : std_logic;
SIGNAL \breg|ro2~614_combout\ : std_logic;
SIGNAL \ulaB[2]~19_combout\ : std_logic;
SIGNAL \ula|Selector24~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~22_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~23_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~57_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~55_combout\ : std_logic;
SIGNAL \ula|Selector24~3_combout\ : std_logic;
SIGNAL \ula|Selector24~4_combout\ : std_logic;
SIGNAL \ula|Selector24~5_combout\ : std_logic;
SIGNAL \ula|Selector24~7_combout\ : std_logic;
SIGNAL \ula|Add0~14_combout\ : std_logic;
SIGNAL \ula|Add1~14_combout\ : std_logic;
SIGNAL \ula|Selector24~8_combout\ : std_logic;
SIGNAL \ula|Selector24~9_combout\ : std_logic;
SIGNAL \ula|Selector24~11_combout\ : std_logic;
SIGNAL \pcJalr[7]~12_combout\ : std_logic;
SIGNAL \PC[7]~6_combout\ : std_logic;
SIGNAL \PCmais4[7]~10_combout\ : std_logic;
SIGNAL \gerador_imm|Selector26~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector26~2_combout\ : std_logic;
SIGNAL \ulaB[4]~22_combout\ : std_logic;
SIGNAL \ula|Selector21~0_combout\ : std_logic;
SIGNAL \ula|Selector25~1_combout\ : std_logic;
SIGNAL \ula|Selector25~0_combout\ : std_logic;
SIGNAL \ula|Selector25~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~66_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~67_combout\ : std_logic;
SIGNAL \ula|Selector25~8_combout\ : std_logic;
SIGNAL \ula|Selector25~9_combout\ : std_logic;
SIGNAL \pcJalr[6]~10_combout\ : std_logic;
SIGNAL \PC[6]~5_combout\ : std_logic;
SIGNAL \contr|Mux2~2_combout\ : std_logic;
SIGNAL \contr|Mux10~1_combout\ : std_logic;
SIGNAL \breg|ro2~572_combout\ : std_logic;
SIGNAL \PCmais4[5]~6_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][5]~regout\ : std_logic;
SIGNAL \breg|ro2~384_combout\ : std_logic;
SIGNAL \breg|ro2~385_combout\ : std_logic;
SIGNAL \breg|XREGS[21][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][5]~regout\ : std_logic;
SIGNAL \breg|ro2~388_combout\ : std_logic;
SIGNAL \breg|ro2~389_combout\ : std_logic;
SIGNAL \breg|ro2~390_combout\ : std_logic;
SIGNAL \breg|ro2~391_combout\ : std_logic;
SIGNAL \breg|ro2~392_combout\ : std_logic;
SIGNAL \breg|XREGS[19][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][5]~regout\ : std_logic;
SIGNAL \breg|ro2~393_combout\ : std_logic;
SIGNAL \breg|XREGS[27][5]~regout\ : std_logic;
SIGNAL \breg|ro2~394_combout\ : std_logic;
SIGNAL \breg|ro2~395_combout\ : std_logic;
SIGNAL \breg|XREGS[6][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][5]~regout\ : std_logic;
SIGNAL \breg|ro2~396_combout\ : std_logic;
SIGNAL \breg|ro2~397_combout\ : std_logic;
SIGNAL \breg|ro2~398_combout\ : std_logic;
SIGNAL \breg|ro2~399_combout\ : std_logic;
SIGNAL \breg|ro2~400_combout\ : std_logic;
SIGNAL \breg|XREGS[12][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][5]~regout\ : std_logic;
SIGNAL \breg|ro2~401_combout\ : std_logic;
SIGNAL \breg|XREGS[14][5]~regout\ : std_logic;
SIGNAL \breg|ro2~402_combout\ : std_logic;
SIGNAL \breg|ro2~403_combout\ : std_logic;
SIGNAL \breg|ro2~404_combout\ : std_logic;
SIGNAL \ulaB[5]~13_combout\ : std_logic;
SIGNAL \ula|Add0~10_combout\ : std_logic;
SIGNAL \ula|Add1~10_combout\ : std_logic;
SIGNAL \ula|Selector26~5_combout\ : std_logic;
SIGNAL \ula|Selector26~3_combout\ : std_logic;
SIGNAL \ula|Selector26~6_combout\ : std_logic;
SIGNAL \ula|Selector26~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~24_combout\ : std_logic;
SIGNAL \ula|Selector26~0_combout\ : std_logic;
SIGNAL \ula|Selector26~1_combout\ : std_logic;
SIGNAL \ula|Selector26~8_combout\ : std_logic;
SIGNAL \pcJalr[5]~8_combout\ : std_logic;
SIGNAL \PC[5]~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector27~4_combout\ : std_logic;
SIGNAL \gerador_imm|Selector27~3_combout\ : std_logic;
SIGNAL \pcBranch[4]~6_combout\ : std_logic;
SIGNAL \PC[4]~3_combout\ : std_logic;
SIGNAL \contr|Mux7~0_combout\ : std_logic;
SIGNAL \contr|Mux7~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector14~2_combout\ : std_logic;
SIGNAL \ulaB[16]~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~6_combout\ : std_logic;
SIGNAL \ula|Selector28~8_combout\ : std_logic;
SIGNAL \ula|Add0~6_combout\ : std_logic;
SIGNAL \ula|Add1~6_combout\ : std_logic;
SIGNAL \ula|Selector28~7_combout\ : std_logic;
SIGNAL \ula|Selector28~6_combout\ : std_logic;
SIGNAL \ula|Selector28~9_combout\ : std_logic;
SIGNAL \ula|Selector28~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~15_combout\ : std_logic;
SIGNAL \ula|Selector28~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~56_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~60_combout\ : std_logic;
SIGNAL \ula|Selector28~3_combout\ : std_logic;
SIGNAL \ula|Selector28~4_combout\ : std_logic;
SIGNAL \ula|Selector28~5_combout\ : std_logic;
SIGNAL \ula|Selector28~11_combout\ : std_logic;
SIGNAL \pcJalr[3]~4_combout\ : std_logic;
SIGNAL \pcBranch[3]~4_combout\ : std_logic;
SIGNAL \PC[3]~2_combout\ : std_logic;
SIGNAL \PCmais4[3]~2_combout\ : std_logic;
SIGNAL \breg|ro1~25_combout\ : std_logic;
SIGNAL \breg|ro1~590_combout\ : std_logic;
SIGNAL \breg|XREGS[15][31]~regout\ : std_logic;
SIGNAL \breg|ro1~591_combout\ : std_logic;
SIGNAL \breg|ro1~584_combout\ : std_logic;
SIGNAL \breg|XREGS[6][31]~regout\ : std_logic;
SIGNAL \breg|ro1~586_combout\ : std_logic;
SIGNAL \breg|ro1~588_combout\ : std_logic;
SIGNAL \breg|ro1~589_combout\ : std_logic;
SIGNAL \breg|ro1~592_combout\ : std_logic;
SIGNAL \breg|ro1~593_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~55_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~56_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~54_combout\ : std_logic;
SIGNAL \ula|Selector13~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~50_combout\ : std_logic;
SIGNAL \ula|Selector13~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ula|Selector29~2_combout\ : std_logic;
SIGNAL \ula|Selector29~3_combout\ : std_logic;
SIGNAL \ula|Selector29~4_combout\ : std_logic;
SIGNAL \ula|Add1~4_combout\ : std_logic;
SIGNAL \ula|Selector29~5_combout\ : std_logic;
SIGNAL \ula|Selector29~10_combout\ : std_logic;
SIGNAL \ula|Selector29~11_combout\ : std_logic;
SIGNAL \ula|Selector29~6_combout\ : std_logic;
SIGNAL \ula|Selector29~7_combout\ : std_logic;
SIGNAL \ula|Selector29~8_combout\ : std_logic;
SIGNAL \pcJalr[2]~2_combout\ : std_logic;
SIGNAL \pcBranch[2]~2_combout\ : std_logic;
SIGNAL \PC[2]~1_combout\ : std_logic;
SIGNAL \contr|Mux2~3_combout\ : std_logic;
SIGNAL \pcJalr[1]~0_combout\ : std_logic;
SIGNAL \PC[1]~0_combout\ : std_logic;
SIGNAL \pcBranch[14]~26_combout\ : std_logic;
SIGNAL \pcJalr[14]~26_combout\ : std_logic;
SIGNAL \PC[14]~13_combout\ : std_logic;
SIGNAL \pcJalr[22]~42_combout\ : std_logic;
SIGNAL \PC[22]~21_combout\ : std_logic;
SIGNAL \pcBranch[25]~48_combout\ : std_logic;
SIGNAL \pcJalr[25]~48_combout\ : std_logic;
SIGNAL \PC[25]~24_combout\ : std_logic;
SIGNAL \PCmais4[25]~46_combout\ : std_logic;
SIGNAL \gerador_imm|Selector1~2_combout\ : std_logic;
SIGNAL \pcBranch[29]~57\ : std_logic;
SIGNAL \pcBranch[30]~58_combout\ : std_logic;
SIGNAL \pcJalr[29]~57\ : std_logic;
SIGNAL \pcJalr[30]~58_combout\ : std_logic;
SIGNAL \PC[30]~29_combout\ : std_logic;
SIGNAL \pcBranch[30]~59\ : std_logic;
SIGNAL \pcBranch[31]~60_combout\ : std_logic;
SIGNAL \pcJalr[30]~59\ : std_logic;
SIGNAL \pcJalr[31]~60_combout\ : std_logic;
SIGNAL \PC[31]~30_combout\ : std_logic;
SIGNAL \PCmais4[30]~57\ : std_logic;
SIGNAL \PCmais4[31]~58_combout\ : std_logic;
SIGNAL PC : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \breg|ro2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \breg|ro1\ : std_logic_vector(31 DOWNTO 0);

BEGIN

pc2 <= ww_pc2;
instr2 <= ww_instr2;
ww_clock <= clock;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (PC(9) & PC(8) & PC(7) & PC(6) & PC(5) & PC(4) & PC(3) & PC(2));

\mem_i|altsyncram_component|auto_generated|q_a\(0) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem_i|altsyncram_component|auto_generated|q_a\(1) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem_i|altsyncram_component|auto_generated|q_a\(2) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem_i|altsyncram_component|auto_generated|q_a\(3) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem_i|altsyncram_component|auto_generated|q_a\(4) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem_i|altsyncram_component|auto_generated|q_a\(5) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem_i|altsyncram_component|auto_generated|q_a\(6) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem_i|altsyncram_component|auto_generated|q_a\(12) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem_i|altsyncram_component|auto_generated|q_a\(13) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem_i|altsyncram_component|auto_generated|q_a\(14) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem_i|altsyncram_component|auto_generated|q_a\(25) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem_i|altsyncram_component|auto_generated|q_a\(26) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem_i|altsyncram_component|auto_generated|q_a\(27) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem_i|altsyncram_component|auto_generated|q_a\(28) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\mem_i|altsyncram_component|auto_generated|q_a\(29) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\mem_i|altsyncram_component|auto_generated|q_a\(31) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (PC(9) & PC(8) & PC(7) & PC(6) & PC(5) & PC(4) & PC(3) & PC(2));

\mem_i|altsyncram_component|auto_generated|q_a\(7) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\mem_i|altsyncram_component|auto_generated|q_a\(8) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\mem_i|altsyncram_component|auto_generated|q_a\(9) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\mem_i|altsyncram_component|auto_generated|q_a\(10) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\mem_i|altsyncram_component|auto_generated|q_a\(11) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\mem_i|altsyncram_component|auto_generated|q_a\(15) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\mem_i|altsyncram_component|auto_generated|q_a\(16) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\mem_i|altsyncram_component|auto_generated|q_a\(17) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\mem_i|altsyncram_component|auto_generated|q_a\(18) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);
\mem_i|altsyncram_component|auto_generated|q_a\(19) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(9);
\mem_i|altsyncram_component|auto_generated|q_a\(20) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(10);
\mem_i|altsyncram_component|auto_generated|q_a\(21) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(11);
\mem_i|altsyncram_component|auto_generated|q_a\(22) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(12);
\mem_i|altsyncram_component|auto_generated|q_a\(23) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(13);
\mem_i|altsyncram_component|auto_generated|q_a\(24) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(14);
\mem_i|altsyncram_component|auto_generated|q_a\(30) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(15);

\mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\breg|ro2\(25) & \breg|ro2\(24) & \breg|ro2\(23) & \breg|ro2\(22) & \breg|ro2\(21) & \breg|ro2\(20) & \breg|ro2\(19) & \breg|ro2\(18) & \breg|ro2\(16) & \breg|ro2\(15)
& \breg|ro2\(14) & \breg|ro2\(13) & \breg|ro2\(12) & \breg|ro2\(11) & \breg|ro2\(9) & \breg|ro2\(8) & \breg|ro2\(7) & \breg|ro2\(6));

\mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\ula|Selector22~9_combout\ & \ula|Selector23~10_combout\ & \ula|Selector24~11_combout\ & \ula|Selector25~9_combout\ & \ula|Selector26~8_combout\ & \ula|Selector27~9_combout\ & 
\ula|Selector28~11_combout\ & \ula|Selector29~8_combout\);

\mem_d|altsyncram_component|auto_generated|q_a\(6) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\mem_d|altsyncram_component|auto_generated|q_a\(7) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\mem_d|altsyncram_component|auto_generated|q_a\(8) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\mem_d|altsyncram_component|auto_generated|q_a\(9) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);
\mem_d|altsyncram_component|auto_generated|q_a\(11) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(4);
\mem_d|altsyncram_component|auto_generated|q_a\(12) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(5);
\mem_d|altsyncram_component|auto_generated|q_a\(13) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(6);
\mem_d|altsyncram_component|auto_generated|q_a\(14) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(7);
\mem_d|altsyncram_component|auto_generated|q_a\(15) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(8);
\mem_d|altsyncram_component|auto_generated|q_a\(16) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(9);
\mem_d|altsyncram_component|auto_generated|q_a\(18) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(10);
\mem_d|altsyncram_component|auto_generated|q_a\(19) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(11);
\mem_d|altsyncram_component|auto_generated|q_a\(20) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(12);
\mem_d|altsyncram_component|auto_generated|q_a\(21) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(13);
\mem_d|altsyncram_component|auto_generated|q_a\(22) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(14);
\mem_d|altsyncram_component|auto_generated|q_a\(23) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(15);
\mem_d|altsyncram_component|auto_generated|q_a\(24) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(16);
\mem_d|altsyncram_component|auto_generated|q_a\(25) <= \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(17);

\mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\breg|ro2\(31) & \breg|ro2\(30) & \breg|ro2\(29) & \breg|ro2\(28) & \breg|ro2\(27) & \breg|ro2\(26) & \breg|ro2\(17) & \breg|ro2\(10) & \breg|ro2\(5) & \breg|ro2\(4)
& \breg|ro2\(3) & \breg|ro2\(2) & \breg|ro2\(1) & \breg|ro2\(0));

\mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ula|Selector22~9_combout\ & \ula|Selector23~10_combout\ & \ula|Selector24~11_combout\ & \ula|Selector25~9_combout\ & \ula|Selector26~8_combout\ & \ula|Selector27~9_combout\ & 
\ula|Selector28~11_combout\ & \ula|Selector29~8_combout\);

\mem_d|altsyncram_component|auto_generated|q_a\(0) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem_d|altsyncram_component|auto_generated|q_a\(1) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem_d|altsyncram_component|auto_generated|q_a\(2) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem_d|altsyncram_component|auto_generated|q_a\(3) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem_d|altsyncram_component|auto_generated|q_a\(4) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem_d|altsyncram_component|auto_generated|q_a\(5) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem_d|altsyncram_component|auto_generated|q_a\(10) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem_d|altsyncram_component|auto_generated|q_a\(17) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem_d|altsyncram_component|auto_generated|q_a\(26) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem_d|altsyncram_component|auto_generated|q_a\(27) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem_d|altsyncram_component|auto_generated|q_a\(28) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem_d|altsyncram_component|auto_generated|q_a\(29) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem_d|altsyncram_component|auto_generated|q_a\(30) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem_d|altsyncram_component|auto_generated|q_a\(31) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);

\ula_cnt|Mux15~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \ula_cnt|Mux15~1_combout\);

-- Location: LCCOMB_X48_Y36_N2
\pcBranch[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[1]~0_combout\ = (\gerador_imm|Selector30~1_combout\ & (PC(1) $ (VCC))) # (!\gerador_imm|Selector30~1_combout\ & (PC(1) & VCC))
-- \pcBranch[1]~1\ = CARRY((\gerador_imm|Selector30~1_combout\ & PC(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector30~1_combout\,
	datab => PC(1),
	datad => VCC,
	combout => \pcBranch[1]~0_combout\,
	cout => \pcBranch[1]~1\);

-- Location: LCCOMB_X48_Y39_N2
\ula|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~2_combout\ = (\breg|ro1\(1) & ((\ulaB[1]~18_combout\ & (\ula|Add0~1\ & VCC)) # (!\ulaB[1]~18_combout\ & (!\ula|Add0~1\)))) # (!\breg|ro1\(1) & ((\ulaB[1]~18_combout\ & (!\ula|Add0~1\)) # (!\ulaB[1]~18_combout\ & ((\ula|Add0~1\) # (GND)))))
-- \ula|Add0~3\ = CARRY((\breg|ro1\(1) & (!\ulaB[1]~18_combout\ & !\ula|Add0~1\)) # (!\breg|ro1\(1) & ((!\ula|Add0~1\) # (!\ulaB[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \ulaB[1]~18_combout\,
	datad => VCC,
	cin => \ula|Add0~1\,
	combout => \ula|Add0~2_combout\,
	cout => \ula|Add0~3\);

-- Location: LCCOMB_X48_Y39_N4
\ula|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~4_combout\ = ((\ulaB[2]~19_combout\ $ (\breg|ro1\(2) $ (!\ula|Add0~3\)))) # (GND)
-- \ula|Add0~5\ = CARRY((\ulaB[2]~19_combout\ & ((\breg|ro1\(2)) # (!\ula|Add0~3\))) # (!\ulaB[2]~19_combout\ & (\breg|ro1\(2) & !\ula|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \breg|ro1\(2),
	datad => VCC,
	cin => \ula|Add0~3\,
	combout => \ula|Add0~4_combout\,
	cout => \ula|Add0~5\);

-- Location: LCCOMB_X48_Y39_N8
\ula|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~8_combout\ = ((\breg|ro1\(4) $ (\ulaB[4]~22_combout\ $ (!\ula|Add0~7\)))) # (GND)
-- \ula|Add0~9\ = CARRY((\breg|ro1\(4) & ((\ulaB[4]~22_combout\) # (!\ula|Add0~7\))) # (!\breg|ro1\(4) & (\ulaB[4]~22_combout\ & !\ula|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(4),
	datab => \ulaB[4]~22_combout\,
	datad => VCC,
	cin => \ula|Add0~7\,
	combout => \ula|Add0~8_combout\,
	cout => \ula|Add0~9\);

-- Location: LCCOMB_X53_Y39_N8
\pcJalr[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[4]~6_combout\ = (PC(4) & ((\ula|Selector27~9_combout\ & (\pcJalr[3]~5\ & VCC)) # (!\ula|Selector27~9_combout\ & (!\pcJalr[3]~5\)))) # (!PC(4) & ((\ula|Selector27~9_combout\ & (!\pcJalr[3]~5\)) # (!\ula|Selector27~9_combout\ & ((\pcJalr[3]~5\) # 
-- (GND)))))
-- \pcJalr[4]~7\ = CARRY((PC(4) & (!\ula|Selector27~9_combout\ & !\pcJalr[3]~5\)) # (!PC(4) & ((!\pcJalr[3]~5\) # (!\ula|Selector27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(4),
	datab => \ula|Selector27~9_combout\,
	datad => VCC,
	cin => \pcJalr[3]~5\,
	combout => \pcJalr[4]~6_combout\,
	cout => \pcJalr[4]~7\);

-- Location: LCCOMB_X48_Y36_N10
\pcBranch[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[5]~8_combout\ = ((\gerador_imm|Selector26~3_combout\ $ (PC(5) $ (!\pcBranch[4]~7\)))) # (GND)
-- \pcBranch[5]~9\ = CARRY((\gerador_imm|Selector26~3_combout\ & ((PC(5)) # (!\pcBranch[4]~7\))) # (!\gerador_imm|Selector26~3_combout\ & (PC(5) & !\pcBranch[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector26~3_combout\,
	datab => PC(5),
	datad => VCC,
	cin => \pcBranch[4]~7\,
	combout => \pcBranch[5]~8_combout\,
	cout => \pcBranch[5]~9\);

-- Location: LCCOMB_X48_Y36_N12
\pcBranch[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[6]~10_combout\ = (PC(6) & ((\gerador_imm|Selector25~2_combout\ & (\pcBranch[5]~9\ & VCC)) # (!\gerador_imm|Selector25~2_combout\ & (!\pcBranch[5]~9\)))) # (!PC(6) & ((\gerador_imm|Selector25~2_combout\ & (!\pcBranch[5]~9\)) # 
-- (!\gerador_imm|Selector25~2_combout\ & ((\pcBranch[5]~9\) # (GND)))))
-- \pcBranch[6]~11\ = CARRY((PC(6) & (!\gerador_imm|Selector25~2_combout\ & !\pcBranch[5]~9\)) # (!PC(6) & ((!\pcBranch[5]~9\) # (!\gerador_imm|Selector25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(6),
	datab => \gerador_imm|Selector25~2_combout\,
	datad => VCC,
	cin => \pcBranch[5]~9\,
	combout => \pcBranch[6]~10_combout\,
	cout => \pcBranch[6]~11\);

-- Location: LCCOMB_X48_Y42_N12
\ula|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~12_combout\ = ((\breg|ro1\(6) $ (\ulaB[6]~12_combout\ $ (\ula|Add1~11\)))) # (GND)
-- \ula|Add1~13\ = CARRY((\breg|ro1\(6) & ((!\ula|Add1~11\) # (!\ulaB[6]~12_combout\))) # (!\breg|ro1\(6) & (!\ulaB[6]~12_combout\ & !\ula|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datab => \ulaB[6]~12_combout\,
	datad => VCC,
	cin => \ula|Add1~11\,
	combout => \ula|Add1~12_combout\,
	cout => \ula|Add1~13\);

-- Location: LCCOMB_X48_Y39_N12
\ula|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~12_combout\ = ((\ulaB[6]~12_combout\ $ (\breg|ro1\(6) $ (!\ula|Add0~11\)))) # (GND)
-- \ula|Add0~13\ = CARRY((\ulaB[6]~12_combout\ & ((\breg|ro1\(6)) # (!\ula|Add0~11\))) # (!\ulaB[6]~12_combout\ & (\breg|ro1\(6) & !\ula|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[6]~12_combout\,
	datab => \breg|ro1\(6),
	datad => VCC,
	cin => \ula|Add0~11\,
	combout => \ula|Add0~12_combout\,
	cout => \ula|Add0~13\);

-- Location: LCCOMB_X48_Y36_N14
\pcBranch[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[7]~12_combout\ = ((\gerador_imm|Selector24~2_combout\ $ (PC(7) $ (!\pcBranch[6]~11\)))) # (GND)
-- \pcBranch[7]~13\ = CARRY((\gerador_imm|Selector24~2_combout\ & ((PC(7)) # (!\pcBranch[6]~11\))) # (!\gerador_imm|Selector24~2_combout\ & (PC(7) & !\pcBranch[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector24~2_combout\,
	datab => PC(7),
	datad => VCC,
	cin => \pcBranch[6]~11\,
	combout => \pcBranch[7]~12_combout\,
	cout => \pcBranch[7]~13\);

-- Location: LCCOMB_X48_Y36_N16
\pcBranch[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[8]~14_combout\ = (\gerador_imm|Selector23~2_combout\ & ((PC(8) & (\pcBranch[7]~13\ & VCC)) # (!PC(8) & (!\pcBranch[7]~13\)))) # (!\gerador_imm|Selector23~2_combout\ & ((PC(8) & (!\pcBranch[7]~13\)) # (!PC(8) & ((\pcBranch[7]~13\) # (GND)))))
-- \pcBranch[8]~15\ = CARRY((\gerador_imm|Selector23~2_combout\ & (!PC(8) & !\pcBranch[7]~13\)) # (!\gerador_imm|Selector23~2_combout\ & ((!\pcBranch[7]~13\) # (!PC(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector23~2_combout\,
	datab => PC(8),
	datad => VCC,
	cin => \pcBranch[7]~13\,
	combout => \pcBranch[8]~14_combout\,
	cout => \pcBranch[8]~15\);

-- Location: LCCOMB_X48_Y36_N18
\pcBranch[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[9]~16_combout\ = ((\gerador_imm|Selector22~2_combout\ $ (PC(9) $ (!\pcBranch[8]~15\)))) # (GND)
-- \pcBranch[9]~17\ = CARRY((\gerador_imm|Selector22~2_combout\ & ((PC(9)) # (!\pcBranch[8]~15\))) # (!\gerador_imm|Selector22~2_combout\ & (PC(9) & !\pcBranch[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector22~2_combout\,
	datab => PC(9),
	datad => VCC,
	cin => \pcBranch[8]~15\,
	combout => \pcBranch[9]~16_combout\,
	cout => \pcBranch[9]~17\);

-- Location: LCCOMB_X53_Y39_N20
\pcJalr[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[10]~18_combout\ = (PC(10) & ((\ula|Selector21~11_combout\ & (\pcJalr[9]~17\ & VCC)) # (!\ula|Selector21~11_combout\ & (!\pcJalr[9]~17\)))) # (!PC(10) & ((\ula|Selector21~11_combout\ & (!\pcJalr[9]~17\)) # (!\ula|Selector21~11_combout\ & 
-- ((\pcJalr[9]~17\) # (GND)))))
-- \pcJalr[10]~19\ = CARRY((PC(10) & (!\ula|Selector21~11_combout\ & !\pcJalr[9]~17\)) # (!PC(10) & ((!\pcJalr[9]~17\) # (!\ula|Selector21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(10),
	datab => \ula|Selector21~11_combout\,
	datad => VCC,
	cin => \pcJalr[9]~17\,
	combout => \pcJalr[10]~18_combout\,
	cout => \pcJalr[10]~19\);

-- Location: LCCOMB_X48_Y36_N24
\pcBranch[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[12]~22_combout\ = (\gerador_imm|Selector19~2_combout\ & ((PC(12) & (\pcBranch[11]~21\ & VCC)) # (!PC(12) & (!\pcBranch[11]~21\)))) # (!\gerador_imm|Selector19~2_combout\ & ((PC(12) & (!\pcBranch[11]~21\)) # (!PC(12) & ((\pcBranch[11]~21\) # 
-- (GND)))))
-- \pcBranch[12]~23\ = CARRY((\gerador_imm|Selector19~2_combout\ & (!PC(12) & !\pcBranch[11]~21\)) # (!\gerador_imm|Selector19~2_combout\ & ((!\pcBranch[11]~21\) # (!PC(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector19~2_combout\,
	datab => PC(12),
	datad => VCC,
	cin => \pcBranch[11]~21\,
	combout => \pcBranch[12]~22_combout\,
	cout => \pcBranch[12]~23\);

-- Location: LCCOMB_X48_Y39_N24
\ula|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~24_combout\ = ((\breg|ro1\(12) $ (\ulaB[12]~6_combout\ $ (!\ula|Add0~23\)))) # (GND)
-- \ula|Add0~25\ = CARRY((\breg|ro1\(12) & ((\ulaB[12]~6_combout\) # (!\ula|Add0~23\))) # (!\breg|ro1\(12) & (\ulaB[12]~6_combout\ & !\ula|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(12),
	datab => \ulaB[12]~6_combout\,
	datad => VCC,
	cin => \ula|Add0~23\,
	combout => \ula|Add0~24_combout\,
	cout => \ula|Add0~25\);

-- Location: LCCOMB_X48_Y36_N26
\pcBranch[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[13]~24_combout\ = ((PC(13) $ (\gerador_imm|Selector18~3_combout\ $ (!\pcBranch[12]~23\)))) # (GND)
-- \pcBranch[13]~25\ = CARRY((PC(13) & ((\gerador_imm|Selector18~3_combout\) # (!\pcBranch[12]~23\))) # (!PC(13) & (\gerador_imm|Selector18~3_combout\ & !\pcBranch[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(13),
	datab => \gerador_imm|Selector18~3_combout\,
	datad => VCC,
	cin => \pcBranch[12]~23\,
	combout => \pcBranch[13]~24_combout\,
	cout => \pcBranch[13]~25\);

-- Location: LCCOMB_X48_Y42_N26
\ula|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~26_combout\ = (\breg|ro1\(13) & ((\ulaB[13]~5_combout\ & (!\ula|Add1~25\)) # (!\ulaB[13]~5_combout\ & (\ula|Add1~25\ & VCC)))) # (!\breg|ro1\(13) & ((\ulaB[13]~5_combout\ & ((\ula|Add1~25\) # (GND))) # (!\ulaB[13]~5_combout\ & 
-- (!\ula|Add1~25\))))
-- \ula|Add1~27\ = CARRY((\breg|ro1\(13) & (\ulaB[13]~5_combout\ & !\ula|Add1~25\)) # (!\breg|ro1\(13) & ((\ulaB[13]~5_combout\) # (!\ula|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \ulaB[13]~5_combout\,
	datad => VCC,
	cin => \ula|Add1~25\,
	combout => \ula|Add1~26_combout\,
	cout => \ula|Add1~27\);

-- Location: LCCOMB_X53_Y39_N30
\pcJalr[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[15]~28_combout\ = ((PC(15) $ (\ula|Selector16~10_combout\ $ (!\pcJalr[14]~27\)))) # (GND)
-- \pcJalr[15]~29\ = CARRY((PC(15) & ((\ula|Selector16~10_combout\) # (!\pcJalr[14]~27\))) # (!PC(15) & (\ula|Selector16~10_combout\ & !\pcJalr[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(15),
	datab => \ula|Selector16~10_combout\,
	datad => VCC,
	cin => \pcJalr[14]~27\,
	combout => \pcJalr[15]~28_combout\,
	cout => \pcJalr[15]~29\);

-- Location: LCCOMB_X48_Y38_N0
\ula|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~32_combout\ = ((\breg|ro1\(16) $ (\ulaB[16]~2_combout\ $ (!\ula|Add0~31\)))) # (GND)
-- \ula|Add0~33\ = CARRY((\breg|ro1\(16) & ((\ulaB[16]~2_combout\) # (!\ula|Add0~31\))) # (!\breg|ro1\(16) & (\ulaB[16]~2_combout\ & !\ula|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(16),
	datab => \ulaB[16]~2_combout\,
	datad => VCC,
	cin => \ula|Add0~31\,
	combout => \ula|Add0~32_combout\,
	cout => \ula|Add0~33\);

-- Location: LCCOMB_X53_Y38_N0
\pcJalr[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[16]~30_combout\ = (PC(16) & ((\ula|Selector15~7_combout\ & (\pcJalr[15]~29\ & VCC)) # (!\ula|Selector15~7_combout\ & (!\pcJalr[15]~29\)))) # (!PC(16) & ((\ula|Selector15~7_combout\ & (!\pcJalr[15]~29\)) # (!\ula|Selector15~7_combout\ & 
-- ((\pcJalr[15]~29\) # (GND)))))
-- \pcJalr[16]~31\ = CARRY((PC(16) & (!\ula|Selector15~7_combout\ & !\pcJalr[15]~29\)) # (!PC(16) & ((!\pcJalr[15]~29\) # (!\ula|Selector15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(16),
	datab => \ula|Selector15~7_combout\,
	datad => VCC,
	cin => \pcJalr[15]~29\,
	combout => \pcJalr[16]~30_combout\,
	cout => \pcJalr[16]~31\);

-- Location: LCCOMB_X48_Y35_N2
\pcBranch[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[17]~32_combout\ = ((\gerador_imm|Selector14~3_combout\ $ (PC(17) $ (!\pcBranch[16]~31\)))) # (GND)
-- \pcBranch[17]~33\ = CARRY((\gerador_imm|Selector14~3_combout\ & ((PC(17)) # (!\pcBranch[16]~31\))) # (!\gerador_imm|Selector14~3_combout\ & (PC(17) & !\pcBranch[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector14~3_combout\,
	datab => PC(17),
	datad => VCC,
	cin => \pcBranch[16]~31\,
	combout => \pcBranch[17]~32_combout\,
	cout => \pcBranch[17]~33\);

-- Location: LCCOMB_X48_Y35_N4
\pcBranch[18]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[18]~34_combout\ = (\gerador_imm|Selector13~3_combout\ & ((PC(18) & (\pcBranch[17]~33\ & VCC)) # (!PC(18) & (!\pcBranch[17]~33\)))) # (!\gerador_imm|Selector13~3_combout\ & ((PC(18) & (!\pcBranch[17]~33\)) # (!PC(18) & ((\pcBranch[17]~33\) # 
-- (GND)))))
-- \pcBranch[18]~35\ = CARRY((\gerador_imm|Selector13~3_combout\ & (!PC(18) & !\pcBranch[17]~33\)) # (!\gerador_imm|Selector13~3_combout\ & ((!\pcBranch[17]~33\) # (!PC(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector13~3_combout\,
	datab => PC(18),
	datad => VCC,
	cin => \pcBranch[17]~33\,
	combout => \pcBranch[18]~34_combout\,
	cout => \pcBranch[18]~35\);

-- Location: LCCOMB_X48_Y35_N6
\pcBranch[19]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[19]~36_combout\ = ((\gerador_imm|Selector12~3_combout\ $ (PC(19) $ (!\pcBranch[18]~35\)))) # (GND)
-- \pcBranch[19]~37\ = CARRY((\gerador_imm|Selector12~3_combout\ & ((PC(19)) # (!\pcBranch[18]~35\))) # (!\gerador_imm|Selector12~3_combout\ & (PC(19) & !\pcBranch[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector12~3_combout\,
	datab => PC(19),
	datad => VCC,
	cin => \pcBranch[18]~35\,
	combout => \pcBranch[19]~36_combout\,
	cout => \pcBranch[19]~37\);

-- Location: LCCOMB_X48_Y35_N12
\pcBranch[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[22]~42_combout\ = (PC(22) & ((\gerador_imm|Selector9~2_combout\ & (\pcBranch[21]~41\ & VCC)) # (!\gerador_imm|Selector9~2_combout\ & (!\pcBranch[21]~41\)))) # (!PC(22) & ((\gerador_imm|Selector9~2_combout\ & (!\pcBranch[21]~41\)) # 
-- (!\gerador_imm|Selector9~2_combout\ & ((\pcBranch[21]~41\) # (GND)))))
-- \pcBranch[22]~43\ = CARRY((PC(22) & (!\gerador_imm|Selector9~2_combout\ & !\pcBranch[21]~41\)) # (!PC(22) & ((!\pcBranch[21]~41\) # (!\gerador_imm|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(22),
	datab => \gerador_imm|Selector9~2_combout\,
	datad => VCC,
	cin => \pcBranch[21]~41\,
	combout => \pcBranch[22]~42_combout\,
	cout => \pcBranch[22]~43\);

-- Location: LCCOMB_X48_Y35_N14
\pcBranch[23]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[23]~44_combout\ = ((\gerador_imm|Selector8~2_combout\ $ (PC(23) $ (!\pcBranch[22]~43\)))) # (GND)
-- \pcBranch[23]~45\ = CARRY((\gerador_imm|Selector8~2_combout\ & ((PC(23)) # (!\pcBranch[22]~43\))) # (!\gerador_imm|Selector8~2_combout\ & (PC(23) & !\pcBranch[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector8~2_combout\,
	datab => PC(23),
	datad => VCC,
	cin => \pcBranch[22]~43\,
	combout => \pcBranch[23]~44_combout\,
	cout => \pcBranch[23]~45\);

-- Location: LCCOMB_X48_Y38_N14
\ula|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~46_combout\ = (\ulaB[23]~37_combout\ & ((\breg|ro1\(23) & (\ula|Add0~45\ & VCC)) # (!\breg|ro1\(23) & (!\ula|Add0~45\)))) # (!\ulaB[23]~37_combout\ & ((\breg|ro1\(23) & (!\ula|Add0~45\)) # (!\breg|ro1\(23) & ((\ula|Add0~45\) # (GND)))))
-- \ula|Add0~47\ = CARRY((\ulaB[23]~37_combout\ & (!\breg|ro1\(23) & !\ula|Add0~45\)) # (!\ulaB[23]~37_combout\ & ((!\ula|Add0~45\) # (!\breg|ro1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~37_combout\,
	datab => \breg|ro1\(23),
	datad => VCC,
	cin => \ula|Add0~45\,
	combout => \ula|Add0~46_combout\,
	cout => \ula|Add0~47\);

-- Location: LCCOMB_X48_Y35_N22
\pcBranch[27]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[27]~52_combout\ = ((PC(27) $ (\gerador_imm|Selector4~0_combout\ $ (!\pcBranch[26]~51\)))) # (GND)
-- \pcBranch[27]~53\ = CARRY((PC(27) & ((\gerador_imm|Selector4~0_combout\) # (!\pcBranch[26]~51\))) # (!PC(27) & (\gerador_imm|Selector4~0_combout\ & !\pcBranch[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(27),
	datab => \gerador_imm|Selector4~0_combout\,
	datad => VCC,
	cin => \pcBranch[26]~51\,
	combout => \pcBranch[27]~52_combout\,
	cout => \pcBranch[27]~53\);

-- Location: LCCOMB_X48_Y35_N24
\pcBranch[28]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[28]~54_combout\ = (PC(28) & ((\gerador_imm|Selector3~0_combout\ & (\pcBranch[27]~53\ & VCC)) # (!\gerador_imm|Selector3~0_combout\ & (!\pcBranch[27]~53\)))) # (!PC(28) & ((\gerador_imm|Selector3~0_combout\ & (!\pcBranch[27]~53\)) # 
-- (!\gerador_imm|Selector3~0_combout\ & ((\pcBranch[27]~53\) # (GND)))))
-- \pcBranch[28]~55\ = CARRY((PC(28) & (!\gerador_imm|Selector3~0_combout\ & !\pcBranch[27]~53\)) # (!PC(28) & ((!\pcBranch[27]~53\) # (!\gerador_imm|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(28),
	datab => \gerador_imm|Selector3~0_combout\,
	datad => VCC,
	cin => \pcBranch[27]~53\,
	combout => \pcBranch[28]~54_combout\,
	cout => \pcBranch[28]~55\);

-- Location: LCCOMB_X48_Y38_N24
\ula|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~56_combout\ = ((\breg|ro1\(28) $ (\ulaB[28]~25_combout\ $ (!\ula|Add0~55\)))) # (GND)
-- \ula|Add0~57\ = CARRY((\breg|ro1\(28) & ((\ulaB[28]~25_combout\) # (!\ula|Add0~55\))) # (!\breg|ro1\(28) & (\ulaB[28]~25_combout\ & !\ula|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(28),
	datab => \ulaB[28]~25_combout\,
	datad => VCC,
	cin => \ula|Add0~55\,
	combout => \ula|Add0~56_combout\,
	cout => \ula|Add0~57\);

-- Location: M4K_X55_Y39
\mem_d|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012285",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_DATA.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \gerador_imm|Mux3~3_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_d|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M4K_X55_Y37
\mem_d|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E7",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_DATA.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \gerador_imm|Mux3~3_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y39_N6
\ula|ShiftRight1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~2_combout\ = (!\ulaB[25]~41_combout\ & (!\ulaB[22]~35_combout\ & (!\ulaB[23]~37_combout\ & !\ulaB[24]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \ulaB[22]~35_combout\,
	datac => \ulaB[23]~37_combout\,
	datad => \ulaB[24]~39_combout\,
	combout => \ula|ShiftRight1~2_combout\);

-- Location: LCCOMB_X49_Y37_N16
\ula|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~13_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(10))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(10)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(10),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~13_combout\);

-- Location: LCCOMB_X52_Y35_N8
\ula|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~25_combout\ = (\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & (!\ulaB[4]~22_combout\ & \ula|ShiftRight1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ula|ShiftRight1~24_combout\,
	combout => \ula|ShiftRight1~25_combout\);

-- Location: LCCOMB_X50_Y35_N8
\ula|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~27_combout\ = (!\ulaB[1]~18_combout\ & ((\ulaB[0]~21_combout\ & ((\breg|ro1\(2)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \breg|ro1\(2),
	datac => \ulaB[1]~18_combout\,
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight1~27_combout\);

-- Location: LCCOMB_X52_Y35_N10
\ula|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~28_combout\ = (\ula|ShiftRight1~27_combout\) # ((\ulaB[1]~18_combout\ & \ula|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight1~27_combout\,
	combout => \ula|ShiftRight1~28_combout\);

-- Location: LCCOMB_X52_Y35_N24
\ula|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~1_combout\ = (\ula|ShiftRight1~25_combout\) # ((\ula|ShiftRight1~28_combout\ & (!\ulaB[4]~22_combout\ & \ula|ShiftRight1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~28_combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftRight1~25_combout\,
	datad => \ula|ShiftRight1~26_combout\,
	combout => \ula|Selector30~1_combout\);

-- Location: LCCOMB_X51_Y35_N30
\ula|Selector30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~3_combout\ = (!\ulaB[4]~22_combout\ & (!\ula|ShiftLeft0~13_combout\ & (\ula|Selector0~0_combout\ & \ula|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftLeft0~13_combout\,
	datac => \ula|Selector0~0_combout\,
	datad => \ula|ShiftLeft0~12_combout\,
	combout => \ula|Selector30~3_combout\);

-- Location: LCCOMB_X52_Y36_N22
\ula|Selector30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~7_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[1]~18_combout\ $ (\breg|ro1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(1),
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector30~7_combout\);

-- Location: LCCOMB_X59_Y43_N4
\contr|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux0~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \contr|Mux0~0_combout\);

-- Location: LCCOMB_X57_Y40_N8
\ula|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~0_combout\ = (\ulaB[1]~18_combout\ & (\breg|ro1\(1) & (\breg|ro1\(2) $ (!\ulaB[2]~19_combout\)))) # (!\ulaB[1]~18_combout\ & (!\breg|ro1\(1) & (\breg|ro1\(2) $ (!\ulaB[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(1),
	datac => \breg|ro1\(2),
	datad => \ulaB[2]~19_combout\,
	combout => \ula|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y42_N16
\ula|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~1_combout\ = (\breg|ro1\(4) & (\ulaB[4]~22_combout\ & (\breg|ro1\(3) $ (!\ulaB[3]~20_combout\)))) # (!\breg|ro1\(4) & (!\ulaB[4]~22_combout\ & (\breg|ro1\(3) $ (!\ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(4),
	datab => \breg|ro1\(3),
	datac => \ulaB[3]~20_combout\,
	datad => \ulaB[4]~22_combout\,
	combout => \ula|Equal1~1_combout\);

-- Location: LCCOMB_X47_Y41_N12
\ula|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~2_combout\ = (\breg|ro1\(5) & (\ulaB[5]~13_combout\ & (\ulaB[6]~12_combout\ $ (!\breg|ro1\(6))))) # (!\breg|ro1\(5) & (!\ulaB[5]~13_combout\ & (\ulaB[6]~12_combout\ $ (!\breg|ro1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datab => \ulaB[6]~12_combout\,
	datac => \ulaB[5]~13_combout\,
	datad => \breg|ro1\(6),
	combout => \ula|Equal1~2_combout\);

-- Location: LCCOMB_X47_Y41_N26
\ula|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~3_combout\ = (\breg|ro1\(7) & (\ulaB[7]~11_combout\ & (\breg|ro1\(8) $ (!\ulaB[8]~10_combout\)))) # (!\breg|ro1\(7) & (!\ulaB[7]~11_combout\ & (\breg|ro1\(8) $ (!\ulaB[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \breg|ro1\(8),
	datac => \ulaB[8]~10_combout\,
	datad => \ulaB[7]~11_combout\,
	combout => \ula|Equal1~3_combout\);

-- Location: LCCOMB_X56_Y41_N20
\ula|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~4_combout\ = (\ula|Equal1~1_combout\ & (\ula|Equal1~0_combout\ & (\ula|Equal1~3_combout\ & \ula|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~1_combout\,
	datab => \ula|Equal1~0_combout\,
	datac => \ula|Equal1~3_combout\,
	datad => \ula|Equal1~2_combout\,
	combout => \ula|Equal1~4_combout\);

-- Location: LCCOMB_X56_Y41_N2
\ula|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~5_combout\ = (\ulaB[10]~14_combout\ & (\breg|ro1\(10) & (\breg|ro1\(9) $ (!\ulaB[9]~9_combout\)))) # (!\ulaB[10]~14_combout\ & (!\breg|ro1\(10) & (\breg|ro1\(9) $ (!\ulaB[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~14_combout\,
	datab => \breg|ro1\(9),
	datac => \breg|ro1\(10),
	datad => \ulaB[9]~9_combout\,
	combout => \ula|Equal1~5_combout\);

-- Location: LCCOMB_X53_Y40_N0
\ula|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~6_combout\ = (\breg|ro1\(11) & (\ulaB[11]~8_combout\ & (\breg|ro1\(12) $ (!\ulaB[12]~6_combout\)))) # (!\breg|ro1\(11) & (!\ulaB[11]~8_combout\ & (\breg|ro1\(12) $ (!\ulaB[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \breg|ro1\(12),
	datac => \ulaB[12]~6_combout\,
	datad => \ulaB[11]~8_combout\,
	combout => \ula|Equal1~6_combout\);

-- Location: LCCOMB_X56_Y41_N24
\ula|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~7_combout\ = (\breg|ro1\(13) & (\ulaB[13]~5_combout\ & (\breg|ro1\(14) $ (!\ulaB[14]~4_combout\)))) # (!\breg|ro1\(13) & (!\ulaB[13]~5_combout\ & (\breg|ro1\(14) $ (!\ulaB[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \breg|ro1\(14),
	datac => \ulaB[14]~4_combout\,
	datad => \ulaB[13]~5_combout\,
	combout => \ula|Equal1~7_combout\);

-- Location: LCCOMB_X48_Y40_N0
\ula|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~8_combout\ = (\ulaB[15]~3_combout\ & (\breg|ro1\(15) & (\breg|ro1\(16) $ (!\ulaB[16]~2_combout\)))) # (!\ulaB[15]~3_combout\ & (!\breg|ro1\(15) & (\breg|ro1\(16) $ (!\ulaB[16]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \breg|ro1\(15),
	datac => \breg|ro1\(16),
	datad => \ulaB[16]~2_combout\,
	combout => \ula|Equal1~8_combout\);

-- Location: LCCOMB_X56_Y41_N26
\ula|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~9_combout\ = (\ula|Equal1~8_combout\ & (\ula|Equal1~5_combout\ & (\ula|Equal1~7_combout\ & \ula|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~8_combout\,
	datab => \ula|Equal1~5_combout\,
	datac => \ula|Equal1~7_combout\,
	datad => \ula|Equal1~6_combout\,
	combout => \ula|Equal1~9_combout\);

-- Location: LCCOMB_X56_Y41_N28
\ula|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~10_combout\ = (\breg|ro1\(17) & (\ulaB[17]~15_combout\ & (\breg|ro1\(18) $ (!\ulaB[18]~1_combout\)))) # (!\breg|ro1\(17) & (!\ulaB[17]~15_combout\ & (\breg|ro1\(18) $ (!\ulaB[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(17),
	datab => \ulaB[17]~15_combout\,
	datac => \breg|ro1\(18),
	datad => \ulaB[18]~1_combout\,
	combout => \ula|Equal1~10_combout\);

-- Location: LCCOMB_X50_Y40_N0
\ula|Equal1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~11_combout\ = (\breg|ro1\(19) & (\ulaB[19]~0_combout\ & (\ulaB[20]~31_combout\ $ (!\breg|ro1\(20))))) # (!\breg|ro1\(19) & (!\ulaB[19]~0_combout\ & (\ulaB[20]~31_combout\ $ (!\breg|ro1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datac => \ulaB[20]~31_combout\,
	datad => \breg|ro1\(20),
	combout => \ula|Equal1~11_combout\);

-- Location: LCCOMB_X51_Y41_N24
\ula|Equal1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~12_combout\ = (\breg|ro1\(22) & (\ulaB[22]~35_combout\ & (\breg|ro1\(21) $ (!\ulaB[21]~33_combout\)))) # (!\breg|ro1\(22) & (!\ulaB[22]~35_combout\ & (\breg|ro1\(21) $ (!\ulaB[21]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(22),
	datab => \breg|ro1\(21),
	datac => \ulaB[22]~35_combout\,
	datad => \ulaB[21]~33_combout\,
	combout => \ula|Equal1~12_combout\);

-- Location: LCCOMB_X51_Y38_N4
\ula|Equal1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~13_combout\ = (\ulaB[23]~37_combout\ & (\breg|ro1\(23) & (\breg|ro1\(24) $ (!\ulaB[24]~39_combout\)))) # (!\ulaB[23]~37_combout\ & (!\breg|ro1\(23) & (\breg|ro1\(24) $ (!\ulaB[24]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~37_combout\,
	datab => \breg|ro1\(24),
	datac => \ulaB[24]~39_combout\,
	datad => \breg|ro1\(23),
	combout => \ula|Equal1~13_combout\);

-- Location: LCCOMB_X56_Y41_N6
\ula|Equal1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~14_combout\ = (\ula|Equal1~11_combout\ & (\ula|Equal1~12_combout\ & (\ula|Equal1~13_combout\ & \ula|Equal1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~11_combout\,
	datab => \ula|Equal1~12_combout\,
	datac => \ula|Equal1~13_combout\,
	datad => \ula|Equal1~10_combout\,
	combout => \ula|Equal1~14_combout\);

-- Location: LCCOMB_X50_Y41_N12
\ula|Equal1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~15_combout\ = (\ulaB[25]~41_combout\ & (\breg|ro1\(25) & (\breg|ro1\(26) $ (!\ulaB[26]~17_combout\)))) # (!\ulaB[25]~41_combout\ & (!\breg|ro1\(25) & (\breg|ro1\(26) $ (!\ulaB[26]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \breg|ro1\(25),
	datac => \breg|ro1\(26),
	datad => \ulaB[26]~17_combout\,
	combout => \ula|Equal1~15_combout\);

-- Location: LCCOMB_X52_Y37_N24
\ula|Equal1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~16_combout\ = (\breg|ro1\(28) & (\ulaB[28]~25_combout\ & (\breg|ro1\(27) $ (!\ulaB[27]~16_combout\)))) # (!\breg|ro1\(28) & (!\ulaB[28]~25_combout\ & (\breg|ro1\(27) $ (!\ulaB[27]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(28),
	datab => \breg|ro1\(27),
	datac => \ulaB[28]~25_combout\,
	datad => \ulaB[27]~16_combout\,
	combout => \ula|Equal1~16_combout\);

-- Location: LCCOMB_X52_Y42_N16
\ula|Equal1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~17_combout\ = (\breg|ro1\(29) & (\ulaB[29]~27_combout\ & (\breg|ro1\(30) $ (!\ulaB[30]~29_combout\)))) # (!\breg|ro1\(29) & (!\ulaB[29]~27_combout\ & (\breg|ro1\(30) $ (!\ulaB[30]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \breg|ro1\(30),
	datac => \ulaB[29]~27_combout\,
	datad => \ulaB[30]~29_combout\,
	combout => \ula|Equal1~17_combout\);

-- Location: LCCOMB_X50_Y40_N14
\gerador_imm|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux0~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) $ (((\mem_i|altsyncram_component|auto_generated|q_a\(2) & !\mem_i|altsyncram_component|auto_generated|q_a\(6)))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & ((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \gerador_imm|Mux0~0_combout\);

-- Location: LCCOMB_X50_Y40_N20
\gerador_imm|imm32[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32[31]~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\gerador_imm|Mux5~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(3)) # (!\gerador_imm|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \gerador_imm|Mux0~0_combout\,
	datad => \gerador_imm|Mux5~1_combout\,
	combout => \gerador_imm|imm32[31]~2_combout\);

-- Location: LCCOMB_X57_Y40_N10
\ula|Equal1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~18_combout\ = (\breg|ro1\(31) & (\ulaB[31]~23_combout\ & (\breg|ro1\(0) $ (!\ulaB[0]~21_combout\)))) # (!\breg|ro1\(31) & (!\ulaB[31]~23_combout\ & (\breg|ro1\(0) $ (!\ulaB[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \breg|ro1\(0),
	datac => \ulaB[31]~23_combout\,
	datad => \ulaB[0]~21_combout\,
	combout => \ula|Equal1~18_combout\);

-- Location: LCCOMB_X56_Y41_N0
\ula|Equal1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~19_combout\ = (\ula|Equal1~16_combout\ & (\ula|Equal1~18_combout\ & (\ula|Equal1~17_combout\ & \ula|Equal1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~16_combout\,
	datab => \ula|Equal1~18_combout\,
	datac => \ula|Equal1~17_combout\,
	datad => \ula|Equal1~15_combout\,
	combout => \ula|Equal1~19_combout\);

-- Location: LCCOMB_X56_Y41_N18
\ula|Equal1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~20_combout\ = (\ula|Equal1~14_combout\ & (\ula|Equal1~19_combout\ & (\ula|Equal1~4_combout\ & \ula|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~14_combout\,
	datab => \ula|Equal1~19_combout\,
	datac => \ula|Equal1~4_combout\,
	datad => \ula|Equal1~9_combout\,
	combout => \ula|Equal1~20_combout\);

-- Location: LCCOMB_X51_Y37_N26
\ula|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~1_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\contr|Mux7~1_combout\ & (\gerador_imm|Selector30~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|ro2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector30~1_combout\,
	datab => \contr|Mux7~1_combout\,
	datac => \breg|ro2\(0),
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector31~1_combout\);

-- Location: LCCOMB_X57_Y38_N6
\ula|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~2_combout\ = (\ula|Selector31~1_combout\) # ((\ula|Equal1~20_combout\ & ((\ula_cnt|opcode.SEQ_OP~combout\))) # (!\ula|Equal1~20_combout\ & (\ula_cnt|opcode.SNE_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SNE_OP~combout\,
	datab => \ula_cnt|opcode.SEQ_OP~combout\,
	datac => \ula|Selector31~1_combout\,
	datad => \ula|Equal1~20_combout\,
	combout => \ula|Selector31~2_combout\);

-- Location: LCCOMB_X57_Y37_N6
\ula|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~34_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(17))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(17)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(16),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(17),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X57_Y37_N12
\ula|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~35_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & (\ula|ShiftRight0~34_combout\)) # (!\gerador_imm|Selector30~1_combout\ & ((\breg|ro1\(16)))))) # (!\contr|Mux7~1_combout\ & (\ula|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~34_combout\,
	datab => \contr|Mux7~1_combout\,
	datac => \breg|ro1\(16),
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X57_Y40_N20
\ula|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~48_combout\ = (\ulaB[2]~19_combout\ & ((\ulaB[1]~18_combout\ & (\ula|ShiftRight0~41_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftRight0~41_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight0~42_combout\,
	combout => \ula|ShiftRight1~48_combout\);

-- Location: LCCOMB_X57_Y40_N12
\ula|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~43_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(3)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \breg|ro1\(3),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight0~43_combout\);

-- Location: LCCOMB_X54_Y37_N10
\ula|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~3_combout\ = (!\ulaB[3]~20_combout\ & (\ula|Selector16~0_combout\ & \ula|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|Selector16~0_combout\,
	datad => \ula|ShiftLeft0~22_combout\,
	combout => \ula|Selector27~3_combout\);

-- Location: LCCOMB_X53_Y37_N30
\ula|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~5_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(4) $ (\ulaB[4]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(4),
	datac => \ulaB[4]~22_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector27~5_combout\);

-- Location: LCCOMB_X51_Y42_N18
\gerador_imm|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector26~3_combout\ = (\gerador_imm|Selector26~4_combout\) # (\gerador_imm|Selector26~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Selector26~4_combout\,
	datad => \gerador_imm|Selector26~2_combout\,
	combout => \gerador_imm|Selector26~3_combout\);

-- Location: LCCOMB_X56_Y37_N6
\ula|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~2_combout\ = (!\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~25_combout\ & \ula|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~25_combout\,
	datad => \ula|Selector16~0_combout\,
	combout => \ula|Selector26~2_combout\);

-- Location: LCCOMB_X51_Y37_N2
\ula|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~4_combout\ = (\breg|ro1\(5) & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[5]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[5]~13_combout\,
	combout => \ula|Selector26~4_combout\);

-- Location: LCCOMB_X56_Y39_N16
\ula|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~12_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~12_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Add0~12_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~12_combout\,
	combout => \ula|Selector25~2_combout\);

-- Location: LCCOMB_X56_Y39_N0
\ula|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~4_combout\ = (\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\) # ((\ula|ShiftRight0~45_combout\)))) # (!\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~44_combout\,
	datad => \ula|ShiftRight0~45_combout\,
	combout => \ula|Selector25~4_combout\);

-- Location: LCCOMB_X56_Y39_N22
\ula|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~5_combout\ = (\ulaB[2]~19_combout\ & ((\ula|Selector25~4_combout\ & ((\ula|ShiftRight0~48_combout\))) # (!\ula|Selector25~4_combout\ & (\ula|ShiftRight0~46_combout\)))) # (!\ulaB[2]~19_combout\ & (((\ula|Selector25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftRight0~46_combout\,
	datac => \ula|ShiftRight0~48_combout\,
	datad => \ula|Selector25~4_combout\,
	combout => \ula|Selector25~5_combout\);

-- Location: LCCOMB_X56_Y39_N20
\ula|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~6_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (\ula|ShiftRight1~9_combout\ & (\ula|ShiftLeft0~28_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ula|ShiftRight1~9_combout\,
	datac => \ula|ShiftLeft0~28_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector25~6_combout\);

-- Location: LCCOMB_X56_Y39_N10
\ula|Selector25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~7_combout\ = (\ula|Selector4~3_combout\ & (\ula|Selector25~5_combout\ & ((\ula|Selector21~1_combout\)))) # (!\ula|Selector4~3_combout\ & ((\ula|Selector25~6_combout\) # ((\ula|Selector25~5_combout\ & \ula|Selector21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~3_combout\,
	datab => \ula|Selector25~5_combout\,
	datac => \ula|Selector25~6_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector25~7_combout\);

-- Location: LCCOMB_X54_Y36_N24
\ula|Selector24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[7]~11_combout\) # ((\breg|ro1\(7))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[7]~11_combout\ $ (\breg|ro1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~11_combout\,
	datab => \breg|ro1\(7),
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector24~6_combout\);

-- Location: LCCOMB_X54_Y36_N20
\ula|Selector24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~10_combout\ = (\ula|ShiftRight0~61_combout\ & ((\ula|Selector17~1_combout\) # ((\ula|Selector24~12_combout\ & \ula|Selector21~2_combout\)))) # (!\ula|ShiftRight0~61_combout\ & (\ula|Selector24~12_combout\ & ((\ula|Selector21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~61_combout\,
	datab => \ula|Selector24~12_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector24~10_combout\);

-- Location: LCCOMB_X56_Y37_N28
\ula|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~0_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~12_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~15_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~12_combout\,
	combout => \ula|Selector22~0_combout\);

-- Location: LCCOMB_X52_Y35_N0
\ula|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~1_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~20_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~20_combout\,
	datad => \ula|ShiftRight1~24_combout\,
	combout => \ula|Selector22~1_combout\);

-- Location: LCCOMB_X52_Y39_N16
\ula|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~2_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector22~0_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~1_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector22~0_combout\,
	datad => \ula|Selector22~1_combout\,
	combout => \ula|Selector22~2_combout\);

-- Location: LCCOMB_X48_Y40_N18
\gerador_imm|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector21~2_combout\ = (\gerador_imm|Selector21~0_combout\) # (\gerador_imm|Selector21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Selector21~0_combout\,
	datac => \gerador_imm|Selector21~1_combout\,
	combout => \gerador_imm|Selector21~2_combout\);

-- Location: LCCOMB_X53_Y41_N20
\ula|Selector21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~5_combout\ = (!\ulaB[3]~20_combout\ & (\ula|Selector17~1_combout\ & \ula|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector17~1_combout\,
	datad => \ula|ShiftRight0~50_combout\,
	combout => \ula|Selector21~5_combout\);

-- Location: LCCOMB_X56_Y41_N14
\ula|Selector21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~7_combout\ = (\breg|ro1\(10) & (\ulaB[10]~14_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(10),
	datac => \ulaB[10]~14_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector21~7_combout\);

-- Location: LCCOMB_X53_Y36_N30
\ula|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~0_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~51_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftRight0~52_combout\,
	datad => \ula|ShiftRight0~51_combout\,
	combout => \ula|Selector20~0_combout\);

-- Location: LCCOMB_X54_Y42_N16
\ula|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~1_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector20~0_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight1~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~1_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector20~0_combout\,
	datad => \ula|ShiftRight1~60_combout\,
	combout => \ula|Selector20~1_combout\);

-- Location: LCCOMB_X54_Y42_N24
\ula|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[11]~8_combout\) # ((\breg|ro1\(11))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[11]~8_combout\ $ (\breg|ro1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[11]~8_combout\,
	datab => \breg|ro1\(11),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector20~3_combout\);

-- Location: LCCOMB_X54_Y37_N20
\ula|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~1_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~33_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~37_combout\,
	datac => \ula|ShiftRight1~33_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|Selector19~1_combout\);

-- Location: LCCOMB_X54_Y35_N20
\ula|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~4_combout\ = (\ula|Selector21~2_combout\ & ((\ula|Selector3~3_combout\) # (\ula|Selector20~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector3~3_combout\,
	datac => \ula|Selector20~9_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector19~4_combout\);

-- Location: LCCOMB_X54_Y35_N24
\ula|Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~6_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(12) $ (\ulaB[12]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(12),
	datac => \ulaB[12]~6_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector19~6_combout\);

-- Location: LCCOMB_X54_Y41_N20
\ula|Selector18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~6_combout\ = (\ula|Selector21~2_combout\ & ((\ula|ShiftLeft0~13_combout\ & (\breg|ro1\(31))) # (!\ula|ShiftLeft0~13_combout\ & ((\ula|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~2_combout\,
	datab => \breg|ro1\(31),
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|ShiftRight0~17_combout\,
	combout => \ula|Selector18~6_combout\);

-- Location: LCCOMB_X54_Y41_N6
\ula|Selector18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~8_combout\ = (\ulaB[13]~5_combout\ & (\breg|ro1\(13) & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[13]~5_combout\,
	datac => \breg|ro1\(13),
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector18~8_combout\);

-- Location: LCCOMB_X53_Y41_N2
\ula|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~2_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight0~49_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~49_combout\,
	datad => \ula|ShiftRight0~47_combout\,
	combout => \ula|Selector17~2_combout\);

-- Location: LCCOMB_X57_Y37_N0
\ula|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~3_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight0~48_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~48_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight0~45_combout\,
	combout => \ula|Selector17~3_combout\);

-- Location: LCCOMB_X53_Y42_N10
\ula|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~4_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & ((\ula|Selector17~2_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|Selector17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector21~1_combout\,
	datac => \ula|Selector17~3_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector17~4_combout\);

-- Location: LCCOMB_X54_Y42_N22
\ula|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~5_combout\ = (\ulaB[3]~20_combout\ & (\breg|ro1\(31))) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~14_combout\ & (\breg|ro1\(31))) # (!\ula|ShiftLeft0~14_combout\ & ((\breg|ro1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \breg|ro1\(30),
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftLeft0~14_combout\,
	combout => \ula|Selector17~5_combout\);

-- Location: LCCOMB_X53_Y42_N24
\ula|Selector17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~9_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(14) $ (\ulaB[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datac => \ulaB[14]~4_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector17~9_combout\);

-- Location: LCCOMB_X53_Y36_N8
\ula|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~70_combout\ = (\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftRight0~54_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~54_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight0~51_combout\,
	combout => \ula|ShiftRight1~70_combout\);

-- Location: LCCOMB_X51_Y36_N10
\ula|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~71_combout\ = (\ula|ShiftRight0~52_combout\ & ((\ula|Selector4~2_combout\) # ((\ula|ShiftRight1~26_combout\ & \ula|ShiftRight0~56_combout\)))) # (!\ula|ShiftRight0~52_combout\ & (\ula|ShiftRight1~26_combout\ & 
-- ((\ula|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~52_combout\,
	datab => \ula|ShiftRight1~26_combout\,
	datac => \ula|Selector4~2_combout\,
	datad => \ula|ShiftRight0~56_combout\,
	combout => \ula|ShiftRight1~71_combout\);

-- Location: LCCOMB_X52_Y38_N12
\ula|Selector16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~8_combout\ = (\ula|Selector16~7_combout\ & ((\ula|ShiftRight1~70_combout\) # ((\ula|ShiftRight1~71_combout\)))) # (!\ula|Selector16~7_combout\ & (\ula|Selector16~6_combout\ & ((\ula|ShiftRight1~70_combout\) # 
-- (\ula|ShiftRight1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~7_combout\,
	datab => \ula|ShiftRight1~70_combout\,
	datac => \ula|Selector16~6_combout\,
	datad => \ula|ShiftRight1~71_combout\,
	combout => \ula|Selector16~8_combout\);

-- Location: LCCOMB_X52_Y43_N30
\ula|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~59_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~46_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~58_combout\,
	datad => \ula|ShiftLeft0~46_combout\,
	combout => \ula|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X51_Y42_N24
\ula|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~0_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~21_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~34_combout\,
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|Selector15~0_combout\);

-- Location: LCCOMB_X51_Y42_N30
\ula|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~1_combout\ = (\ulaB[4]~22_combout\ & (\ulaB[3]~20_combout\)) # (!\ulaB[4]~22_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector15~0_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector15~0_combout\,
	datad => \ula|ShiftLeft0~59_combout\,
	combout => \ula|Selector15~1_combout\);

-- Location: LCCOMB_X51_Y42_N8
\ula|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~2_combout\ = (\ula|Selector0~0_combout\ & ((\ulaB[4]~22_combout\ & (\ula|ShiftLeft0~35_combout\ & !\ula|Selector15~1_combout\)) # (!\ulaB[4]~22_combout\ & ((\ula|Selector15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftLeft0~35_combout\,
	datac => \ula|Selector0~0_combout\,
	datad => \ula|Selector15~1_combout\,
	combout => \ula|Selector15~2_combout\);

-- Location: LCCOMB_X51_Y35_N16
\ula|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~1_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector14~0_combout\ & \ula|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~0_combout\,
	datab => \ula|ShiftLeft0~62_combout\,
	datac => \ula|Selector2~1_combout\,
	combout => \ula|Selector14~1_combout\);

-- Location: LCCOMB_X51_Y35_N10
\ula|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~6_combout\ = (\ula|Selector16~7_combout\ & ((\ula|ShiftRight1~16_combout\) # ((\ula|ShiftRight0~23_combout\ & \ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~23_combout\,
	datab => \ula|ShiftRight1~16_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|Selector16~7_combout\,
	combout => \ula|Selector14~6_combout\);

-- Location: LCCOMB_X52_Y37_N16
\ula|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~3_combout\ = (\ula|Selector13~0_combout\ & ((\ula|Selector16~7_combout\) # ((\ula|Selector13~1_combout\ & \ula|Selector16~6_combout\)))) # (!\ula|Selector13~0_combout\ & (\ula|Selector13~1_combout\ & ((\ula|Selector16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector13~0_combout\,
	datab => \ula|Selector13~1_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector13~3_combout\);

-- Location: LCCOMB_X53_Y36_N10
\ula|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~0_combout\ = (\ula|Selector2~1_combout\) # ((\ula|ShiftRight1~26_combout\ & (\ula|ShiftLeft0~19_combout\ & \ula|Selector3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~26_combout\,
	datab => \ula|ShiftLeft0~19_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|Selector3~4_combout\,
	combout => \ula|Selector12~0_combout\);

-- Location: LCCOMB_X52_Y37_N18
\ula|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(19)) # ((\ulaB[19]~0_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(19) $ (\ulaB[19]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[19]~0_combout\,
	combout => \ula|Selector12~4_combout\);

-- Location: LCCOMB_X50_Y38_N20
\ula|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(20)) # ((\ulaB[20]~31_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(20) $ (\ulaB[20]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ulaB[20]~31_combout\,
	combout => \ula|Selector11~4_combout\);

-- Location: LCCOMB_X52_Y44_N26
\ula|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~6_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~64_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~64_combout\,
	datad => \ula|ShiftLeft0~76_combout\,
	combout => \ula|Selector9~6_combout\);

-- Location: LCCOMB_X49_Y38_N10
\ula|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(23)) # ((\ulaB[23]~37_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(23) $ (\ulaB[23]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \ulaB[23]~37_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector8~3_combout\);

-- Location: LCCOMB_X52_Y44_N20
\ula|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~79_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(23)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(24),
	datab => \breg|ro1\(23),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X51_Y44_N18
\ula|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~80_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~75_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~75_combout\,
	datab => \ulaB[1]~18_combout\,
	datad => \ula|ShiftLeft0~79_combout\,
	combout => \ula|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X51_Y44_N12
\ula|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~5_combout\ = (\ula|Selector4~4_combout\ & ((\ula|ShiftLeft0~70_combout\) # ((\ula|Selector4~3_combout\)))) # (!\ula|Selector4~4_combout\ & (((!\ula|Selector4~3_combout\ & \ula|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~4_combout\,
	datab => \ula|ShiftLeft0~70_combout\,
	datac => \ula|Selector4~3_combout\,
	datad => \ula|ShiftLeft0~80_combout\,
	combout => \ula|Selector7~5_combout\);

-- Location: LCCOMB_X51_Y38_N20
\ula|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~6_combout\ = (\ula|Selector4~3_combout\ & ((\ula|Selector7~5_combout\ & ((\ula|ShiftLeft0~101_combout\))) # (!\ula|Selector7~5_combout\ & (\ula|ShiftLeft0~59_combout\)))) # (!\ula|Selector4~3_combout\ & (((\ula|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~59_combout\,
	datab => \ula|ShiftLeft0~101_combout\,
	datac => \ula|Selector4~3_combout\,
	datad => \ula|Selector7~5_combout\,
	combout => \ula|Selector7~6_combout\);

-- Location: LCCOMB_X52_Y38_N0
\ula|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~4_combout\ = (\ula|Selector2~1_combout\) # ((!\ulaB[3]~20_combout\ & (\ula|ShiftRight0~50_combout\ & \ula|Selector16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight0~50_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector2~1_combout\,
	combout => \ula|Selector5~4_combout\);

-- Location: LCCOMB_X52_Y37_N4
\ula|Selector3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~5_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\ulaB[28]~25_combout\) # (\breg|ro1\(28))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[28]~25_combout\ $ (\breg|ro1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ulaB[28]~25_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \breg|ro1\(28),
	combout => \ula|Selector3~5_combout\);

-- Location: LCCOMB_X52_Y37_N26
\ula|Selector3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~6_combout\ = (\ula|Selector3~5_combout\) # ((\breg|ro1\(28) & (\ulaB[28]~25_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(28),
	datab => \ulaB[28]~25_combout\,
	datac => \ula|Selector3~5_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector3~6_combout\);

-- Location: LCCOMB_X53_Y35_N6
\ula|Selector3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~8_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~56_combout\) # ((\ula|Selector3~3_combout\ & \ula|Selector16~7_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Selector3~3_combout\ & (\ula|Selector16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Selector3~3_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Add0~56_combout\,
	combout => \ula|Selector3~8_combout\);

-- Location: LCCOMB_X51_Y36_N26
\ula|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~87_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(27)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(28),
	datac => \breg|ro1\(27),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X52_Y34_N12
\ula|Selector3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~11_combout\ = (\ula|Selector3~2_combout\ & (((!\ula|ShiftRight1~26_combout\)))) # (!\ula|Selector3~2_combout\ & ((\ula|ShiftRight1~26_combout\ & (\ula|ShiftLeft0~87_combout\)) # (!\ula|ShiftRight1~26_combout\ & 
-- ((\ula|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~87_combout\,
	datab => \ula|Selector3~2_combout\,
	datac => \ula|ShiftRight1~26_combout\,
	datad => \ula|ShiftLeft0~80_combout\,
	combout => \ula|Selector3~11_combout\);

-- Location: LCCOMB_X53_Y35_N10
\ula|Selector3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~12_combout\ = (\ula|Selector3~2_combout\ & ((\ula|Selector3~11_combout\ & ((\ula|ShiftLeft0~71_combout\))) # (!\ula|Selector3~11_combout\ & (\ula|ShiftLeft0~83_combout\)))) # (!\ula|Selector3~2_combout\ & (((\ula|Selector3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~83_combout\,
	datab => \ula|Selector3~2_combout\,
	datac => \ula|Selector3~11_combout\,
	datad => \ula|ShiftLeft0~71_combout\,
	combout => \ula|Selector3~12_combout\);

-- Location: LCCOMB_X52_Y34_N20
\ula|Selector2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~5_combout\ = (\ulaB[1]~18_combout\ & (((\breg|ro1\(31))))) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~26_combout\ & (\ula|ShiftRight0~17_combout\)) # (!\ula|ShiftRight1~26_combout\ & ((\breg|ro1\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~17_combout\,
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight1~26_combout\,
	datad => \breg|ro1\(31),
	combout => \ula|Selector2~5_combout\);

-- Location: LCCOMB_X51_Y36_N6
\ula|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~89_combout\ = (!\ulaB[1]~18_combout\ & ((\ulaB[0]~21_combout\ & (\breg|ro1\(29))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \breg|ro1\(30),
	datac => \ulaB[1]~18_combout\,
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X51_Y36_N20
\ula|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~90_combout\ = (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~89_combout\) # ((\ula|ShiftLeft0~87_combout\ & \ulaB[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftLeft0~87_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftLeft0~89_combout\,
	combout => \ula|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X52_Y44_N6
\ula|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~91_combout\ = (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~90_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftLeft0~76_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftLeft0~90_combout\,
	combout => \ula|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X52_Y44_N24
\ula|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~92_combout\ = (\ulaB[2]~19_combout\ & ((\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~64_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~64_combout\,
	datad => \ula|ShiftLeft0~84_combout\,
	combout => \ula|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X52_Y42_N14
\ula|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~93_combout\ = (!\ulaB[4]~22_combout\ & ((\ula|ShiftLeft0~92_combout\) # (\ula|ShiftLeft0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftLeft0~92_combout\,
	datad => \ula|ShiftLeft0~91_combout\,
	combout => \ula|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X52_Y42_N20
\ula|Selector1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~5_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & ((\ula|ShiftLeft0~93_combout\) # ((\ulaB[4]~22_combout\ & \ula|ShiftLeft0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftLeft0~93_combout\,
	datad => \ula|ShiftLeft0~53_combout\,
	combout => \ula|Selector1~5_combout\);

-- Location: LCCOMB_X51_Y35_N18
\ula|Selector30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~11_combout\ = (!\ulaB[1]~18_combout\ & (!\ulaB[2]~19_combout\ & (!\ulaB[3]~20_combout\ & !\ulaB[4]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ulaB[4]~22_combout\,
	combout => \ula|Selector30~11_combout\);

-- Location: LCCOMB_X52_Y42_N10
\ula|Selector1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~6_combout\ = (\ula|Selector1~5_combout\) # ((\ula|Selector30~11_combout\ & (\ula_cnt|opcode.SRL_OP~combout\ & \ula|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~11_combout\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula|Selector1~5_combout\,
	datad => \ula|ShiftRight0~25_combout\,
	combout => \ula|Selector1~6_combout\);

-- Location: LCCOMB_X49_Y39_N18
\ula|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~1_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(31) $ (\ulaB[31]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ulaB[31]~23_combout\,
	combout => \ula|Selector0~1_combout\);

-- Location: LCCOMB_X49_Y39_N10
\ula|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~94_combout\ = (!\ulaB[1]~18_combout\ & ((\ulaB[0]~21_combout\ & (\breg|ro1\(30))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(30),
	datac => \breg|ro1\(31),
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X50_Y40_N10
\contr|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux10~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(2) & ((\mem_i|altsyncram_component|auto_generated|q_a\(6) $ (!\mem_i|altsyncram_component|auto_generated|q_a\(4))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(5)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(2) & ((\mem_i|altsyncram_component|auto_generated|q_a\(6)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(5) & !\mem_i|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr|Mux10~0_combout\);

-- Location: LCCOMB_X51_Y45_N12
\breg|ro2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][25]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][25]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~0_combout\);

-- Location: LCCOMB_X49_Y45_N8
\breg|ro2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~1_combout\ = (\breg|ro2~0_combout\ & (((\breg|XREGS[11][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[9][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[9][25]~regout\,
	datad => \breg|XREGS[11][25]~regout\,
	combout => \breg|ro2~1_combout\);

-- Location: LCFF_X50_Y43_N1
\breg|XREGS[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][25]~regout\);

-- Location: LCFF_X49_Y43_N9
\breg|XREGS[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][25]~regout\);

-- Location: LCFF_X49_Y43_N15
\breg|XREGS[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][25]~regout\);

-- Location: LCCOMB_X49_Y43_N14
\breg|ro2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][25]~regout\,
	datac => \breg|XREGS[18][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~3_combout\);

-- Location: LCFF_X50_Y43_N31
\breg|XREGS[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][25]~regout\);

-- Location: LCCOMB_X50_Y43_N0
\breg|ro2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~4_combout\ = (\breg|ro2~3_combout\ & (((\breg|XREGS[30][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~3_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[26][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][25]~regout\,
	datad => \breg|XREGS[30][25]~regout\,
	combout => \breg|ro2~4_combout\);

-- Location: LCFF_X57_Y41_N13
\breg|XREGS[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][25]~regout\);

-- Location: LCFF_X57_Y44_N13
\breg|XREGS[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][25]~regout\);

-- Location: LCFF_X57_Y44_N7
\breg|XREGS[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][25]~regout\);

-- Location: LCCOMB_X57_Y44_N6
\breg|ro2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][25]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][25]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[17][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~5_combout\);

-- Location: LCFF_X57_Y41_N15
\breg|XREGS[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][25]~regout\);

-- Location: LCCOMB_X57_Y41_N14
\breg|ro2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~5_combout\ & ((\breg|XREGS[29][25]~regout\))) # (!\breg|ro2~5_combout\ & (\breg|XREGS[21][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|ro2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][25]~regout\,
	datad => \breg|ro2~5_combout\,
	combout => \breg|ro2~6_combout\);

-- Location: LCFF_X50_Y48_N1
\breg|XREGS[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][25]~regout\);

-- Location: LCFF_X50_Y45_N17
\breg|XREGS[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][25]~regout\);

-- Location: LCFF_X50_Y45_N7
\breg|XREGS[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][25]~regout\);

-- Location: LCCOMB_X50_Y45_N6
\breg|ro2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][25]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][25]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~7_combout\);

-- Location: LCFF_X50_Y48_N27
\breg|XREGS[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][25]~regout\);

-- Location: LCCOMB_X50_Y48_N24
\breg|ro2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~8_combout\ = (\breg|ro2~7_combout\ & (((\breg|XREGS[28][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~7_combout\ & (\breg|XREGS[20][25]~regout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~7_combout\,
	datab => \breg|XREGS[20][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[28][25]~regout\,
	combout => \breg|ro2~8_combout\);

-- Location: LCCOMB_X62_Y38_N24
\breg|ro2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|ro2~6_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~8_combout\,
	datad => \breg|ro2~6_combout\,
	combout => \breg|ro2~9_combout\);

-- Location: LCFF_X50_Y41_N17
\breg|XREGS[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux6~1_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][25]~regout\);

-- Location: LCFF_X49_Y41_N13
\breg|XREGS[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][25]~regout\);

-- Location: LCFF_X49_Y41_N3
\breg|XREGS[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][25]~regout\);

-- Location: LCCOMB_X49_Y41_N2
\breg|ro2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~10_combout\);

-- Location: LCFF_X49_Y44_N9
\breg|XREGS[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][25]~regout\);

-- Location: LCCOMB_X49_Y44_N14
\breg|ro2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~11_combout\ = (\breg|ro2~10_combout\ & (((\breg|XREGS[31][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~10_combout\ & (\breg|XREGS[27][25]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][25]~regout\,
	datab => \breg|XREGS[31][25]~regout\,
	datac => \breg|ro2~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~11_combout\);

-- Location: LCCOMB_X62_Y38_N22
\breg|ro2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~9_combout\ & (\breg|ro2~11_combout\)) # (!\breg|ro2~9_combout\ & ((\breg|ro2~4_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~11_combout\,
	datac => \breg|ro2~9_combout\,
	datad => \breg|ro2~4_combout\,
	combout => \breg|ro2~12_combout\);

-- Location: LCFF_X51_Y38_N31
\breg|XREGS[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][25]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][25]~regout\);

-- Location: LCFF_X51_Y40_N15
\breg|XREGS[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][25]~regout\);

-- Location: LCFF_X51_Y45_N27
\breg|XREGS[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][25]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][25]~regout\);

-- Location: LCFF_X50_Y46_N17
\breg|XREGS[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][25]~regout\);

-- Location: LCCOMB_X50_Y46_N10
\breg|ro2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][25]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[5][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~15_combout\);

-- Location: LCFF_X50_Y46_N29
\breg|XREGS[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][25]~regout\);

-- Location: LCCOMB_X59_Y38_N24
\breg|ro2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~16_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~15_combout\ & ((\breg|XREGS[7][25]~regout\))) # (!\breg|ro2~15_combout\ & (\breg|XREGS[6][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][25]~regout\,
	datab => \breg|XREGS[7][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~15_combout\,
	combout => \breg|ro2~16_combout\);

-- Location: LCCOMB_X59_Y38_N30
\breg|ro2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~18_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2[18]~14_combout\) # ((\breg|ro2~16_combout\)))) # (!\breg|ro2[18]~17_combout\ & (!\breg|ro2[18]~14_combout\ & ((\breg|XREGS[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|ro2~16_combout\,
	datad => \breg|XREGS[1][25]~regout\,
	combout => \breg|ro2~18_combout\);

-- Location: LCCOMB_X59_Y38_N28
\breg|ro2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~19_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~18_combout\ & ((\breg|XREGS[3][25]~regout\))) # (!\breg|ro2~18_combout\ & (\breg|XREGS[2][25]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][25]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[3][25]~regout\,
	datad => \breg|ro2~18_combout\,
	combout => \breg|ro2~19_combout\);

-- Location: LCCOMB_X62_Y38_N0
\breg|ro2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~20_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~12_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~19_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~12_combout\,
	combout => \breg|ro2~20_combout\);

-- Location: LCFF_X50_Y44_N21
\breg|XREGS[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][25]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][25]~regout\);

-- Location: LCCOMB_X47_Y44_N14
\breg|ro2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~21_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][25]~regout\,
	datab => \breg|XREGS[13][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~21_combout\);

-- Location: LCCOMB_X48_Y44_N6
\breg|ro2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~22_combout\ = (\breg|ro2~21_combout\ & ((\breg|XREGS[15][25]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~21_combout\ & (((\breg|XREGS[14][25]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~21_combout\,
	datab => \breg|XREGS[15][25]~regout\,
	datac => \breg|XREGS[14][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~22_combout\);

-- Location: LCCOMB_X47_Y43_N16
\breg|ro2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~23_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~20_combout\ & (\breg|ro2~22_combout\)) # (!\breg|ro2~20_combout\ & ((\breg|ro2~1_combout\))))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~22_combout\,
	datac => \breg|ro2~1_combout\,
	datad => \breg|ro2~20_combout\,
	combout => \breg|ro2~23_combout\);

-- Location: LCFF_X57_Y41_N25
\breg|XREGS[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][24]~regout\);

-- Location: LCFF_X51_Y44_N31
\breg|XREGS[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][24]~regout\);

-- Location: LCFF_X51_Y44_N1
\breg|XREGS[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][24]~regout\);

-- Location: LCCOMB_X51_Y44_N30
\breg|ro2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~27_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][24]~regout\,
	datad => \breg|XREGS[17][24]~regout\,
	combout => \breg|ro2~27_combout\);

-- Location: LCFF_X57_Y41_N27
\breg|XREGS[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][24]~regout\);

-- Location: LCCOMB_X57_Y41_N24
\breg|ro2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~28_combout\ = (\breg|ro2~27_combout\ & (((\breg|XREGS[29][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~27_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[21][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~27_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][24]~regout\,
	datad => \breg|XREGS[29][24]~regout\,
	combout => \breg|ro2~28_combout\);

-- Location: LCFF_X50_Y43_N9
\breg|XREGS[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][24]~regout\);

-- Location: LCFF_X49_Y43_N1
\breg|XREGS[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][24]~regout\);

-- Location: LCFF_X49_Y43_N3
\breg|XREGS[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][24]~regout\);

-- Location: LCCOMB_X49_Y43_N0
\breg|ro2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~29_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][24]~regout\,
	datac => \breg|XREGS[22][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~29_combout\);

-- Location: LCFF_X50_Y43_N27
\breg|XREGS[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][24]~regout\);

-- Location: LCCOMB_X50_Y43_N8
\breg|ro2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~30_combout\ = (\breg|ro2~29_combout\ & (((\breg|XREGS[30][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~29_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[26][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~29_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][24]~regout\,
	datad => \breg|XREGS[30][24]~regout\,
	combout => \breg|ro2~30_combout\);

-- Location: LCFF_X60_Y38_N17
\breg|XREGS[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][24]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][24]~regout\);

-- Location: LCFF_X60_Y38_N15
\breg|XREGS[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][24]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][24]~regout\);

-- Location: LCFF_X61_Y38_N1
\breg|XREGS[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][24]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][24]~regout\);

-- Location: LCCOMB_X60_Y38_N28
\breg|ro2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~31_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[16][24]~regout\,
	datac => \breg|XREGS[24][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~31_combout\);

-- Location: LCFF_X61_Y38_N19
\breg|XREGS[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][24]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][24]~regout\);

-- Location: LCCOMB_X60_Y38_N2
\breg|ro2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~32_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~31_combout\ & ((\breg|XREGS[28][24]~regout\))) # (!\breg|ro2~31_combout\ & (\breg|XREGS[20][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (\breg|ro2~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|ro2~31_combout\,
	datac => \breg|XREGS[20][24]~regout\,
	datad => \breg|XREGS[28][24]~regout\,
	combout => \breg|ro2~32_combout\);

-- Location: LCCOMB_X59_Y41_N14
\breg|ro2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~33_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|ro2~30_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~32_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~30_combout\,
	combout => \breg|ro2~33_combout\);

-- Location: LCFF_X58_Y42_N9
\breg|XREGS[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][24]~regout\);

-- Location: LCFF_X49_Y41_N1
\breg|XREGS[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][24]~regout\);

-- Location: LCFF_X49_Y41_N31
\breg|XREGS[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][24]~regout\);

-- Location: LCCOMB_X49_Y41_N0
\breg|ro2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~34_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][24]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][24]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[19][24]~regout\,
	datac => \breg|XREGS[23][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~34_combout\);

-- Location: LCFF_X58_Y42_N7
\breg|XREGS[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][24]~regout\);

-- Location: LCCOMB_X58_Y42_N8
\breg|ro2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~35_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~34_combout\ & (\breg|XREGS[31][24]~regout\)) # (!\breg|ro2~34_combout\ & ((\breg|XREGS[27][24]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][24]~regout\,
	datad => \breg|ro2~34_combout\,
	combout => \breg|ro2~35_combout\);

-- Location: LCCOMB_X59_Y41_N8
\breg|ro2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~36_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~33_combout\ & ((\breg|ro2~35_combout\))) # (!\breg|ro2~33_combout\ & (\breg|ro2~28_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~28_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~33_combout\,
	datad => \breg|ro2~35_combout\,
	combout => \breg|ro2~36_combout\);

-- Location: LCFF_X61_Y42_N29
\breg|XREGS[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][24]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][24]~regout\);

-- Location: LCFF_X57_Y36_N5
\breg|XREGS[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][24]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][24]~regout\);

-- Location: LCFF_X53_Y44_N9
\breg|XREGS[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][24]~regout\);

-- Location: LCCOMB_X57_Y36_N10
\breg|ro2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~37_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[9][24]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[8][24]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][24]~regout\,
	datab => \breg|XREGS[9][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~37_combout\);

-- Location: LCFF_X62_Y38_N19
\breg|XREGS[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][24]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][24]~regout\);

-- Location: LCCOMB_X62_Y38_N20
\breg|ro2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~38_combout\ = (\breg|ro2~37_combout\ & (((\breg|XREGS[11][24]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~37_combout\ & (\breg|XREGS[10][24]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][24]~regout\,
	datab => \breg|XREGS[11][24]~regout\,
	datac => \breg|ro2~37_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~38_combout\);

-- Location: LCFF_X59_Y36_N21
\breg|XREGS[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][24]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][24]~regout\);

-- Location: LCFF_X59_Y36_N31
\breg|XREGS[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][24]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][24]~regout\);

-- Location: LCFF_X58_Y36_N5
\breg|XREGS[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][24]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][24]~regout\);

-- Location: LCCOMB_X58_Y36_N30
\breg|ro2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~39_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|XREGS[6][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[4][24]~regout\,
	datad => \breg|XREGS[6][24]~regout\,
	combout => \breg|ro2~39_combout\);

-- Location: LCFF_X58_Y36_N25
\breg|XREGS[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][24]~regout\);

-- Location: LCCOMB_X58_Y36_N22
\breg|ro2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~40_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~39_combout\ & ((\breg|XREGS[7][24]~regout\))) # (!\breg|ro2~39_combout\ & (\breg|XREGS[5][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][24]~regout\,
	datad => \breg|ro2~39_combout\,
	combout => \breg|ro2~40_combout\);

-- Location: LCFF_X51_Y38_N17
\breg|XREGS[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][24]~regout\);

-- Location: LCFF_X61_Y36_N29
\breg|XREGS[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][24]~regout\);

-- Location: LCCOMB_X61_Y36_N10
\breg|ro2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~41_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\) # (\breg|XREGS[2][24]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][24]~regout\ & (!\breg|ro2[18]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[1][24]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|XREGS[2][24]~regout\,
	combout => \breg|ro2~41_combout\);

-- Location: LCFF_X59_Y42_N9
\breg|XREGS[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][24]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][24]~regout\);

-- Location: LCCOMB_X61_Y36_N20
\breg|ro2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~42_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~41_combout\ & (\breg|XREGS[3][24]~regout\)) # (!\breg|ro2~41_combout\ & ((\breg|ro2~40_combout\))))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][24]~regout\,
	datab => \breg|ro2~40_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~41_combout\,
	combout => \breg|ro2~42_combout\);

-- Location: LCCOMB_X62_Y38_N26
\breg|ro2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~43_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~38_combout\) # ((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((!\breg|ro2[18]~13_combout\ & \breg|ro2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~38_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~42_combout\,
	combout => \breg|ro2~43_combout\);

-- Location: LCFF_X51_Y38_N23
\breg|XREGS[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux7~1_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][24]~regout\);

-- Location: LCFF_X50_Y44_N17
\breg|XREGS[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][24]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][24]~regout\);

-- Location: LCFF_X54_Y44_N17
\breg|XREGS[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][24]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][24]~regout\);

-- Location: LCCOMB_X54_Y44_N6
\breg|ro2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~44_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][24]~regout\,
	datab => \breg|XREGS[14][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~44_combout\);

-- Location: LCFF_X59_Y41_N3
\breg|XREGS[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][24]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][24]~regout\);

-- Location: LCCOMB_X59_Y41_N28
\breg|ro2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~45_combout\ = (\breg|ro2~44_combout\ & (((\breg|XREGS[15][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~44_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[13][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~44_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[13][24]~regout\,
	datad => \breg|XREGS[15][24]~regout\,
	combout => \breg|ro2~45_combout\);

-- Location: LCCOMB_X59_Y41_N10
\breg|ro2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~46_combout\ = (\breg|ro2~43_combout\ & (((\breg|ro2~45_combout\) # (!\breg|ro2[18]~13_combout\)))) # (!\breg|ro2~43_combout\ & (\breg|ro2~36_combout\ & (\breg|ro2[18]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~43_combout\,
	datab => \breg|ro2~36_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~45_combout\,
	combout => \breg|ro2~46_combout\);

-- Location: LCFF_X47_Y44_N1
\breg|XREGS[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][23]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][23]~regout\);

-- Location: LCCOMB_X51_Y45_N14
\breg|ro2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~48_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~48_combout\);

-- Location: LCFF_X49_Y43_N21
\breg|XREGS[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][23]~regout\);

-- Location: LCFF_X50_Y43_N7
\breg|XREGS[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][23]~regout\);

-- Location: LCFF_X50_Y48_N7
\breg|XREGS[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][23]~regout\);

-- Location: LCFF_X50_Y42_N11
\breg|XREGS[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux8~1_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][23]~regout\);

-- Location: LCCOMB_X51_Y45_N30
\breg|ro2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~60_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][23]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][23]~regout\,
	datab => \breg|XREGS[5][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~60_combout\);

-- Location: LCFF_X50_Y46_N9
\breg|XREGS[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][23]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][23]~regout\);

-- Location: LCCOMB_X51_Y46_N24
\breg|ro2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~61_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~60_combout\ & (\breg|XREGS[7][23]~regout\)) # (!\breg|ro2~60_combout\ & ((\breg|XREGS[6][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[6][23]~regout\,
	datad => \breg|ro2~60_combout\,
	combout => \breg|ro2~61_combout\);

-- Location: LCFF_X59_Y38_N5
\breg|XREGS[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][23]~regout\);

-- Location: LCCOMB_X59_Y38_N6
\breg|ro2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~62_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~61_combout\) # ((\breg|ro2[18]~14_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|XREGS[1][23]~regout\ & !\breg|ro2[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~61_combout\,
	datab => \breg|XREGS[1][23]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2[18]~14_combout\,
	combout => \breg|ro2~62_combout\);

-- Location: LCFF_X49_Y42_N3
\breg|XREGS[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][23]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][23]~regout\);

-- Location: LCFF_X51_Y41_N7
\breg|XREGS[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux9~1_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][22]~regout\);

-- Location: LCFF_X49_Y43_N17
\breg|XREGS[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][22]~regout\);

-- Location: LCFF_X49_Y43_N31
\breg|XREGS[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][22]~regout\);

-- Location: LCCOMB_X49_Y43_N30
\breg|ro2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~71_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[22][22]~regout\,
	datac => \breg|XREGS[18][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~71_combout\);

-- Location: LCFF_X49_Y41_N21
\breg|XREGS[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][22]~regout\);

-- Location: LCCOMB_X49_Y41_N20
\breg|ro2~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~76_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[23][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][22]~regout\,
	datad => \breg|XREGS[19][22]~regout\,
	combout => \breg|ro2~76_combout\);

-- Location: LCCOMB_X50_Y39_N16
\breg|ro2~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~90_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[10][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~90_combout\);

-- Location: LCCOMB_X62_Y38_N10
\breg|ro2~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~91_combout\ = (\breg|ro2~90_combout\ & ((\breg|XREGS[11][21]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~90_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- \breg|XREGS[9][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~90_combout\,
	datab => \breg|XREGS[11][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[9][21]~regout\,
	combout => \breg|ro2~91_combout\);

-- Location: LCFF_X51_Y44_N27
\breg|XREGS[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][21]~regout\);

-- Location: LCFF_X51_Y44_N29
\breg|XREGS[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][21]~regout\);

-- Location: LCCOMB_X51_Y44_N28
\breg|ro2~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~94_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[17][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][21]~regout\,
	datad => \breg|XREGS[25][21]~regout\,
	combout => \breg|ro2~94_combout\);

-- Location: LCFF_X51_Y47_N5
\breg|XREGS[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][21]~regout\);

-- Location: LCFF_X50_Y45_N5
\breg|XREGS[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][21]~regout\);

-- Location: LCFF_X50_Y45_N23
\breg|XREGS[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][21]~regout\);

-- Location: LCCOMB_X50_Y45_N22
\breg|ro2~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~96_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][21]~regout\,
	datac => \breg|XREGS[16][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~96_combout\);

-- Location: LCFF_X51_Y47_N3
\breg|XREGS[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][21]~regout\);

-- Location: LCCOMB_X51_Y47_N4
\breg|ro2~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~97_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~96_combout\ & (\breg|XREGS[28][21]~regout\)) # (!\breg|ro2~96_combout\ & ((\breg|XREGS[20][21]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][21]~regout\,
	datad => \breg|ro2~96_combout\,
	combout => \breg|ro2~97_combout\);

-- Location: LCFF_X49_Y41_N5
\breg|XREGS[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][21]~regout\);

-- Location: LCFF_X49_Y41_N11
\breg|XREGS[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][21]~regout\);

-- Location: LCCOMB_X49_Y41_N10
\breg|ro2~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~99_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][21]~regout\,
	datac => \breg|XREGS[19][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~99_combout\);

-- Location: LCFF_X49_Y37_N11
\breg|XREGS[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][21]~regout\);

-- Location: LCFF_X53_Y39_N25
\breg|XREGS[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][21]~regout\);

-- Location: LCFF_X57_Y41_N7
\breg|XREGS[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][20]~regout\);

-- Location: LCFF_X50_Y43_N21
\breg|XREGS[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][20]~regout\);

-- Location: LCFF_X49_Y43_N13
\breg|XREGS[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][20]~regout\);

-- Location: LCFF_X51_Y47_N11
\breg|XREGS[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][20]~regout\);

-- Location: LCFF_X49_Y44_N3
\breg|XREGS[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][20]~regout\);

-- Location: LCFF_X49_Y41_N17
\breg|XREGS[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][20]~regout\);

-- Location: LCFF_X49_Y41_N19
\breg|XREGS[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][20]~regout\);

-- Location: LCCOMB_X49_Y41_N16
\breg|ro2~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~118_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][20]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][20]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[19][20]~regout\,
	datac => \breg|XREGS[23][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~118_combout\);

-- Location: LCFF_X49_Y44_N13
\breg|XREGS[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][20]~regout\);

-- Location: LCCOMB_X49_Y44_N18
\breg|ro2~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~119_combout\ = (\breg|ro2~118_combout\ & ((\breg|XREGS[31][20]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~118_combout\ & (((\breg|XREGS[27][20]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][20]~regout\,
	datab => \breg|XREGS[27][20]~regout\,
	datac => \breg|ro2~118_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~119_combout\);

-- Location: LCFF_X53_Y44_N11
\breg|XREGS[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][20]~regout\);

-- Location: LCFF_X49_Y45_N21
\breg|XREGS[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][20]~regout\);

-- Location: LCFF_X53_Y44_N25
\breg|XREGS[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][20]~regout\);

-- Location: LCCOMB_X53_Y44_N24
\breg|ro2~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~121_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[9][20]~regout\,
	datac => \breg|XREGS[8][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~121_combout\);

-- Location: LCFF_X49_Y45_N7
\breg|XREGS[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][20]~regout\);

-- Location: LCCOMB_X49_Y45_N6
\breg|ro2~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~122_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~121_combout\ & ((\breg|XREGS[11][20]~regout\))) # (!\breg|ro2~121_combout\ & (\breg|XREGS[10][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][20]~regout\,
	datac => \breg|XREGS[11][20]~regout\,
	datad => \breg|ro2~121_combout\,
	combout => \breg|ro2~122_combout\);

-- Location: LCFF_X51_Y46_N5
\breg|XREGS[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][20]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][20]~regout\);

-- Location: LCFF_X50_Y46_N13
\breg|XREGS[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][20]~regout\);

-- Location: LCCOMB_X50_Y46_N12
\breg|ro2~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~123_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~123_combout\);

-- Location: LCFF_X51_Y46_N7
\breg|XREGS[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][20]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][20]~regout\);

-- Location: LCFF_X48_Y45_N13
\breg|XREGS[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][20]~regout\);

-- Location: LCFF_X57_Y41_N21
\breg|XREGS[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][19]~regout\);

-- Location: LCFF_X52_Y44_N21
\breg|XREGS[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][19]~regout\);

-- Location: LCFF_X51_Y44_N19
\breg|XREGS[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][19]~regout\);

-- Location: LCCOMB_X53_Y44_N18
\breg|ro2~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~136_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][19]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(22) & \breg|XREGS[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[17][19]~regout\,
	combout => \breg|ro2~136_combout\);

-- Location: LCFF_X57_Y41_N23
\breg|XREGS[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][19]~regout\);

-- Location: LCCOMB_X57_Y41_N20
\breg|ro2~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~137_combout\ = (\breg|ro2~136_combout\ & (((\breg|XREGS[29][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~136_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[21][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~136_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][19]~regout\,
	datad => \breg|XREGS[29][19]~regout\,
	combout => \breg|ro2~137_combout\);

-- Location: LCCOMB_X60_Y38_N6
\breg|ro2~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~138_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[24][19]~regout\,
	datad => \breg|XREGS[16][19]~regout\,
	combout => \breg|ro2~138_combout\);

-- Location: LCFF_X61_Y38_N11
\breg|XREGS[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][19]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][19]~regout\);

-- Location: LCCOMB_X60_Y38_N4
\breg|ro2~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~139_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~138_combout\ & (\breg|XREGS[28][19]~regout\)) # (!\breg|ro2~138_combout\ & ((\breg|XREGS[20][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][19]~regout\,
	datac => \breg|XREGS[20][19]~regout\,
	datad => \breg|ro2~138_combout\,
	combout => \breg|ro2~139_combout\);

-- Location: LCCOMB_X60_Y38_N24
\breg|ro2~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~140_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # (\breg|ro2~137_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~139_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~139_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~137_combout\,
	combout => \breg|ro2~140_combout\);

-- Location: LCFF_X49_Y41_N9
\breg|XREGS[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][19]~regout\);

-- Location: LCFF_X52_Y43_N5
\breg|XREGS[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][19]~regout\);

-- Location: LCCOMB_X49_Y41_N22
\breg|ro2~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~141_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][19]~regout\,
	datab => \breg|XREGS[23][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~141_combout\);

-- Location: LCCOMB_X59_Y36_N16
\breg|ro2~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~144_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[5][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][19]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[5][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~144_combout\);

-- Location: LCCOMB_X59_Y36_N26
\breg|ro2~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~145_combout\ = (\breg|ro2~144_combout\ & ((\breg|XREGS[7][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~144_combout\ & (((\breg|XREGS[6][19]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][19]~regout\,
	datab => \breg|XREGS[6][19]~regout\,
	datac => \breg|ro2~144_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~145_combout\);

-- Location: LCCOMB_X59_Y35_N28
\breg|ro2~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~146_combout\ = (\breg|ro2[18]~17_combout\ & (((\breg|ro2[18]~14_combout\) # (\breg|ro2~145_combout\)))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][19]~regout\ & (!\breg|ro2[18]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][19]~regout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2~145_combout\,
	combout => \breg|ro2~146_combout\);

-- Location: LCFF_X59_Y35_N7
\breg|XREGS[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][19]~regout\);

-- Location: LCCOMB_X59_Y35_N6
\breg|ro2~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~147_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~146_combout\ & ((\breg|XREGS[3][19]~regout\))) # (!\breg|ro2~146_combout\ & (\breg|XREGS[2][19]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[2][19]~regout\,
	datac => \breg|XREGS[3][19]~regout\,
	datad => \breg|ro2~146_combout\,
	combout => \breg|ro2~147_combout\);

-- Location: LCFF_X56_Y44_N29
\breg|XREGS[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][18]~regout\);

-- Location: LCFF_X51_Y44_N23
\breg|XREGS[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][18]~regout\);

-- Location: LCFF_X51_Y44_N5
\breg|XREGS[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][18]~regout\);

-- Location: LCCOMB_X51_Y44_N22
\breg|ro2~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~153_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][18]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][18]~regout\,
	datad => \breg|XREGS[17][18]~regout\,
	combout => \breg|ro2~153_combout\);

-- Location: LCFF_X56_Y44_N31
\breg|XREGS[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][18]~regout\);

-- Location: LCCOMB_X56_Y44_N28
\breg|ro2~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~154_combout\ = (\breg|ro2~153_combout\ & (((\breg|XREGS[29][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~153_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[21][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~153_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][18]~regout\,
	datad => \breg|XREGS[29][18]~regout\,
	combout => \breg|ro2~154_combout\);

-- Location: LCFF_X54_Y43_N9
\breg|XREGS[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][18]~regout\);

-- Location: LCCOMB_X54_Y43_N8
\breg|ro2~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~155_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][18]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][18]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[22][18]~regout\,
	datac => \breg|XREGS[18][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~155_combout\);

-- Location: LCCOMB_X50_Y43_N24
\breg|ro2~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~156_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~155_combout\ & (\breg|XREGS[30][18]~regout\)) # (!\breg|ro2~155_combout\ & ((\breg|XREGS[26][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][18]~regout\,
	datad => \breg|ro2~155_combout\,
	combout => \breg|ro2~156_combout\);

-- Location: LCFF_X51_Y47_N25
\breg|XREGS[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][18]~regout\);

-- Location: LCFF_X50_Y45_N21
\breg|XREGS[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][18]~regout\);

-- Location: LCFF_X50_Y45_N15
\breg|XREGS[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][18]~regout\);

-- Location: LCCOMB_X50_Y45_N14
\breg|ro2~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~157_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][18]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][18]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~157_combout\);

-- Location: LCFF_X51_Y47_N23
\breg|XREGS[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][18]~regout\);

-- Location: LCCOMB_X51_Y47_N24
\breg|ro2~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~158_combout\ = (\breg|ro2~157_combout\ & (((\breg|XREGS[28][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~157_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[20][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~157_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][18]~regout\,
	datad => \breg|XREGS[28][18]~regout\,
	combout => \breg|ro2~158_combout\);

-- Location: LCCOMB_X51_Y47_N12
\breg|ro2~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~159_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|ro2~156_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~158_combout\,
	datad => \breg|ro2~156_combout\,
	combout => \breg|ro2~159_combout\);

-- Location: LCFF_X52_Y43_N15
\breg|XREGS[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][18]~regout\);

-- Location: LCCOMB_X56_Y43_N0
\breg|ro2~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~160_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][18]~regout\,
	datad => \breg|XREGS[19][18]~regout\,
	combout => \breg|ro2~160_combout\);

-- Location: LCCOMB_X49_Y44_N24
\breg|ro2~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~161_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~160_combout\ & (\breg|XREGS[31][18]~regout\)) # (!\breg|ro2~160_combout\ & ((\breg|XREGS[27][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][18]~regout\,
	datad => \breg|ro2~160_combout\,
	combout => \breg|ro2~161_combout\);

-- Location: LCCOMB_X54_Y44_N24
\breg|ro2~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~162_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~159_combout\ & ((\breg|ro2~161_combout\))) # (!\breg|ro2~159_combout\ & (\breg|ro2~154_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~154_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~159_combout\,
	datad => \breg|ro2~161_combout\,
	combout => \breg|ro2~162_combout\);

-- Location: LCCOMB_X51_Y45_N16
\breg|ro2~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~163_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[9][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[9][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~163_combout\);

-- Location: LCCOMB_X57_Y45_N2
\breg|ro2~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~164_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~163_combout\ & (\breg|XREGS[11][18]~regout\)) # (!\breg|ro2~163_combout\ & ((\breg|XREGS[10][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[11][18]~regout\,
	datac => \breg|XREGS[10][18]~regout\,
	datad => \breg|ro2~163_combout\,
	combout => \breg|ro2~164_combout\);

-- Location: LCFF_X53_Y38_N29
\breg|XREGS[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][18]~regout\);

-- Location: LCCOMB_X59_Y42_N2
\breg|ro2~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~165_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][18]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|XREGS[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[4][18]~regout\,
	combout => \breg|ro2~165_combout\);

-- Location: LCCOMB_X58_Y45_N16
\breg|ro2~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~166_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~165_combout\ & (\breg|XREGS[7][18]~regout\)) # (!\breg|ro2~165_combout\ & ((\breg|XREGS[5][18]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][18]~regout\,
	datab => \breg|XREGS[5][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~165_combout\,
	combout => \breg|ro2~166_combout\);

-- Location: LCFF_X59_Y37_N7
\breg|XREGS[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][18]~regout\);

-- Location: LCFF_X59_Y37_N25
\breg|XREGS[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][18]~regout\);

-- Location: LCCOMB_X59_Y37_N24
\breg|ro2~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~167_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][18]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][18]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][18]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[1][18]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~167_combout\);

-- Location: LCCOMB_X59_Y44_N12
\breg|ro2~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~168_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~167_combout\ & (\breg|XREGS[3][18]~regout\)) # (!\breg|ro2~167_combout\ & ((\breg|ro2~166_combout\))))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|XREGS[3][18]~regout\,
	datac => \breg|ro2~166_combout\,
	datad => \breg|ro2~167_combout\,
	combout => \breg|ro2~168_combout\);

-- Location: LCCOMB_X59_Y44_N22
\breg|ro2~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~169_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~164_combout\) # ((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((!\breg|ro2[18]~13_combout\ & \breg|ro2~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~164_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~168_combout\,
	combout => \breg|ro2~169_combout\);

-- Location: LCFF_X50_Y44_N25
\breg|XREGS[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][18]~regout\);

-- Location: LCCOMB_X50_Y44_N24
\breg|ro2~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~170_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[12][18]~regout\,
	datac => \breg|XREGS[14][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~170_combout\);

-- Location: LCCOMB_X54_Y44_N10
\breg|ro2~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~171_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~170_combout\ & ((\breg|XREGS[15][18]~regout\))) # (!\breg|ro2~170_combout\ & (\breg|XREGS[13][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][18]~regout\,
	datab => \breg|XREGS[15][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~170_combout\,
	combout => \breg|ro2~171_combout\);

-- Location: LCCOMB_X59_Y44_N16
\breg|ro2~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~172_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~169_combout\ & (\breg|ro2~171_combout\)) # (!\breg|ro2~169_combout\ & ((\breg|ro2~162_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~171_combout\,
	datab => \breg|ro2~162_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~169_combout\,
	combout => \breg|ro2~172_combout\);

-- Location: LCFF_X47_Y44_N21
\breg|XREGS[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][16]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][16]~regout\);

-- Location: LCFF_X57_Y46_N21
\breg|XREGS[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][16]~regout\);

-- Location: LCCOMB_X47_Y44_N18
\breg|ro2~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~174_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][16]~regout\,
	datab => \breg|XREGS[8][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~174_combout\);

-- Location: LCCOMB_X47_Y44_N16
\breg|ro2~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~175_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~174_combout\ & (\breg|XREGS[11][16]~regout\)) # (!\breg|ro2~174_combout\ & ((\breg|XREGS[9][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][16]~regout\,
	datab => \breg|XREGS[9][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~174_combout\,
	combout => \breg|ro2~175_combout\);

-- Location: LCFF_X59_Y39_N17
\breg|XREGS[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][16]~feeder_combout\,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][16]~regout\);

-- Location: LCFF_X56_Y44_N17
\breg|XREGS[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][16]~regout\);

-- Location: LCFF_X51_Y44_N21
\breg|XREGS[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][16]~regout\);

-- Location: LCFF_X51_Y48_N25
\breg|XREGS[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][16]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][16]~regout\);

-- Location: LCFF_X51_Y48_N19
\breg|XREGS[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][16]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][16]~regout\);

-- Location: LCCOMB_X51_Y48_N16
\breg|ro2~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~180_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[24][16]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[24][16]~regout\,
	datad => \breg|XREGS[16][16]~regout\,
	combout => \breg|ro2~180_combout\);

-- Location: LCFF_X49_Y44_N7
\breg|XREGS[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][16]~regout\);

-- Location: LCFF_X58_Y45_N19
\breg|XREGS[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][16]~regout\);

-- Location: LCFF_X52_Y43_N21
\breg|XREGS[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][16]~regout\);

-- Location: LCCOMB_X58_Y45_N18
\breg|ro2~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~183_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~183_combout\);

-- Location: LCFF_X49_Y44_N29
\breg|XREGS[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][16]~regout\);

-- Location: LCCOMB_X49_Y44_N6
\breg|ro2~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~184_combout\ = (\breg|ro2~183_combout\ & (((\breg|XREGS[31][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~183_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[27][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~183_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][16]~regout\,
	datad => \breg|XREGS[31][16]~regout\,
	combout => \breg|ro2~184_combout\);

-- Location: LCFF_X53_Y39_N17
\breg|XREGS[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][16]~regout\);

-- Location: LCCOMB_X50_Y46_N22
\breg|ro2~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~186_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~186_combout\);

-- Location: LCFF_X50_Y46_N21
\breg|XREGS[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][16]~regout\);

-- Location: LCCOMB_X50_Y46_N20
\breg|ro2~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~187_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~186_combout\ & ((\breg|XREGS[7][16]~regout\))) # (!\breg|ro2~186_combout\ & (\breg|XREGS[6][16]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][16]~regout\,
	datad => \breg|ro2~186_combout\,
	combout => \breg|ro2~187_combout\);

-- Location: LCFF_X58_Y43_N15
\breg|XREGS[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][16]~regout\);

-- Location: LCCOMB_X58_Y43_N14
\breg|ro2~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~188_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~187_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2~187_combout\,
	datac => \breg|XREGS[1][16]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~188_combout\);

-- Location: LCCOMB_X51_Y46_N26
\breg|ro2~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~189_combout\ = (\breg|ro2~188_combout\ & ((\breg|XREGS[3][16]~regout\) # ((!\breg|ro2[18]~14_combout\)))) # (!\breg|ro2~188_combout\ & (((\breg|XREGS[2][16]~regout\ & \breg|ro2[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][16]~regout\,
	datab => \breg|ro2~188_combout\,
	datac => \breg|XREGS[2][16]~regout\,
	datad => \breg|ro2[18]~14_combout\,
	combout => \breg|ro2~189_combout\);

-- Location: LCFF_X56_Y44_N25
\breg|XREGS[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][15]~regout\);

-- Location: LCFF_X57_Y44_N29
\breg|XREGS[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][15]~regout\);

-- Location: LCFF_X57_Y44_N31
\breg|XREGS[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][15]~regout\);

-- Location: LCCOMB_X57_Y44_N28
\breg|ro2~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~195_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][15]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][15]~regout\,
	datad => \breg|XREGS[17][15]~regout\,
	combout => \breg|ro2~195_combout\);

-- Location: LCFF_X56_Y44_N19
\breg|XREGS[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][15]~regout\);

-- Location: LCCOMB_X56_Y44_N18
\breg|ro2~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~196_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~195_combout\ & ((\breg|XREGS[29][15]~regout\))) # (!\breg|ro2~195_combout\ & (\breg|XREGS[21][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][15]~regout\,
	datad => \breg|ro2~195_combout\,
	combout => \breg|ro2~196_combout\);

-- Location: LCFF_X52_Y38_N25
\breg|XREGS[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux16~1_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][15]~regout\);

-- Location: LCFF_X60_Y46_N11
\breg|XREGS[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][15]~regout\);

-- Location: LCFF_X54_Y45_N25
\breg|XREGS[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][15]~regout\);

-- Location: LCFF_X56_Y45_N17
\breg|XREGS[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][15]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][15]~regout\);

-- Location: LCFF_X57_Y42_N13
\breg|XREGS[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][15]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][15]~regout\);

-- Location: LCFF_X56_Y45_N31
\breg|XREGS[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][15]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][15]~regout\);

-- Location: LCCOMB_X56_Y45_N24
\breg|ro2~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~205_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][15]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[9][15]~regout\,
	datad => \breg|XREGS[8][15]~regout\,
	combout => \breg|ro2~205_combout\);

-- Location: LCFF_X59_Y45_N7
\breg|XREGS[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][15]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][15]~regout\);

-- Location: LCCOMB_X56_Y45_N18
\breg|ro2~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~206_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~205_combout\ & ((\breg|XREGS[11][15]~regout\))) # (!\breg|ro2~205_combout\ & (\breg|XREGS[10][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~205_combout\,
	datad => \breg|XREGS[11][15]~regout\,
	combout => \breg|ro2~206_combout\);

-- Location: LCFF_X59_Y34_N17
\breg|XREGS[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][15]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][15]~regout\);

-- Location: LCFF_X56_Y35_N29
\breg|XREGS[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][15]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][15]~regout\);

-- Location: LCCOMB_X59_Y34_N18
\breg|ro2~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~207_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[6][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][15]~regout\,
	datad => \breg|XREGS[6][15]~regout\,
	combout => \breg|ro2~207_combout\);

-- Location: LCCOMB_X59_Y34_N22
\breg|ro2~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~208_combout\ = (\breg|ro2~207_combout\ & (((\breg|XREGS[7][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~207_combout\ & (\breg|XREGS[5][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][15]~regout\,
	datab => \breg|ro2~207_combout\,
	datac => \breg|XREGS[7][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~208_combout\);

-- Location: LCCOMB_X58_Y44_N14
\breg|ro2~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~212_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[14][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~212_combout\);

-- Location: LCFF_X58_Y44_N13
\breg|XREGS[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][15]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][15]~regout\);

-- Location: LCCOMB_X58_Y44_N30
\breg|ro2~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~213_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~212_combout\ & (\breg|XREGS[15][15]~regout\)) # (!\breg|ro2~212_combout\ & ((\breg|XREGS[13][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[13][15]~regout\,
	datad => \breg|ro2~212_combout\,
	combout => \breg|ro2~213_combout\);

-- Location: LCCOMB_X53_Y44_N28
\breg|ro2~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~216_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][14]~regout\,
	datad => \breg|XREGS[8][14]~regout\,
	combout => \breg|ro2~216_combout\);

-- Location: LCFF_X52_Y48_N29
\breg|XREGS[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][14]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][14]~regout\);

-- Location: LCFF_X52_Y48_N15
\breg|XREGS[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][14]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][14]~regout\);

-- Location: LCCOMB_X51_Y48_N14
\breg|ro2~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~222_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[24][14]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[16][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][14]~regout\,
	datad => \breg|XREGS[24][14]~regout\,
	combout => \breg|ro2~222_combout\);

-- Location: LCFF_X57_Y43_N7
\breg|XREGS[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][14]~regout\);

-- Location: LCFF_X58_Y43_N17
\breg|XREGS[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][14]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][14]~regout\);

-- Location: LCFF_X57_Y35_N13
\breg|XREGS[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][14]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][14]~regout\);

-- Location: LCFF_X53_Y42_N7
\breg|XREGS[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux17~1_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][14]~regout\);

-- Location: LCCOMB_X57_Y35_N14
\breg|ro2~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~233_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][14]~regout\,
	combout => \breg|ro2~233_combout\);

-- Location: LCFF_X57_Y44_N11
\breg|XREGS[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][13]~regout\);

-- Location: LCFF_X54_Y43_N7
\breg|XREGS[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][13]~regout\);

-- Location: LCFF_X54_Y43_N5
\breg|XREGS[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][13]~regout\);

-- Location: LCCOMB_X54_Y43_N6
\breg|ro2~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~239_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][13]~regout\,
	datac => \breg|XREGS[22][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~239_combout\);

-- Location: LCFF_X53_Y45_N1
\breg|XREGS[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][13]~regout\);

-- Location: LCFF_X53_Y45_N11
\breg|XREGS[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][13]~regout\);

-- Location: LCCOMB_X53_Y45_N0
\breg|ro2~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~244_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~244_combout\);

-- Location: LCFF_X57_Y42_N23
\breg|XREGS[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][13]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][13]~regout\);

-- Location: LCFF_X53_Y37_N5
\breg|XREGS[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][13]~regout\);

-- Location: LCFF_X54_Y41_N27
\breg|XREGS[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux18~1_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][13]~regout\);

-- Location: LCCOMB_X51_Y34_N20
\breg|ro2~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~251_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\) # (\breg|XREGS[2][13]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][13]~regout\ & (!\breg|ro2[18]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][13]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|XREGS[2][13]~regout\,
	combout => \breg|ro2~251_combout\);

-- Location: LCFF_X58_Y40_N1
\breg|XREGS[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][13]~regout\);

-- Location: LCFF_X58_Y46_N1
\breg|XREGS[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][13]~regout\);

-- Location: LCFF_X54_Y34_N9
\breg|XREGS[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][12]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][12]~regout\);

-- Location: LCFF_X56_Y34_N7
\breg|XREGS[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][12]~regout\);

-- Location: LCFF_X54_Y43_N15
\breg|XREGS[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][12]~regout\);

-- Location: LCFF_X54_Y43_N25
\breg|XREGS[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][12]~regout\);

-- Location: LCCOMB_X54_Y43_N24
\breg|ro2~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~260_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[22][12]~regout\,
	datac => \breg|XREGS[18][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~260_combout\);

-- Location: LCFF_X56_Y34_N9
\breg|XREGS[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][12]~regout\);

-- Location: LCCOMB_X56_Y34_N8
\breg|ro2~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~261_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~260_combout\ & ((\breg|XREGS[30][12]~regout\))) # (!\breg|ro2~260_combout\ & (\breg|XREGS[26][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][12]~regout\,
	datad => \breg|ro2~260_combout\,
	combout => \breg|ro2~261_combout\);

-- Location: LCFF_X54_Y47_N5
\breg|XREGS[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][12]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][12]~regout\);

-- Location: LCFF_X53_Y47_N13
\breg|XREGS[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][12]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][12]~regout\);

-- Location: LCFF_X54_Y47_N19
\breg|XREGS[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][12]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][12]~regout\);

-- Location: LCCOMB_X53_Y47_N6
\breg|ro2~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~262_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(22) & \breg|XREGS[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[17][12]~regout\,
	combout => \breg|ro2~262_combout\);

-- Location: LCFF_X52_Y47_N25
\breg|XREGS[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][12]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][12]~regout\);

-- Location: LCCOMB_X52_Y47_N18
\breg|ro2~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~263_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~262_combout\ & ((\breg|XREGS[29][12]~regout\))) # (!\breg|ro2~262_combout\ & (\breg|XREGS[21][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][12]~regout\,
	datac => \breg|XREGS[29][12]~regout\,
	datad => \breg|ro2~262_combout\,
	combout => \breg|ro2~263_combout\);

-- Location: LCFF_X53_Y48_N1
\breg|XREGS[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][12]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][12]~regout\);

-- Location: LCFF_X51_Y48_N11
\breg|XREGS[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][12]~regout\);

-- Location: LCFF_X51_Y48_N9
\breg|XREGS[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][12]~regout\);

-- Location: LCCOMB_X51_Y48_N8
\breg|ro2~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~264_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~264_combout\);

-- Location: LCFF_X53_Y48_N27
\breg|XREGS[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][12]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][12]~regout\);

-- Location: LCCOMB_X52_Y48_N12
\breg|ro2~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~265_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~264_combout\ & ((\breg|XREGS[28][12]~regout\))) # (!\breg|ro2~264_combout\ & (\breg|XREGS[20][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][12]~regout\,
	datac => \breg|XREGS[28][12]~regout\,
	datad => \breg|ro2~264_combout\,
	combout => \breg|ro2~265_combout\);

-- Location: LCCOMB_X52_Y48_N2
\breg|ro2~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~266_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~263_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~263_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~265_combout\,
	combout => \breg|ro2~266_combout\);

-- Location: LCFF_X54_Y45_N9
\breg|XREGS[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][12]~regout\);

-- Location: LCFF_X58_Y45_N5
\breg|XREGS[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][12]~regout\);

-- Location: LCFF_X53_Y47_N5
\breg|XREGS[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][12]~feeder_combout\,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][12]~regout\);

-- Location: LCCOMB_X53_Y47_N18
\breg|ro2~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~267_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][12]~regout\,
	datab => \breg|XREGS[19][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~267_combout\);

-- Location: LCFF_X54_Y45_N19
\breg|XREGS[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][12]~regout\);

-- Location: LCCOMB_X54_Y45_N18
\breg|ro2~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~268_combout\ = (\breg|ro2~267_combout\ & (((\breg|XREGS[31][12]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~267_combout\ & (\breg|XREGS[27][12]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~267_combout\,
	datab => \breg|XREGS[27][12]~regout\,
	datac => \breg|XREGS[31][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~268_combout\);

-- Location: LCCOMB_X47_Y42_N2
\breg|ro2~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~269_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~266_combout\ & ((\breg|ro2~268_combout\))) # (!\breg|ro2~266_combout\ & (\breg|ro2~261_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~261_combout\,
	datac => \breg|ro2~266_combout\,
	datad => \breg|ro2~268_combout\,
	combout => \breg|ro2~269_combout\);

-- Location: LCFF_X58_Y43_N11
\breg|XREGS[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][12]~regout\);

-- Location: LCFF_X61_Y40_N21
\breg|XREGS[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][12]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][12]~regout\);

-- Location: LCFF_X61_Y37_N9
\breg|XREGS[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][12]~regout\);

-- Location: LCFF_X59_Y35_N23
\breg|XREGS[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][12]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][12]~regout\);

-- Location: LCCOMB_X61_Y37_N14
\breg|ro2~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~270_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[5][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][12]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][12]~regout\,
	datab => \breg|XREGS[5][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~270_combout\);

-- Location: LCFF_X61_Y40_N3
\breg|XREGS[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][12]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][12]~regout\);

-- Location: LCCOMB_X61_Y40_N28
\breg|ro2~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~271_combout\ = (\breg|ro2~270_combout\ & ((\breg|XREGS[7][12]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~270_combout\ & (((\breg|XREGS[6][12]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~270_combout\,
	datab => \breg|XREGS[7][12]~regout\,
	datac => \breg|XREGS[6][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~271_combout\);

-- Location: LCFF_X58_Y43_N5
\breg|XREGS[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][12]~regout\);

-- Location: LCCOMB_X58_Y43_N26
\breg|ro2~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~272_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~271_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2~271_combout\,
	datac => \breg|XREGS[1][12]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~272_combout\);

-- Location: LCFF_X60_Y39_N7
\breg|XREGS[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][12]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][12]~regout\);

-- Location: LCCOMB_X58_Y43_N10
\breg|ro2~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~273_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~272_combout\ & (\breg|XREGS[3][12]~regout\)) # (!\breg|ro2~272_combout\ & ((\breg|XREGS[2][12]~regout\))))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[3][12]~regout\,
	datac => \breg|XREGS[2][12]~regout\,
	datad => \breg|ro2~272_combout\,
	combout => \breg|ro2~273_combout\);

-- Location: LCCOMB_X47_Y42_N20
\breg|ro2~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~274_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~269_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~273_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~269_combout\,
	combout => \breg|ro2~274_combout\);

-- Location: LCFF_X59_Y40_N1
\breg|XREGS[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][12]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][12]~regout\);

-- Location: LCFF_X54_Y35_N27
\breg|XREGS[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux19~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][12]~regout\);

-- Location: LCCOMB_X53_Y47_N24
\breg|ro2~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~279_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][11]~regout\,
	datac => \breg|XREGS[25][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~279_combout\);

-- Location: LCCOMB_X56_Y44_N10
\breg|ro2~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~280_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~279_combout\ & ((\breg|XREGS[29][11]~regout\))) # (!\breg|ro2~279_combout\ & (\breg|XREGS[21][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][11]~regout\,
	datac => \breg|XREGS[29][11]~regout\,
	datad => \breg|ro2~279_combout\,
	combout => \breg|ro2~280_combout\);

-- Location: LCFF_X54_Y43_N19
\breg|XREGS[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][11]~regout\);

-- Location: LCFF_X54_Y43_N1
\breg|XREGS[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][11]~regout\);

-- Location: LCCOMB_X54_Y43_N18
\breg|ro2~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~281_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][11]~regout\,
	datac => \breg|XREGS[22][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~281_combout\);

-- Location: LCCOMB_X60_Y41_N26
\breg|ro2~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~282_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~281_combout\ & (\breg|XREGS[30][11]~regout\)) # (!\breg|ro2~281_combout\ & ((\breg|XREGS[26][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][11]~regout\,
	datac => \breg|XREGS[26][11]~regout\,
	datad => \breg|ro2~281_combout\,
	combout => \breg|ro2~282_combout\);

-- Location: LCFF_X53_Y48_N21
\breg|XREGS[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][11]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][11]~regout\);

-- Location: LCCOMB_X51_Y48_N30
\breg|ro2~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~283_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[24][11]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[24][11]~regout\,
	datad => \breg|XREGS[16][11]~regout\,
	combout => \breg|ro2~283_combout\);

-- Location: LCCOMB_X52_Y48_N16
\breg|ro2~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~284_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~283_combout\ & (\breg|XREGS[28][11]~regout\)) # (!\breg|ro2~283_combout\ & ((\breg|XREGS[20][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][11]~regout\,
	datac => \breg|ro2~283_combout\,
	datad => \breg|XREGS[20][11]~regout\,
	combout => \breg|ro2~284_combout\);

-- Location: LCCOMB_X52_Y48_N18
\breg|ro2~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~285_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|ro2~282_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~284_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~284_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~282_combout\,
	combout => \breg|ro2~285_combout\);

-- Location: LCFF_X54_Y45_N21
\breg|XREGS[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][11]~regout\);

-- Location: LCFF_X53_Y45_N25
\breg|XREGS[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][11]~regout\);

-- Location: LCCOMB_X53_Y45_N24
\breg|ro2~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~286_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~286_combout\);

-- Location: LCCOMB_X54_Y45_N20
\breg|ro2~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~287_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~286_combout\ & (\breg|XREGS[31][11]~regout\)) # (!\breg|ro2~286_combout\ & ((\breg|XREGS[27][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][11]~regout\,
	datad => \breg|ro2~286_combout\,
	combout => \breg|ro2~287_combout\);

-- Location: LCCOMB_X48_Y43_N6
\breg|ro2~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~288_combout\ = (\breg|ro2~285_combout\ & (((\breg|ro2~287_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~285_combout\ & (\breg|ro2~280_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~280_combout\,
	datab => \breg|ro2~287_combout\,
	datac => \breg|ro2~285_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~288_combout\);

-- Location: LCFF_X53_Y44_N17
\breg|XREGS[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][11]~regout\);

-- Location: LCFF_X53_Y44_N3
\breg|XREGS[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][11]~regout\);

-- Location: LCCOMB_X53_Y44_N2
\breg|ro2~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~289_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|XREGS[9][11]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][11]~regout\,
	datad => \breg|XREGS[9][11]~regout\,
	combout => \breg|ro2~289_combout\);

-- Location: LCCOMB_X53_Y44_N16
\breg|ro2~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~290_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~289_combout\ & (\breg|XREGS[11][11]~regout\)) # (!\breg|ro2~289_combout\ & ((\breg|XREGS[10][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][11]~regout\,
	datad => \breg|ro2~289_combout\,
	combout => \breg|ro2~290_combout\);

-- Location: LCFF_X60_Y40_N31
\breg|XREGS[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][11]~regout\);

-- Location: LCFF_X61_Y40_N11
\breg|XREGS[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][11]~regout\);

-- Location: LCFF_X61_Y44_N29
\breg|XREGS[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][11]~regout\);

-- Location: LCCOMB_X61_Y40_N10
\breg|ro2~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~291_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[6][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[6][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~291_combout\);

-- Location: LCFF_X61_Y40_N9
\breg|XREGS[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][11]~regout\);

-- Location: LCCOMB_X61_Y40_N8
\breg|ro2~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~292_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~291_combout\ & ((\breg|XREGS[7][11]~regout\))) # (!\breg|ro2~291_combout\ & (\breg|XREGS[5][11]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][11]~regout\,
	datad => \breg|ro2~291_combout\,
	combout => \breg|ro2~292_combout\);

-- Location: LCFF_X58_Y43_N3
\breg|XREGS[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][11]~regout\);

-- Location: LCCOMB_X58_Y43_N24
\breg|ro2~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~293_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|XREGS[2][11]~regout\) # (\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][11]~regout\ & ((!\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[1][11]~regout\,
	datac => \breg|XREGS[2][11]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~293_combout\);

-- Location: LCCOMB_X49_Y46_N24
\breg|ro2~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~294_combout\ = (\breg|ro2~293_combout\ & ((\breg|XREGS[3][11]~regout\) # ((!\breg|ro2[18]~17_combout\)))) # (!\breg|ro2~293_combout\ & (((\breg|ro2[18]~17_combout\ & \breg|ro2~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~293_combout\,
	datab => \breg|XREGS[3][11]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~292_combout\,
	combout => \breg|ro2~294_combout\);

-- Location: LCCOMB_X48_Y43_N16
\breg|ro2~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~295_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~290_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~294_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~290_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~294_combout\,
	combout => \breg|ro2~295_combout\);

-- Location: LCFF_X48_Y43_N31
\breg|XREGS[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][11]~regout\);

-- Location: LCFF_X60_Y42_N17
\breg|XREGS[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][11]~regout\);

-- Location: LCFF_X60_Y42_N19
\breg|XREGS[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][11]~regout\);

-- Location: LCCOMB_X60_Y42_N8
\breg|ro2~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~296_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[12][11]~regout\,
	datac => \breg|XREGS[14][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~296_combout\);

-- Location: LCFF_X54_Y42_N3
\breg|XREGS[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux20~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][11]~regout\);

-- Location: LCCOMB_X48_Y43_N20
\breg|ro2~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~297_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~296_combout\ & (\breg|XREGS[15][11]~regout\)) # (!\breg|ro2~296_combout\ & ((\breg|XREGS[13][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][11]~regout\,
	datab => \breg|XREGS[13][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~296_combout\,
	combout => \breg|ro2~297_combout\);

-- Location: LCCOMB_X48_Y43_N2
\breg|ro2~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~298_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~295_combout\ & (\breg|ro2~297_combout\)) # (!\breg|ro2~295_combout\ & ((\breg|ro2~288_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~297_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~295_combout\,
	datad => \breg|ro2~288_combout\,
	combout => \breg|ro2~298_combout\);

-- Location: LCFF_X57_Y42_N9
\breg|XREGS[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][9]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][9]~regout\);

-- Location: LCFF_X53_Y47_N31
\breg|XREGS[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][9]~regout\);

-- Location: LCFF_X52_Y39_N9
\breg|XREGS[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux22~1_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][9]~regout\);

-- Location: LCFF_X57_Y43_N11
\breg|XREGS[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][9]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][9]~regout\);

-- Location: LCFF_X58_Y45_N11
\breg|XREGS[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][9]~regout\);

-- Location: LCFF_X61_Y40_N15
\breg|XREGS[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][9]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][9]~regout\);

-- Location: LCFF_X56_Y35_N27
\breg|XREGS[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][9]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][9]~regout\);

-- Location: LCFF_X60_Y42_N11
\breg|XREGS[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][9]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][9]~regout\);

-- Location: LCFF_X57_Y44_N17
\breg|XREGS[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][8]~regout\);

-- Location: LCFF_X57_Y44_N19
\breg|XREGS[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][8]~regout\);

-- Location: LCCOMB_X57_Y44_N16
\breg|ro2~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~321_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][8]~regout\,
	datad => \breg|XREGS[17][8]~regout\,
	combout => \breg|ro2~321_combout\);

-- Location: LCFF_X56_Y40_N31
\breg|XREGS[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux23~1_combout\,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][8]~regout\);

-- Location: LCFF_X56_Y36_N25
\breg|XREGS[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][8]~regout\);

-- Location: LCFF_X56_Y36_N23
\breg|XREGS[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][8]~regout\);

-- Location: LCCOMB_X56_Y36_N22
\breg|ro2~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~323_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][8]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][8]~regout\,
	datad => \breg|XREGS[22][8]~regout\,
	combout => \breg|ro2~323_combout\);

-- Location: LCFF_X57_Y40_N17
\breg|XREGS[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][8]~regout\);

-- Location: LCCOMB_X57_Y43_N14
\breg|ro2~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~324_combout\ = (\breg|ro2~323_combout\ & ((\breg|XREGS[30][8]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~323_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- \breg|XREGS[26][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][8]~regout\,
	datab => \breg|ro2~323_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[26][8]~regout\,
	combout => \breg|ro2~324_combout\);

-- Location: LCFF_X56_Y48_N13
\breg|XREGS[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][8]~regout\);

-- Location: LCCOMB_X59_Y44_N2
\breg|ro2~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~325_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[16][8]~regout\,
	datac => \breg|XREGS[24][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~325_combout\);

-- Location: LCCOMB_X56_Y48_N16
\breg|ro2~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~326_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~325_combout\ & (\breg|XREGS[28][8]~regout\)) # (!\breg|ro2~325_combout\ & ((\breg|XREGS[20][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (\breg|ro2~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|ro2~325_combout\,
	datac => \breg|XREGS[28][8]~regout\,
	datad => \breg|XREGS[20][8]~regout\,
	combout => \breg|ro2~326_combout\);

-- Location: LCCOMB_X56_Y47_N10
\breg|ro2~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~327_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|ro2~324_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~326_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~324_combout\,
	combout => \breg|ro2~327_combout\);

-- Location: LCFF_X57_Y45_N1
\breg|XREGS[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][8]~regout\);

-- Location: LCFF_X57_Y45_N11
\breg|XREGS[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][8]~regout\);

-- Location: LCFF_X57_Y46_N25
\breg|XREGS[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][8]~regout\);

-- Location: LCCOMB_X57_Y46_N24
\breg|ro2~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~331_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~331_combout\);

-- Location: LCFF_X57_Y46_N3
\breg|XREGS[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][8]~regout\);

-- Location: LCCOMB_X57_Y46_N2
\breg|ro2~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~332_combout\ = (\breg|ro2~331_combout\ & (((\breg|XREGS[11][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|ro2~331_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~331_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][8]~regout\,
	datad => \breg|XREGS[10][8]~regout\,
	combout => \breg|ro2~332_combout\);

-- Location: LCCOMB_X61_Y40_N16
\breg|ro2~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~333_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[6][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[4][8]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][8]~regout\,
	datab => \breg|XREGS[6][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~333_combout\);

-- Location: LCFF_X57_Y37_N11
\breg|XREGS[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][8]~regout\);

-- Location: LCFF_X56_Y40_N7
\breg|XREGS[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][8]~regout\);

-- Location: LCFF_X56_Y47_N21
\breg|XREGS[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][8]~regout\);

-- Location: LCFF_X54_Y48_N11
\breg|XREGS[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][7]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][7]~regout\);

-- Location: LCFF_X57_Y43_N9
\breg|XREGS[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][7]~regout\);

-- Location: LCFF_X56_Y43_N19
\breg|XREGS[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][7]~regout\);

-- Location: LCFF_X56_Y43_N13
\breg|XREGS[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][7]~regout\);

-- Location: LCCOMB_X56_Y43_N12
\breg|ro2~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~351_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][7]~regout\,
	datad => \breg|XREGS[23][7]~regout\,
	combout => \breg|ro2~351_combout\);

-- Location: LCFF_X57_Y43_N3
\breg|XREGS[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][7]~regout\);

-- Location: LCCOMB_X57_Y43_N8
\breg|ro2~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~352_combout\ = (\breg|ro2~351_combout\ & (((\breg|XREGS[31][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~351_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[27][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~351_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][7]~regout\,
	datad => \breg|XREGS[31][7]~regout\,
	combout => \breg|ro2~352_combout\);

-- Location: LCFF_X62_Y36_N17
\breg|XREGS[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][7]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][7]~regout\);

-- Location: LCFF_X59_Y34_N21
\breg|XREGS[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][7]~regout\);

-- Location: LCFF_X60_Y40_N29
\breg|XREGS[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][7]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][7]~regout\);

-- Location: LCCOMB_X59_Y34_N14
\breg|ro2~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~354_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~354_combout\);

-- Location: LCFF_X59_Y34_N5
\breg|XREGS[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][7]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][7]~regout\);

-- Location: LCCOMB_X59_Y34_N2
\breg|ro2~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~355_combout\ = (\breg|ro2~354_combout\ & (((\breg|XREGS[7][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~354_combout\ & (\breg|XREGS[6][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][7]~regout\,
	datab => \breg|XREGS[7][7]~regout\,
	datac => \breg|ro2~354_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~355_combout\);

-- Location: LCFF_X59_Y40_N3
\breg|XREGS[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][7]~regout\);

-- Location: LCCOMB_X59_Y40_N2
\breg|ro2~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~359_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[12][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~359_combout\);

-- Location: LCCOMB_X57_Y44_N8
\breg|ro2~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~363_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][6]~regout\,
	datad => \breg|XREGS[17][6]~regout\,
	combout => \breg|ro2~363_combout\);

-- Location: LCCOMB_X56_Y44_N4
\breg|ro2~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~364_combout\ = (\breg|ro2~363_combout\ & (((\breg|XREGS[29][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~363_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[21][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~363_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][6]~regout\,
	datad => \breg|XREGS[29][6]~regout\,
	combout => \breg|ro2~364_combout\);

-- Location: LCCOMB_X56_Y36_N6
\breg|ro2~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~365_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][6]~regout\,
	datad => \breg|XREGS[22][6]~regout\,
	combout => \breg|ro2~365_combout\);

-- Location: LCFF_X59_Y39_N25
\breg|XREGS[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][6]~regout\);

-- Location: LCCOMB_X59_Y39_N24
\breg|ro2~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~366_combout\ = (\breg|ro2~365_combout\ & (((\breg|XREGS[30][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~365_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[26][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~365_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][6]~regout\,
	datad => \breg|XREGS[26][6]~regout\,
	combout => \breg|ro2~366_combout\);

-- Location: LCFF_X60_Y39_N17
\breg|XREGS[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][6]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][6]~regout\);

-- Location: LCFF_X59_Y40_N9
\breg|XREGS[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][6]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][6]~regout\);

-- Location: LCFF_X56_Y39_N31
\breg|XREGS[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux25~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][6]~regout\);

-- Location: LCFF_X57_Y45_N15
\breg|XREGS[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][5]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][5]~regout\);

-- Location: LCFF_X59_Y39_N11
\breg|XREGS[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][5]~regout\);

-- Location: LCFF_X56_Y36_N21
\breg|XREGS[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][5]~regout\);

-- Location: LCFF_X56_Y36_N15
\breg|XREGS[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][5]~regout\);

-- Location: LCCOMB_X56_Y36_N20
\breg|ro2~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~386_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][5]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][5]~regout\,
	datac => \breg|XREGS[22][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~386_combout\);

-- Location: LCFF_X59_Y39_N9
\breg|XREGS[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][5]~regout\);

-- Location: LCCOMB_X59_Y39_N10
\breg|ro2~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~387_combout\ = (\breg|ro2~386_combout\ & ((\breg|XREGS[30][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~386_combout\ & (((\breg|XREGS[26][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~386_combout\,
	datab => \breg|XREGS[30][5]~regout\,
	datac => \breg|XREGS[26][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~387_combout\);

-- Location: LCFF_X52_Y47_N13
\breg|XREGS[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][5]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][5]~regout\);

-- Location: LCFF_X53_Y43_N31
\breg|XREGS[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][5]~regout\);

-- Location: LCFF_X60_Y39_N21
\breg|XREGS[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][5]~regout\);

-- Location: LCFF_X59_Y37_N13
\breg|XREGS[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][5]~regout\);

-- Location: LCFF_X56_Y37_N13
\breg|XREGS[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux26~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][5]~regout\);

-- Location: LCFF_X56_Y44_N21
\breg|XREGS[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][10]~regout\);

-- Location: LCFF_X53_Y47_N27
\breg|XREGS[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][10]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][10]~regout\);

-- Location: LCFF_X54_Y46_N23
\breg|XREGS[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][10]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][10]~regout\);

-- Location: LCCOMB_X58_Y47_N28
\breg|ro2~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~405_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[25][10]~regout\,
	combout => \breg|ro2~405_combout\);

-- Location: LCFF_X56_Y44_N3
\breg|XREGS[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][10]~regout\);

-- Location: LCCOMB_X56_Y44_N2
\breg|ro2~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~406_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~405_combout\ & ((\breg|XREGS[29][10]~regout\))) # (!\breg|ro2~405_combout\ & (\breg|XREGS[21][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][10]~regout\,
	datad => \breg|ro2~405_combout\,
	combout => \breg|ro2~406_combout\);

-- Location: LCFF_X58_Y45_N25
\breg|XREGS[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][10]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][10]~regout\);

-- Location: LCFF_X52_Y44_N1
\breg|XREGS[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][10]~regout\);

-- Location: LCFF_X56_Y45_N11
\breg|XREGS[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][10]~regout\);

-- Location: LCCOMB_X56_Y45_N10
\breg|ro2~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~415_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~415_combout\);

-- Location: LCFF_X61_Y37_N13
\breg|XREGS[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][10]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][10]~regout\);

-- Location: LCFF_X58_Y41_N1
\breg|XREGS[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][10]~regout\);

-- Location: LCFF_X56_Y35_N1
\breg|XREGS[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][10]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][10]~regout\);

-- Location: LCCOMB_X61_Y37_N22
\breg|ro2~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~417_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][10]~regout\,
	datab => \breg|XREGS[4][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~417_combout\);

-- Location: LCFF_X60_Y39_N23
\breg|XREGS[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][10]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][10]~regout\);

-- Location: LCCOMB_X61_Y37_N4
\breg|ro2~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~418_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~417_combout\ & ((\breg|XREGS[7][10]~regout\))) # (!\breg|ro2~417_combout\ & (\breg|XREGS[5][10]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][10]~regout\,
	datad => \breg|ro2~417_combout\,
	combout => \breg|ro2~418_combout\);

-- Location: LCFF_X57_Y35_N5
\breg|XREGS[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][10]~regout\);

-- Location: LCFF_X57_Y35_N3
\breg|XREGS[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][10]~regout\);

-- Location: LCFF_X56_Y45_N29
\breg|XREGS[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][17]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][17]~regout\);

-- Location: LCFF_X56_Y45_N7
\breg|XREGS[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][17]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][17]~regout\);

-- Location: LCCOMB_X58_Y47_N10
\breg|ro2~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~426_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|XREGS[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[8][17]~regout\,
	combout => \breg|ro2~426_combout\);

-- Location: LCFF_X56_Y34_N11
\breg|XREGS[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][17]~regout\);

-- Location: LCFF_X56_Y36_N9
\breg|XREGS[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][17]~regout\);

-- Location: LCFF_X56_Y36_N27
\breg|XREGS[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][17]~regout\);

-- Location: LCCOMB_X56_Y36_N8
\breg|ro2~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~428_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][17]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][17]~regout\,
	datad => \breg|XREGS[18][17]~regout\,
	combout => \breg|ro2~428_combout\);

-- Location: LCFF_X56_Y34_N5
\breg|XREGS[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][17]~regout\);

-- Location: LCCOMB_X56_Y34_N4
\breg|ro2~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~429_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~428_combout\ & ((\breg|XREGS[30][17]~regout\))) # (!\breg|ro2~428_combout\ & (\breg|XREGS[26][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][17]~regout\,
	datad => \breg|ro2~428_combout\,
	combout => \breg|ro2~429_combout\);

-- Location: LCFF_X51_Y35_N27
\breg|XREGS[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux14~1_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][17]~regout\);

-- Location: LCFF_X52_Y44_N19
\breg|XREGS[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][17]~regout\);

-- Location: LCFF_X57_Y44_N27
\breg|XREGS[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][17]~regout\);

-- Location: LCCOMB_X57_Y44_N26
\breg|ro2~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~430_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][17]~regout\,
	datac => \breg|XREGS[17][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~430_combout\);

-- Location: LCFF_X52_Y47_N11
\breg|XREGS[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][17]~regout\);

-- Location: LCCOMB_X52_Y47_N0
\breg|ro2~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~431_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~430_combout\ & ((\breg|XREGS[29][17]~regout\))) # (!\breg|ro2~430_combout\ & (\breg|XREGS[21][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][17]~regout\,
	datac => \breg|ro2~430_combout\,
	datad => \breg|XREGS[29][17]~regout\,
	combout => \breg|ro2~431_combout\);

-- Location: LCFF_X52_Y47_N15
\breg|XREGS[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][17]~regout\);

-- Location: LCFF_X50_Y45_N25
\breg|XREGS[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][17]~regout\);

-- Location: LCFF_X50_Y45_N27
\breg|XREGS[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][17]~regout\);

-- Location: LCCOMB_X50_Y45_N26
\breg|ro2~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~432_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~432_combout\);

-- Location: LCFF_X48_Y42_N21
\breg|XREGS[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][17]~regout\);

-- Location: LCCOMB_X51_Y45_N8
\breg|ro2~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~433_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~432_combout\ & (\breg|XREGS[28][17]~regout\)) # (!\breg|ro2~432_combout\ & ((\breg|XREGS[20][17]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][17]~regout\,
	datab => \breg|XREGS[20][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~432_combout\,
	combout => \breg|ro2~433_combout\);

-- Location: LCCOMB_X52_Y47_N28
\breg|ro2~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~434_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|ro2~431_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~433_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~431_combout\,
	combout => \breg|ro2~434_combout\);

-- Location: LCFF_X53_Y43_N29
\breg|XREGS[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][17]~regout\);

-- Location: LCFF_X56_Y43_N31
\breg|XREGS[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][17]~regout\);

-- Location: LCFF_X52_Y43_N9
\breg|XREGS[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][17]~regout\);

-- Location: LCCOMB_X56_Y43_N30
\breg|ro2~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~435_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~435_combout\);

-- Location: LCFF_X53_Y43_N11
\breg|XREGS[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][17]~regout\);

-- Location: LCCOMB_X53_Y43_N28
\breg|ro2~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~436_combout\ = (\breg|ro2~435_combout\ & ((\breg|XREGS[31][17]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~435_combout\ & (((\breg|XREGS[27][17]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][17]~regout\,
	datab => \breg|ro2~435_combout\,
	datac => \breg|XREGS[27][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~436_combout\);

-- Location: LCCOMB_X58_Y37_N18
\breg|ro2~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~437_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~434_combout\ & (\breg|ro2~436_combout\)) # (!\breg|ro2~434_combout\ & ((\breg|ro2~429_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~436_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~429_combout\,
	datad => \breg|ro2~434_combout\,
	combout => \breg|ro2~437_combout\);

-- Location: LCFF_X53_Y34_N15
\breg|XREGS[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][17]~regout\);

-- Location: LCFF_X62_Y36_N19
\breg|XREGS[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][17]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][17]~regout\);

-- Location: LCFF_X59_Y36_N3
\breg|XREGS[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][17]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][17]~regout\);

-- Location: LCFF_X62_Y36_N25
\breg|XREGS[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][17]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][17]~regout\);

-- Location: LCCOMB_X62_Y36_N2
\breg|ro2~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~438_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][17]~regout\,
	datab => \breg|XREGS[5][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~438_combout\);

-- Location: LCFF_X59_Y34_N25
\breg|XREGS[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][17]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][17]~regout\);

-- Location: LCCOMB_X62_Y36_N8
\breg|ro2~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~439_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~438_combout\ & ((\breg|XREGS[7][17]~regout\))) # (!\breg|ro2~438_combout\ & (\breg|XREGS[6][17]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][17]~regout\,
	datac => \breg|XREGS[7][17]~regout\,
	datad => \breg|ro2~438_combout\,
	combout => \breg|ro2~439_combout\);

-- Location: LCFF_X53_Y34_N21
\breg|XREGS[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][17]~regout\);

-- Location: LCCOMB_X53_Y34_N20
\breg|ro2~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~440_combout\ = (\breg|ro2[18]~14_combout\ & (\breg|ro2[18]~17_combout\)) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & ((\breg|ro2~439_combout\))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|XREGS[1][17]~regout\,
	datad => \breg|ro2~439_combout\,
	combout => \breg|ro2~440_combout\);

-- Location: LCFF_X59_Y35_N19
\breg|XREGS[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][17]~regout\);

-- Location: LCCOMB_X53_Y34_N14
\breg|ro2~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~441_combout\ = (\breg|ro2~440_combout\ & (((\breg|XREGS[3][17]~regout\)) # (!\breg|ro2[18]~14_combout\))) # (!\breg|ro2~440_combout\ & (\breg|ro2[18]~14_combout\ & (\breg|XREGS[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~440_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][17]~regout\,
	datad => \breg|XREGS[3][17]~regout\,
	combout => \breg|ro2~441_combout\);

-- Location: LCCOMB_X58_Y37_N20
\breg|ro2~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~442_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~437_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~441_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~437_combout\,
	combout => \breg|ro2~442_combout\);

-- Location: LCFF_X58_Y37_N7
\breg|XREGS[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][17]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][17]~regout\);

-- Location: LCFF_X58_Y37_N25
\breg|XREGS[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][17]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][17]~regout\);

-- Location: LCFF_X54_Y46_N17
\breg|XREGS[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][30]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][30]~regout\);

-- Location: LCFF_X56_Y36_N13
\breg|XREGS[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][30]~regout\);

-- Location: LCFF_X56_Y36_N19
\breg|XREGS[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][30]~regout\);

-- Location: LCCOMB_X56_Y36_N12
\breg|ro2~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~449_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][30]~regout\,
	datad => \breg|XREGS[18][30]~regout\,
	combout => \breg|ro2~449_combout\);

-- Location: LCFF_X56_Y46_N11
\breg|XREGS[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][30]~regout\);

-- Location: LCFF_X53_Y44_N31
\breg|XREGS[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][30]~regout\);

-- Location: LCCOMB_X53_Y44_N30
\breg|ro2~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~457_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[9][30]~regout\,
	datac => \breg|XREGS[8][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~457_combout\);

-- Location: LCCOMB_X57_Y46_N30
\breg|ro2~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~458_combout\ = (\breg|ro2~457_combout\ & (((\breg|XREGS[11][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|ro2~457_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~457_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][30]~regout\,
	datad => \breg|XREGS[10][30]~regout\,
	combout => \breg|ro2~458_combout\);

-- Location: LCFF_X59_Y36_N13
\breg|XREGS[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][30]~regout\);

-- Location: LCFF_X59_Y36_N7
\breg|XREGS[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][30]~regout\);

-- Location: LCFF_X62_Y36_N11
\breg|XREGS[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][30]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][30]~regout\);

-- Location: LCCOMB_X59_Y36_N6
\breg|ro2~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~459_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[6][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[6][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~459_combout\);

-- Location: LCFF_X59_Y42_N5
\breg|XREGS[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][30]~regout\);

-- Location: LCCOMB_X59_Y42_N6
\breg|ro2~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~460_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~459_combout\ & ((\breg|XREGS[7][30]~regout\))) # (!\breg|ro2~459_combout\ & (\breg|XREGS[5][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][30]~regout\,
	datad => \breg|ro2~459_combout\,
	combout => \breg|ro2~460_combout\);

-- Location: LCFF_X60_Y44_N3
\breg|XREGS[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][30]~regout\);

-- Location: LCCOMB_X60_Y42_N4
\breg|ro2~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~464_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][30]~regout\,
	datad => \breg|XREGS[14][30]~regout\,
	combout => \breg|ro2~464_combout\);

-- Location: LCCOMB_X60_Y44_N16
\breg|ro2~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~465_combout\ = (\breg|ro2~464_combout\ & (((\breg|XREGS[15][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~464_combout\ & (\breg|XREGS[13][30]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~464_combout\,
	datab => \breg|XREGS[13][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[15][30]~regout\,
	combout => \breg|ro2~465_combout\);

-- Location: LCFF_X56_Y34_N15
\breg|XREGS[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][29]~regout\);

-- Location: LCFF_X56_Y36_N17
\breg|XREGS[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][29]~regout\);

-- Location: LCFF_X56_Y36_N11
\breg|XREGS[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][29]~regout\);

-- Location: LCCOMB_X56_Y36_N10
\breg|ro2~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~470_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][29]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][29]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~470_combout\);

-- Location: LCFF_X56_Y34_N13
\breg|XREGS[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][29]~regout\);

-- Location: LCCOMB_X56_Y34_N14
\breg|ro2~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~471_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~470_combout\ & (\breg|XREGS[30][29]~regout\)) # (!\breg|ro2~470_combout\ & ((\breg|XREGS[26][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][29]~regout\,
	datad => \breg|ro2~470_combout\,
	combout => \breg|ro2~471_combout\);

-- Location: LCFF_X53_Y34_N23
\breg|XREGS[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][29]~regout\);

-- Location: LCFF_X57_Y34_N11
\breg|XREGS[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][29]~regout\);

-- Location: LCFF_X57_Y34_N21
\breg|XREGS[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][29]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][29]~regout\);

-- Location: LCFF_X56_Y35_N23
\breg|XREGS[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][29]~regout\);

-- Location: LCCOMB_X57_Y34_N2
\breg|ro2~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~480_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][29]~regout\,
	datab => \breg|XREGS[4][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~480_combout\);

-- Location: LCFF_X59_Y34_N7
\breg|XREGS[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][29]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][29]~regout\);

-- Location: LCCOMB_X57_Y34_N8
\breg|ro2~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~481_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~480_combout\ & ((\breg|XREGS[7][29]~regout\))) # (!\breg|ro2~480_combout\ & (\breg|XREGS[6][29]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][29]~regout\,
	datab => \breg|XREGS[7][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~480_combout\,
	combout => \breg|ro2~481_combout\);

-- Location: LCFF_X61_Y34_N3
\breg|XREGS[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][29]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][29]~regout\);

-- Location: LCFF_X52_Y34_N9
\breg|XREGS[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux2~1_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][29]~regout\);

-- Location: LCFF_X56_Y35_N9
\breg|XREGS[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][29]~regout\);

-- Location: LCCOMB_X57_Y34_N22
\breg|ro2~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~485_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][29]~regout\,
	datab => \breg|XREGS[12][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~485_combout\);

-- Location: LCFF_X58_Y34_N27
\breg|XREGS[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][29]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][29]~regout\);

-- Location: LCCOMB_X58_Y34_N20
\breg|ro2~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~486_combout\ = (\breg|ro2~485_combout\ & (((\breg|XREGS[15][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~485_combout\ & (\breg|XREGS[14][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][29]~regout\,
	datab => \breg|XREGS[15][29]~regout\,
	datac => \breg|ro2~485_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~486_combout\);

-- Location: LCFF_X53_Y35_N9
\breg|XREGS[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux3~1_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][28]~regout\);

-- Location: LCFF_X52_Y44_N13
\breg|XREGS[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][28]~regout\);

-- Location: LCCOMB_X52_Y47_N6
\breg|ro2~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~489_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[17][28]~regout\,
	datac => \breg|XREGS[25][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~489_combout\);

-- Location: LCCOMB_X52_Y46_N28
\breg|ro2~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~490_combout\ = (\breg|ro2~489_combout\ & (((\breg|XREGS[29][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~489_combout\ & (\breg|XREGS[21][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][28]~regout\,
	datab => \breg|XREGS[29][28]~regout\,
	datac => \breg|ro2~489_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~490_combout\);

-- Location: LCCOMB_X60_Y37_N26
\breg|ro2~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~491_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~491_combout\);

-- Location: LCCOMB_X56_Y34_N26
\breg|ro2~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~492_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~491_combout\ & (\breg|XREGS[30][28]~regout\)) # (!\breg|ro2~491_combout\ & ((\breg|XREGS[26][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][28]~regout\,
	datad => \breg|ro2~491_combout\,
	combout => \breg|ro2~492_combout\);

-- Location: LCFF_X58_Y38_N19
\breg|XREGS[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][28]~regout\);

-- Location: LCCOMB_X56_Y42_N8
\breg|ro2~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~493_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][28]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[24][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~493_combout\);

-- Location: LCCOMB_X60_Y46_N24
\breg|ro2~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~494_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~493_combout\ & ((\breg|XREGS[28][28]~regout\))) # (!\breg|ro2~493_combout\ & (\breg|XREGS[20][28]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][28]~regout\,
	datab => \breg|XREGS[28][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~493_combout\,
	combout => \breg|ro2~494_combout\);

-- Location: LCCOMB_X59_Y43_N18
\breg|ro2~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~495_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|ro2~492_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~492_combout\,
	datad => \breg|ro2~494_combout\,
	combout => \breg|ro2~495_combout\);

-- Location: LCFF_X53_Y43_N9
\breg|XREGS[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][28]~regout\);

-- Location: LCFF_X53_Y45_N15
\breg|XREGS[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][28]~regout\);

-- Location: LCFF_X52_Y43_N31
\breg|XREGS[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][28]~regout\);

-- Location: LCCOMB_X53_Y45_N14
\breg|ro2~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~496_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~496_combout\);

-- Location: LCFF_X53_Y43_N3
\breg|XREGS[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][28]~regout\);

-- Location: LCCOMB_X53_Y43_N8
\breg|ro2~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~497_combout\ = (\breg|ro2~496_combout\ & ((\breg|XREGS[31][28]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~496_combout\ & (((\breg|XREGS[27][28]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~496_combout\,
	datab => \breg|XREGS[31][28]~regout\,
	datac => \breg|XREGS[27][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~497_combout\);

-- Location: LCCOMB_X59_Y43_N28
\breg|ro2~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~498_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~495_combout\ & (\breg|ro2~497_combout\)) # (!\breg|ro2~495_combout\ & ((\breg|ro2~490_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~497_combout\,
	datab => \breg|ro2~490_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~495_combout\,
	combout => \breg|ro2~498_combout\);

-- Location: LCFF_X57_Y42_N5
\breg|XREGS[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][28]~regout\);

-- Location: LCFF_X56_Y45_N13
\breg|XREGS[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][28]~regout\);

-- Location: LCCOMB_X56_Y45_N12
\breg|ro2~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~499_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][28]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~499_combout\);

-- Location: LCCOMB_X58_Y35_N26
\breg|ro2~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~501_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[6][28]~regout\,
	datad => \breg|XREGS[4][28]~regout\,
	combout => \breg|ro2~501_combout\);

-- Location: LCCOMB_X58_Y35_N12
\breg|ro2~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~502_combout\ = (\breg|ro2~501_combout\ & ((\breg|XREGS[7][28]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~501_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- \breg|XREGS[5][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][28]~regout\,
	datab => \breg|ro2~501_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[5][28]~regout\,
	combout => \breg|ro2~502_combout\);

-- Location: LCFF_X62_Y37_N3
\breg|XREGS[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][27]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][27]~regout\);

-- Location: LCFF_X62_Y41_N17
\breg|XREGS[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][27]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][27]~regout\);

-- Location: LCFF_X62_Y41_N19
\breg|XREGS[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][27]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][27]~regout\);

-- Location: LCCOMB_X62_Y41_N8
\breg|ro2~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~510_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][27]~regout\,
	datad => \breg|XREGS[8][27]~regout\,
	combout => \breg|ro2~510_combout\);

-- Location: LCFF_X62_Y40_N17
\breg|XREGS[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][27]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][27]~regout\);

-- Location: LCCOMB_X62_Y39_N0
\breg|ro2~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~511_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~510_combout\ & ((\breg|XREGS[11][27]~regout\))) # (!\breg|ro2~510_combout\ & (\breg|XREGS[9][27]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[9][27]~regout\,
	datac => \breg|XREGS[11][27]~regout\,
	datad => \breg|ro2~510_combout\,
	combout => \breg|ro2~511_combout\);

-- Location: LCFF_X56_Y38_N21
\breg|XREGS[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux4~1_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][27]~regout\);

-- Location: LCCOMB_X60_Y37_N30
\breg|ro2~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~512_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~512_combout\);

-- Location: LCFF_X59_Y39_N21
\breg|XREGS[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][27]~regout\);

-- Location: LCCOMB_X59_Y39_N20
\breg|ro2~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~513_combout\ = (\breg|ro2~512_combout\ & (((\breg|XREGS[30][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~512_combout\ & (\breg|XREGS[26][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~512_combout\,
	datab => \breg|XREGS[26][27]~regout\,
	datac => \breg|XREGS[30][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~513_combout\);

-- Location: LCCOMB_X53_Y46_N12
\breg|ro2~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~514_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][27]~regout\,
	datac => \breg|XREGS[17][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~514_combout\);

-- Location: LCCOMB_X53_Y46_N4
\breg|ro2~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~515_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~514_combout\ & (\breg|XREGS[29][27]~regout\)) # (!\breg|ro2~514_combout\ & ((\breg|XREGS[21][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][27]~regout\,
	datad => \breg|ro2~514_combout\,
	combout => \breg|ro2~515_combout\);

-- Location: LCCOMB_X56_Y42_N26
\breg|ro2~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~516_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~516_combout\);

-- Location: LCFF_X57_Y47_N13
\breg|XREGS[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][27]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][27]~regout\);

-- Location: LCCOMB_X57_Y47_N26
\breg|ro2~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~517_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~516_combout\ & (\breg|XREGS[28][27]~regout\)) # (!\breg|ro2~516_combout\ & ((\breg|XREGS[20][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|ro2~516_combout\,
	datad => \breg|XREGS[20][27]~regout\,
	combout => \breg|ro2~517_combout\);

-- Location: LCCOMB_X58_Y44_N20
\breg|ro2~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~518_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # (\breg|ro2~515_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~517_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~517_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~515_combout\,
	combout => \breg|ro2~518_combout\);

-- Location: LCFF_X53_Y43_N21
\breg|XREGS[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][27]~regout\);

-- Location: LCFF_X53_Y45_N17
\breg|XREGS[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][27]~regout\);

-- Location: LCFF_X53_Y45_N19
\breg|XREGS[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][27]~regout\);

-- Location: LCCOMB_X53_Y45_N18
\breg|ro2~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~519_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~519_combout\);

-- Location: LCFF_X53_Y43_N27
\breg|XREGS[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][27]~regout\);

-- Location: LCCOMB_X53_Y43_N26
\breg|ro2~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~520_combout\ = (\breg|ro2~519_combout\ & (((\breg|XREGS[31][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~519_combout\ & (\breg|XREGS[27][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][27]~regout\,
	datab => \breg|ro2~519_combout\,
	datac => \breg|XREGS[31][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~520_combout\);

-- Location: LCCOMB_X60_Y36_N4
\breg|ro2~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~521_combout\ = (\breg|ro2~518_combout\ & ((\breg|ro2~520_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~518_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~518_combout\,
	datab => \breg|ro2~520_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~513_combout\,
	combout => \breg|ro2~521_combout\);

-- Location: LCFF_X57_Y34_N29
\breg|XREGS[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][27]~regout\);

-- Location: LCFF_X57_Y34_N15
\breg|XREGS[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][27]~regout\);

-- Location: LCFF_X56_Y35_N19
\breg|XREGS[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][27]~regout\);

-- Location: LCCOMB_X58_Y34_N24
\breg|ro2~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~522_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[5][27]~regout\,
	combout => \breg|ro2~522_combout\);

-- Location: LCFF_X59_Y34_N29
\breg|XREGS[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][27]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][27]~regout\);

-- Location: LCCOMB_X58_Y34_N18
\breg|ro2~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~523_combout\ = (\breg|ro2~522_combout\ & (((\breg|XREGS[7][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~522_combout\ & (\breg|XREGS[6][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~522_combout\,
	datab => \breg|XREGS[6][27]~regout\,
	datac => \breg|XREGS[7][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~523_combout\);

-- Location: LCFF_X53_Y34_N9
\breg|XREGS[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][27]~regout\);

-- Location: LCCOMB_X60_Y34_N28
\breg|ro2~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~524_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & ((\breg|ro2~523_combout\))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][27]~regout\,
	datab => \breg|ro2~523_combout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~524_combout\);

-- Location: LCCOMB_X60_Y34_N14
\breg|ro2~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~525_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~524_combout\ & ((\breg|XREGS[3][27]~regout\))) # (!\breg|ro2~524_combout\ & (\breg|XREGS[2][27]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[2][27]~regout\,
	datac => \breg|XREGS[3][27]~regout\,
	datad => \breg|ro2~524_combout\,
	combout => \breg|ro2~525_combout\);

-- Location: LCCOMB_X60_Y36_N18
\breg|ro2~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~526_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2~521_combout\) # (\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~525_combout\ & ((!\breg|ro2[18]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~525_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~521_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~526_combout\);

-- Location: LCFF_X57_Y35_N1
\breg|XREGS[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][27]~regout\);

-- Location: LCFF_X57_Y35_N11
\breg|XREGS[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][27]~regout\);

-- Location: LCFF_X56_Y35_N25
\breg|XREGS[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][27]~regout\);

-- Location: LCCOMB_X56_Y35_N24
\breg|ro2~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~527_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[13][27]~regout\,
	datac => \breg|XREGS[12][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~527_combout\);

-- Location: LCFF_X60_Y36_N21
\breg|XREGS[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][27]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][27]~regout\);

-- Location: LCCOMB_X60_Y36_N10
\breg|ro2~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~528_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~527_combout\ & (\breg|XREGS[15][27]~regout\)) # (!\breg|ro2~527_combout\ & ((\breg|XREGS[14][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][27]~regout\,
	datab => \breg|XREGS[14][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~527_combout\,
	combout => \breg|ro2~528_combout\);

-- Location: LCCOMB_X60_Y36_N12
\breg|ro2~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~529_combout\ = (\breg|ro2~526_combout\ & ((\breg|ro2~528_combout\) # ((!\breg|ro2[18]~2_combout\)))) # (!\breg|ro2~526_combout\ & (((\breg|ro2~511_combout\ & \breg|ro2[18]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~528_combout\,
	datab => \breg|ro2~526_combout\,
	datac => \breg|ro2~511_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~529_combout\);

-- Location: LCFF_X53_Y46_N7
\breg|XREGS[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][26]~regout\);

-- Location: LCFF_X53_Y46_N29
\breg|XREGS[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][26]~regout\);

-- Location: LCFF_X52_Y46_N15
\breg|XREGS[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][26]~regout\);

-- Location: LCCOMB_X53_Y46_N28
\breg|ro2~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~531_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][26]~regout\,
	datac => \breg|XREGS[25][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~531_combout\);

-- Location: LCFF_X52_Y46_N5
\breg|XREGS[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][26]~regout\);

-- Location: LCCOMB_X52_Y46_N4
\breg|ro2~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~532_combout\ = (\breg|ro2~531_combout\ & (((\breg|XREGS[29][26]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~531_combout\ & (\breg|XREGS[21][26]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][26]~regout\,
	datab => \breg|ro2~531_combout\,
	datac => \breg|XREGS[29][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~532_combout\);

-- Location: LCFF_X60_Y37_N13
\breg|XREGS[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][26]~regout\);

-- Location: LCFF_X60_Y37_N3
\breg|XREGS[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][26]~regout\);

-- Location: LCCOMB_X60_Y37_N12
\breg|ro2~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~533_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[22][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][26]~regout\,
	datad => \breg|XREGS[18][26]~regout\,
	combout => \breg|ro2~533_combout\);

-- Location: LCCOMB_X56_Y34_N18
\breg|ro2~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~534_combout\ = (\breg|ro2~533_combout\ & (((\breg|XREGS[30][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~533_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[26][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~533_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][26]~regout\,
	datad => \breg|XREGS[30][26]~regout\,
	combout => \breg|ro2~534_combout\);

-- Location: LCFF_X56_Y42_N1
\breg|XREGS[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][26]~regout\);

-- Location: LCFF_X56_Y42_N11
\breg|XREGS[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][26]~regout\);

-- Location: LCCOMB_X56_Y42_N0
\breg|ro2~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~535_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[24][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~535_combout\);

-- Location: LCCOMB_X60_Y43_N12
\breg|ro2~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~536_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~535_combout\ & (\breg|XREGS[28][26]~regout\)) # (!\breg|ro2~535_combout\ & ((\breg|XREGS[20][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][26]~regout\,
	datab => \breg|XREGS[20][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~535_combout\,
	combout => \breg|ro2~536_combout\);

-- Location: LCCOMB_X57_Y34_N16
\breg|ro2~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~537_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~534_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~536_combout\ & 
-- !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~534_combout\,
	datac => \breg|ro2~536_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~537_combout\);

-- Location: LCCOMB_X53_Y45_N4
\breg|ro2~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~538_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[23][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][26]~regout\,
	datad => \breg|XREGS[19][26]~regout\,
	combout => \breg|ro2~538_combout\);

-- Location: LCCOMB_X58_Y42_N26
\breg|ro2~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~539_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~538_combout\ & ((\breg|XREGS[31][26]~regout\))) # (!\breg|ro2~538_combout\ & (\breg|XREGS[27][26]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][26]~regout\,
	datad => \breg|ro2~538_combout\,
	combout => \breg|ro2~539_combout\);

-- Location: LCCOMB_X49_Y42_N20
\breg|ro2~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~540_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~537_combout\ & (\breg|ro2~539_combout\)) # (!\breg|ro2~537_combout\ & ((\breg|ro2~532_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~539_combout\,
	datac => \breg|ro2~532_combout\,
	datad => \breg|ro2~537_combout\,
	combout => \breg|ro2~540_combout\);

-- Location: LCFF_X49_Y46_N17
\breg|XREGS[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][26]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][26]~regout\);

-- Location: LCCOMB_X54_Y40_N8
\contr|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux9~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(6) & !\mem_i|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & \mem_i|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr|Mux9~0_combout\);

-- Location: LCCOMB_X49_Y43_N20
\breg|ro1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][23]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][23]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][23]~regout\,
	datac => \breg|XREGS[22][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~0_combout\);

-- Location: LCCOMB_X50_Y43_N6
\breg|ro1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~0_combout\ & (\breg|XREGS[30][23]~regout\)) # (!\breg|ro1~0_combout\ & ((\breg|XREGS[26][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|ro1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|ro1~0_combout\,
	datac => \breg|XREGS[30][23]~regout\,
	datad => \breg|XREGS[26][23]~regout\,
	combout => \breg|ro1~1_combout\);

-- Location: LCCOMB_X59_Y38_N4
\breg|ro1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~18_combout\ = (\breg|ro1[29]~16_combout\ & (\breg|ro1[29]~17_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][23]~regout\))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][23]~regout\,
	datad => \breg|XREGS[2][23]~regout\,
	combout => \breg|ro1~18_combout\);

-- Location: LCCOMB_X47_Y44_N12
\breg|ro1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~21_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[13][23]~regout\,
	datad => \breg|XREGS[12][23]~regout\,
	combout => \breg|ro1~21_combout\);

-- Location: LCCOMB_X50_Y44_N0
\breg|ro1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~22_combout\ = (\breg|ro1~21_combout\ & (((\breg|XREGS[15][23]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~21_combout\ & (\breg|XREGS[14][23]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~21_combout\,
	datab => \breg|XREGS[14][23]~regout\,
	datac => \breg|XREGS[15][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~22_combout\);

-- Location: LCCOMB_X48_Y44_N24
\breg|ro1[29]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1[29]~24_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (!\mem_i|altsyncram_component|auto_generated|q_a\(19) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1[29]~24_combout\);

-- Location: LCCOMB_X57_Y36_N0
\breg|ro1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~27_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][24]~regout\,
	datab => \breg|XREGS[9][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~27_combout\);

-- Location: LCCOMB_X62_Y38_N6
\breg|ro1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~28_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~27_combout\ & ((\breg|XREGS[11][24]~regout\))) # (!\breg|ro1~27_combout\ & (\breg|XREGS[10][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][24]~regout\,
	datab => \breg|XREGS[11][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~27_combout\,
	combout => \breg|ro1~28_combout\);

-- Location: LCCOMB_X51_Y44_N0
\breg|ro1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~29_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][24]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][24]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][24]~regout\,
	datac => \breg|XREGS[17][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~29_combout\);

-- Location: LCCOMB_X57_Y41_N26
\breg|ro1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~30_combout\ = (\breg|ro1~29_combout\ & (((\breg|XREGS[29][24]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~29_combout\ & (\breg|XREGS[21][24]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][24]~regout\,
	datab => \breg|ro1~29_combout\,
	datac => \breg|XREGS[29][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~30_combout\);

-- Location: LCCOMB_X49_Y43_N2
\breg|ro1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~31_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[18][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][24]~regout\,
	datad => \breg|XREGS[22][24]~regout\,
	combout => \breg|ro1~31_combout\);

-- Location: LCCOMB_X50_Y43_N26
\breg|ro1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~32_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~31_combout\ & ((\breg|XREGS[30][24]~regout\))) # (!\breg|ro1~31_combout\ & (\breg|XREGS[26][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[26][24]~regout\,
	datac => \breg|XREGS[30][24]~regout\,
	datad => \breg|ro1~31_combout\,
	combout => \breg|ro1~32_combout\);

-- Location: LCCOMB_X61_Y38_N8
\breg|ro1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~33_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[24][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[16][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~33_combout\);

-- Location: LCCOMB_X61_Y38_N26
\breg|ro1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~34_combout\ = (\breg|ro1~33_combout\ & ((\breg|XREGS[28][24]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~33_combout\ & (((\breg|XREGS[20][24]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][24]~regout\,
	datab => \breg|XREGS[20][24]~regout\,
	datac => \breg|ro1~33_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~34_combout\);

-- Location: LCCOMB_X61_Y38_N12
\breg|ro1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~35_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|ro1~32_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~32_combout\,
	datad => \breg|ro1~34_combout\,
	combout => \breg|ro1~35_combout\);

-- Location: LCCOMB_X49_Y41_N30
\breg|ro1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~36_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[23][24]~regout\,
	datac => \breg|XREGS[19][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~36_combout\);

-- Location: LCCOMB_X58_Y42_N6
\breg|ro1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~37_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~36_combout\ & ((\breg|XREGS[31][24]~regout\))) # (!\breg|ro1~36_combout\ & (\breg|XREGS[27][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][24]~regout\,
	datad => \breg|ro1~36_combout\,
	combout => \breg|ro1~37_combout\);

-- Location: LCCOMB_X61_Y38_N6
\breg|ro1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~38_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~35_combout\ & ((\breg|ro1~37_combout\))) # (!\breg|ro1~35_combout\ & (\breg|ro1~30_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~30_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~37_combout\,
	datad => \breg|ro1~35_combout\,
	combout => \breg|ro1~38_combout\);

-- Location: LCCOMB_X58_Y36_N6
\breg|ro1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~39_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[6][24]~regout\,
	datac => \breg|XREGS[4][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~39_combout\);

-- Location: LCCOMB_X58_Y36_N24
\breg|ro1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~40_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~39_combout\ & ((\breg|XREGS[7][24]~regout\))) # (!\breg|ro1~39_combout\ & (\breg|XREGS[5][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][24]~regout\,
	datac => \breg|XREGS[7][24]~regout\,
	datad => \breg|ro1~39_combout\,
	combout => \breg|ro1~40_combout\);

-- Location: LCCOMB_X61_Y36_N16
\breg|ro1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~41_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & ((\breg|ro1~40_combout\))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[1][24]~regout\,
	datac => \breg|ro1~40_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~41_combout\);

-- Location: LCCOMB_X62_Y39_N18
\breg|ro1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~42_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~41_combout\ & ((\breg|XREGS[3][24]~regout\))) # (!\breg|ro1~41_combout\ & (\breg|XREGS[2][24]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[2][24]~regout\,
	datac => \breg|XREGS[3][24]~regout\,
	datad => \breg|ro1~41_combout\,
	combout => \breg|ro1~42_combout\);

-- Location: LCCOMB_X61_Y42_N22
\breg|ro1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~43_combout\ = (\breg|ro1[29]~13_combout\ & (((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & ((\breg|ro1~38_combout\))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~42_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~38_combout\,
	combout => \breg|ro1~43_combout\);

-- Location: LCCOMB_X54_Y44_N12
\breg|ro1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~44_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][24]~regout\,
	datad => \breg|XREGS[14][24]~regout\,
	combout => \breg|ro1~44_combout\);

-- Location: LCCOMB_X59_Y41_N18
\breg|ro1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~45_combout\ = (\breg|ro1~44_combout\ & ((\breg|XREGS[15][24]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~44_combout\ & (((\breg|XREGS[13][24]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~44_combout\,
	datab => \breg|XREGS[15][24]~regout\,
	datac => \breg|XREGS[13][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~45_combout\);

-- Location: LCCOMB_X61_Y42_N24
\breg|ro1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~46_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~43_combout\ & (\breg|ro1~45_combout\)) # (!\breg|ro1~43_combout\ & ((\breg|ro1~28_combout\))))) # (!\breg|ro1[29]~13_combout\ & (\breg|ro1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~43_combout\,
	datac => \breg|ro1~45_combout\,
	datad => \breg|ro1~28_combout\,
	combout => \breg|ro1~46_combout\);

-- Location: LCFF_X57_Y41_N1
\breg|XREGS[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][0]~regout\);

-- Location: LCFF_X57_Y44_N1
\breg|XREGS[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][0]~regout\);

-- Location: LCFF_X57_Y44_N23
\breg|XREGS[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][0]~regout\);

-- Location: LCCOMB_X57_Y44_N0
\breg|ro2~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~552_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][0]~regout\,
	datac => \breg|XREGS[25][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~552_combout\);

-- Location: LCFF_X57_Y41_N19
\breg|XREGS[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][0]~regout\);

-- Location: LCCOMB_X57_Y41_N18
\breg|ro2~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~553_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~552_combout\ & (\breg|XREGS[29][0]~regout\)) # (!\breg|ro2~552_combout\ & ((\breg|XREGS[21][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (\breg|ro2~552_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|ro2~552_combout\,
	datac => \breg|XREGS[29][0]~regout\,
	datad => \breg|XREGS[21][0]~regout\,
	combout => \breg|ro2~553_combout\);

-- Location: LCFF_X60_Y41_N31
\breg|XREGS[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][0]~regout\);

-- Location: LCFF_X54_Y43_N11
\breg|XREGS[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][0]~regout\);

-- Location: LCFF_X49_Y43_N25
\breg|XREGS[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][0]~regout\);

-- Location: LCCOMB_X54_Y43_N10
\breg|ro2~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~554_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][0]~regout\,
	datac => \breg|XREGS[22][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~554_combout\);

-- Location: LCFF_X60_Y41_N25
\breg|XREGS[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][0]~regout\);

-- Location: LCCOMB_X60_Y41_N24
\breg|ro2~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~555_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~554_combout\ & (\breg|XREGS[30][0]~regout\)) # (!\breg|ro2~554_combout\ & ((\breg|XREGS[26][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (\breg|ro2~554_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|ro2~554_combout\,
	datac => \breg|XREGS[30][0]~regout\,
	datad => \breg|XREGS[26][0]~regout\,
	combout => \breg|ro2~555_combout\);

-- Location: LCFF_X60_Y38_N13
\breg|XREGS[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][0]~regout\);

-- Location: LCFF_X60_Y38_N31
\breg|XREGS[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][0]~regout\);

-- Location: LCFF_X61_Y38_N5
\breg|XREGS[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][0]~regout\);

-- Location: LCCOMB_X60_Y38_N30
\breg|ro2~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~556_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[20][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[20][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~556_combout\);

-- Location: LCFF_X61_Y38_N3
\breg|XREGS[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][0]~regout\);

-- Location: LCCOMB_X60_Y38_N12
\breg|ro2~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~557_combout\ = (\breg|ro2~556_combout\ & ((\breg|XREGS[28][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~556_combout\ & (((\breg|XREGS[24][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][0]~regout\,
	datab => \breg|ro2~556_combout\,
	datac => \breg|XREGS[24][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~557_combout\);

-- Location: LCCOMB_X59_Y41_N0
\breg|ro2~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~558_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|ro2~555_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~557_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~557_combout\,
	datad => \breg|ro2~555_combout\,
	combout => \breg|ro2~558_combout\);

-- Location: LCFF_X58_Y42_N13
\breg|XREGS[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][0]~regout\);

-- Location: LCFF_X49_Y41_N25
\breg|XREGS[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][0]~regout\);

-- Location: LCFF_X49_Y41_N15
\breg|XREGS[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][0]~regout\);

-- Location: LCCOMB_X49_Y41_N24
\breg|ro2~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~559_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][0]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][0]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[19][0]~regout\,
	datac => \breg|XREGS[23][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~559_combout\);

-- Location: LCFF_X58_Y42_N19
\breg|XREGS[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][0]~regout\);

-- Location: LCCOMB_X58_Y42_N18
\breg|ro2~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~560_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~559_combout\ & ((\breg|XREGS[31][0]~regout\))) # (!\breg|ro2~559_combout\ & (\breg|XREGS[27][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][0]~regout\,
	datad => \breg|ro2~559_combout\,
	combout => \breg|ro2~560_combout\);

-- Location: LCCOMB_X59_Y41_N22
\breg|ro2~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~561_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~558_combout\ & (\breg|ro2~560_combout\)) # (!\breg|ro2~558_combout\ & ((\breg|ro2~553_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~560_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~553_combout\,
	datad => \breg|ro2~558_combout\,
	combout => \breg|ro2~561_combout\);

-- Location: LCFF_X61_Y42_N19
\breg|XREGS[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][0]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][0]~regout\);

-- Location: LCFF_X62_Y38_N29
\breg|XREGS[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][0]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][0]~regout\);

-- Location: LCFF_X57_Y38_N15
\breg|XREGS[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux31~1_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][0]~regout\);

-- Location: LCCOMB_X62_Y38_N30
\breg|ro2~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~562_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[8][0]~regout\,
	combout => \breg|ro2~562_combout\);

-- Location: LCFF_X62_Y38_N9
\breg|XREGS[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][0]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][0]~regout\);

-- Location: LCCOMB_X62_Y38_N14
\breg|ro2~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~563_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~562_combout\ & ((\breg|XREGS[11][0]~regout\))) # (!\breg|ro2~562_combout\ & (\breg|XREGS[10][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][0]~regout\,
	datac => \breg|XREGS[11][0]~regout\,
	datad => \breg|ro2~562_combout\,
	combout => \breg|ro2~563_combout\);

-- Location: LCFF_X58_Y35_N25
\breg|XREGS[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][0]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][0]~regout\);

-- Location: LCFF_X58_Y35_N19
\breg|XREGS[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][0]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][0]~regout\);

-- Location: LCFF_X58_Y36_N17
\breg|XREGS[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][0]~regout\);

-- Location: LCCOMB_X58_Y35_N4
\breg|ro2~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~564_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # (\breg|XREGS[5][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][0]~regout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[4][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[5][0]~regout\,
	combout => \breg|ro2~564_combout\);

-- Location: LCFF_X58_Y36_N11
\breg|XREGS[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][0]~regout\);

-- Location: LCCOMB_X58_Y35_N14
\breg|ro2~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~565_combout\ = (\breg|ro2~564_combout\ & ((\breg|XREGS[7][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~564_combout\ & (((\breg|XREGS[6][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][0]~regout\,
	datab => \breg|ro2~564_combout\,
	datac => \breg|XREGS[6][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~565_combout\);

-- Location: LCFF_X59_Y38_N9
\breg|XREGS[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][0]~regout\);

-- Location: LCFF_X59_Y38_N19
\breg|XREGS[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][0]~regout\);

-- Location: LCCOMB_X59_Y38_N8
\breg|ro2~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~566_combout\ = (\breg|ro2[18]~17_combout\ & (\breg|ro2[18]~14_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|ro2[18]~14_combout\ & (\breg|XREGS[2][0]~regout\)) # (!\breg|ro2[18]~14_combout\ & ((\breg|XREGS[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][0]~regout\,
	datad => \breg|XREGS[1][0]~regout\,
	combout => \breg|ro2~566_combout\);

-- Location: LCFF_X60_Y39_N19
\breg|XREGS[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][0]~regout\);

-- Location: LCCOMB_X59_Y38_N12
\breg|ro2~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~567_combout\ = (\breg|ro2~566_combout\ & ((\breg|XREGS[3][0]~regout\) # ((!\breg|ro2[18]~17_combout\)))) # (!\breg|ro2~566_combout\ & (((\breg|ro2~565_combout\ & \breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][0]~regout\,
	datab => \breg|ro2~565_combout\,
	datac => \breg|ro2~566_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~567_combout\);

-- Location: LCCOMB_X60_Y38_N20
\breg|ro2~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~568_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\) # ((\breg|ro2~563_combout\)))) # (!\breg|ro2[18]~2_combout\ & (!\breg|ro2[18]~13_combout\ & ((\breg|ro2~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~563_combout\,
	datad => \breg|ro2~567_combout\,
	combout => \breg|ro2~568_combout\);

-- Location: LCFF_X58_Y37_N27
\breg|XREGS[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][0]~regout\);

-- Location: LCFF_X58_Y37_N17
\breg|XREGS[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][0]~regout\);

-- Location: LCFF_X59_Y40_N7
\breg|XREGS[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][0]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][0]~regout\);

-- Location: LCCOMB_X58_Y37_N14
\breg|ro2~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~569_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[14][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~569_combout\);

-- Location: LCFF_X59_Y41_N21
\breg|XREGS[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][0]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][0]~regout\);

-- Location: LCCOMB_X59_Y41_N6
\breg|ro2~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~570_combout\ = (\breg|ro2~569_combout\ & (((\breg|XREGS[15][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~569_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[13][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~569_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[15][0]~regout\,
	datad => \breg|XREGS[13][0]~regout\,
	combout => \breg|ro2~570_combout\);

-- Location: LCCOMB_X59_Y41_N12
\breg|ro2~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~571_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~568_combout\ & (\breg|ro2~570_combout\)) # (!\breg|ro2~568_combout\ & ((\breg|ro2~561_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~570_combout\,
	datab => \breg|ro2~561_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~568_combout\,
	combout => \breg|ro2~571_combout\);

-- Location: LCCOMB_X51_Y44_N26
\breg|ro1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~50_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][21]~regout\,
	datac => \breg|XREGS[25][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~50_combout\);

-- Location: LCCOMB_X57_Y41_N2
\breg|ro1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~51_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~50_combout\ & ((\breg|XREGS[29][21]~regout\))) # (!\breg|ro1~50_combout\ & (\breg|XREGS[21][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[29][21]~regout\,
	datad => \breg|ro1~50_combout\,
	combout => \breg|ro1~51_combout\);

-- Location: LCCOMB_X49_Y43_N10
\breg|ro1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~52_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][21]~regout\,
	datac => \breg|XREGS[18][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~52_combout\);

-- Location: LCCOMB_X50_Y43_N28
\breg|ro1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~53_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~52_combout\ & (\breg|XREGS[30][21]~regout\)) # (!\breg|ro1~52_combout\ & ((\breg|XREGS[26][21]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][21]~regout\,
	datac => \breg|XREGS[26][21]~regout\,
	datad => \breg|ro1~52_combout\,
	combout => \breg|ro1~53_combout\);

-- Location: LCCOMB_X50_Y45_N4
\breg|ro1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~54_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][21]~regout\,
	datac => \breg|XREGS[24][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~54_combout\);

-- Location: LCCOMB_X51_Y47_N2
\breg|ro1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~55_combout\ = (\breg|ro1~54_combout\ & (((\breg|XREGS[28][21]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~54_combout\ & (\breg|XREGS[20][21]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~54_combout\,
	datab => \breg|XREGS[20][21]~regout\,
	datac => \breg|XREGS[28][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~55_combout\);

-- Location: LCCOMB_X58_Y36_N20
\breg|ro1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~56_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|ro1~53_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~53_combout\,
	datac => \breg|ro1~55_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~56_combout\);

-- Location: LCCOMB_X49_Y41_N4
\breg|ro1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~57_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~57_combout\);

-- Location: LCCOMB_X49_Y44_N10
\breg|ro1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~58_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~57_combout\ & ((\breg|XREGS[31][21]~regout\))) # (!\breg|ro1~57_combout\ & (\breg|XREGS[27][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][21]~regout\,
	datab => \breg|XREGS[31][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|ro1~57_combout\,
	combout => \breg|ro1~58_combout\);

-- Location: LCCOMB_X57_Y36_N26
\breg|ro1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~59_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~56_combout\ & ((\breg|ro1~58_combout\))) # (!\breg|ro1~56_combout\ & (\breg|ro1~51_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~51_combout\,
	datac => \breg|ro1~58_combout\,
	datad => \breg|ro1~56_combout\,
	combout => \breg|ro1~59_combout\);

-- Location: LCCOMB_X48_Y44_N0
\breg|ro1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~65_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[12][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[14][21]~regout\,
	datac => \breg|XREGS[12][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~65_combout\);

-- Location: LCCOMB_X48_Y44_N26
\breg|ro1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~66_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~65_combout\ & ((\breg|XREGS[15][21]~regout\))) # (!\breg|ro1~65_combout\ & (\breg|XREGS[13][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[15][21]~regout\,
	datad => \breg|ro1~65_combout\,
	combout => \breg|ro1~66_combout\);

-- Location: LCCOMB_X49_Y43_N16
\breg|ro1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~69_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][22]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][22]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][22]~regout\,
	datac => \breg|XREGS[22][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~69_combout\);

-- Location: LCCOMB_X50_Y43_N4
\breg|ro1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~70_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~69_combout\ & (\breg|XREGS[30][22]~regout\)) # (!\breg|ro1~69_combout\ & ((\breg|XREGS[26][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][22]~regout\,
	datac => \breg|XREGS[26][22]~regout\,
	datad => \breg|ro1~69_combout\,
	combout => \breg|ro1~70_combout\);

-- Location: LCCOMB_X50_Y45_N0
\breg|ro1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~73_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][22]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][22]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][22]~regout\,
	datac => \breg|XREGS[24][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~73_combout\);

-- Location: LCCOMB_X50_Y44_N26
\breg|ro1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~86_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[13][22]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][22]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][22]~regout\,
	datab => \breg|XREGS[13][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~86_combout\);

-- Location: LCCOMB_X60_Y37_N28
\breg|ro2~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~575_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][1]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~575_combout\);

-- Location: LCFF_X56_Y34_N21
\breg|XREGS[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][1]~regout\);

-- Location: LCCOMB_X56_Y34_N20
\breg|ro2~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~576_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~575_combout\ & ((\breg|XREGS[30][1]~regout\))) # (!\breg|ro2~575_combout\ & (\breg|XREGS[26][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[26][1]~regout\,
	datac => \breg|XREGS[30][1]~regout\,
	datad => \breg|ro2~575_combout\,
	combout => \breg|ro2~576_combout\);

-- Location: LCFF_X60_Y43_N7
\breg|XREGS[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][1]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][1]~regout\);

-- Location: LCFF_X56_Y42_N25
\breg|XREGS[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][1]~regout\);

-- Location: LCFF_X56_Y42_N3
\breg|XREGS[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][1]~regout\);

-- Location: LCCOMB_X56_Y42_N2
\breg|ro2~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~579_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~579_combout\);

-- Location: LCFF_X61_Y43_N17
\breg|XREGS[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][1]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][1]~regout\);

-- Location: LCCOMB_X60_Y43_N0
\breg|ro2~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~580_combout\ = (\breg|ro2~579_combout\ & (((\breg|XREGS[28][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~579_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[20][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~579_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][1]~regout\,
	datad => \breg|XREGS[20][1]~regout\,
	combout => \breg|ro2~580_combout\);

-- Location: LCCOMB_X53_Y45_N2
\breg|ro2~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~582_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~582_combout\);

-- Location: LCFF_X60_Y34_N13
\breg|XREGS[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][1]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][1]~regout\);

-- Location: LCCOMB_X59_Y36_N24
\breg|ro2~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~585_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[5][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][1]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[5][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~585_combout\);

-- Location: LCFF_X60_Y42_N13
\breg|XREGS[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][1]~regout\);

-- Location: LCCOMB_X60_Y42_N12
\breg|ro2~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~590_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~590_combout\);

-- Location: LCFF_X60_Y35_N9
\breg|XREGS[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][1]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][1]~regout\);

-- Location: LCCOMB_X60_Y35_N30
\breg|ro2~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~591_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~590_combout\ & ((\breg|XREGS[15][1]~regout\))) # (!\breg|ro2~590_combout\ & (\breg|XREGS[14][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][1]~regout\,
	datab => \breg|XREGS[15][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~590_combout\,
	combout => \breg|ro2~591_combout\);

-- Location: LCCOMB_X52_Y44_N22
\breg|ro1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~92_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # (\breg|XREGS[25][19]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][19]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[25][19]~regout\,
	combout => \breg|ro1~92_combout\);

-- Location: LCCOMB_X57_Y41_N22
\breg|ro1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~93_combout\ = (\breg|ro1~92_combout\ & (((\breg|XREGS[29][19]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~92_combout\ & (\breg|XREGS[21][19]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][19]~regout\,
	datab => \breg|ro1~92_combout\,
	datac => \breg|XREGS[29][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~93_combout\);

-- Location: LCCOMB_X49_Y41_N8
\breg|ro1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~99_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~99_combout\);

-- Location: LCCOMB_X49_Y43_N12
\breg|ro1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~111_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][20]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][20]~regout\,
	datad => \breg|XREGS[18][20]~regout\,
	combout => \breg|ro1~111_combout\);

-- Location: LCCOMB_X50_Y43_N20
\breg|ro1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~112_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~111_combout\ & (\breg|XREGS[30][20]~regout\)) # (!\breg|ro1~111_combout\ & ((\breg|XREGS[26][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][20]~regout\,
	datac => \breg|XREGS[26][20]~regout\,
	datad => \breg|ro1~111_combout\,
	combout => \breg|ro1~112_combout\);

-- Location: LCCOMB_X51_Y44_N8
\breg|ro1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~113_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][20]~regout\,
	datac => \breg|XREGS[17][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~113_combout\);

-- Location: LCCOMB_X57_Y41_N6
\breg|ro1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~114_combout\ = (\breg|ro1~113_combout\ & (((\breg|XREGS[29][20]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~113_combout\ & (\breg|XREGS[21][20]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~113_combout\,
	datab => \breg|XREGS[21][20]~regout\,
	datac => \breg|XREGS[29][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~114_combout\);

-- Location: LCCOMB_X50_Y45_N28
\breg|ro1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~115_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][20]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][20]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][20]~regout\,
	datac => \breg|XREGS[24][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~115_combout\);

-- Location: LCCOMB_X51_Y47_N10
\breg|ro1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~116_combout\ = (\breg|ro1~115_combout\ & (((\breg|XREGS[28][20]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~115_combout\ & (\breg|XREGS[20][20]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][20]~regout\,
	datab => \breg|ro1~115_combout\,
	datac => \breg|XREGS[28][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~116_combout\);

-- Location: LCCOMB_X52_Y45_N28
\breg|ro1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~117_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~114_combout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~116_combout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~116_combout\,
	datac => \breg|ro1~114_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~117_combout\);

-- Location: LCCOMB_X49_Y41_N18
\breg|ro1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~118_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~118_combout\);

-- Location: LCCOMB_X49_Y44_N0
\breg|ro1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~119_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~118_combout\ & ((\breg|XREGS[31][20]~regout\))) # (!\breg|ro1~118_combout\ & (\breg|XREGS[27][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][20]~regout\,
	datac => \breg|ro1~118_combout\,
	datad => \breg|XREGS[31][20]~regout\,
	combout => \breg|ro1~119_combout\);

-- Location: LCCOMB_X52_Y45_N26
\breg|ro1~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~120_combout\ = (\breg|ro1~117_combout\ & (((\breg|ro1~119_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~117_combout\ & (\breg|ro1~112_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~112_combout\,
	datab => \breg|ro1~117_combout\,
	datac => \breg|ro1~119_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~120_combout\);

-- Location: LCCOMB_X53_Y44_N10
\breg|ro1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~121_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[10][20]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[8][20]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[10][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~121_combout\);

-- Location: LCCOMB_X49_Y45_N20
\breg|ro1~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~122_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~121_combout\ & (\breg|XREGS[11][20]~regout\)) # (!\breg|ro1~121_combout\ & ((\breg|XREGS[9][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][20]~regout\,
	datad => \breg|ro1~121_combout\,
	combout => \breg|ro1~122_combout\);

-- Location: LCCOMB_X50_Y46_N0
\breg|ro1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~123_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|XREGS[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[4][20]~regout\,
	combout => \breg|ro1~123_combout\);

-- Location: LCCOMB_X50_Y46_N14
\breg|ro1~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~124_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~123_combout\ & (\breg|XREGS[7][20]~regout\)) # (!\breg|ro1~123_combout\ & ((\breg|XREGS[6][20]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (\breg|ro1~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~123_combout\,
	datac => \breg|XREGS[7][20]~regout\,
	datad => \breg|XREGS[6][20]~regout\,
	combout => \breg|ro1~124_combout\);

-- Location: LCCOMB_X59_Y38_N14
\breg|ro1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~125_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][20]~regout\) # ((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|XREGS[1][20]~regout\ & !\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][20]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][20]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~125_combout\);

-- Location: LCCOMB_X51_Y46_N22
\breg|ro1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~126_combout\ = (\breg|ro1~125_combout\ & ((\breg|XREGS[3][20]~regout\) # ((!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~125_combout\ & (((\breg|ro1[29]~16_combout\ & \breg|ro1~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][20]~regout\,
	datab => \breg|ro1~125_combout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~124_combout\,
	combout => \breg|ro1~126_combout\);

-- Location: LCCOMB_X52_Y45_N12
\breg|ro1~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~127_combout\ = (\breg|ro1[29]~10_combout\ & (((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & (\breg|ro1~122_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1~122_combout\,
	datac => \breg|ro1~126_combout\,
	datad => \breg|ro1[29]~13_combout\,
	combout => \breg|ro1~127_combout\);

-- Location: LCCOMB_X48_Y45_N12
\breg|ro1~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~128_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|XREGS[13][20]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][20]~regout\,
	datad => \breg|XREGS[12][20]~regout\,
	combout => \breg|ro1~128_combout\);

-- Location: LCCOMB_X52_Y45_N24
\breg|ro1~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~129_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~128_combout\ & (\breg|XREGS[15][20]~regout\)) # (!\breg|ro1~128_combout\ & ((\breg|XREGS[14][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~128_combout\,
	datac => \breg|XREGS[15][20]~regout\,
	datad => \breg|XREGS[14][20]~regout\,
	combout => \breg|ro1~129_combout\);

-- Location: LCCOMB_X52_Y45_N10
\breg|ro1~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~130_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~127_combout\ & (\breg|ro1~129_combout\)) # (!\breg|ro1~127_combout\ & ((\breg|ro1~120_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~129_combout\,
	datab => \breg|ro1~120_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~127_combout\,
	combout => \breg|ro1~130_combout\);

-- Location: LCCOMB_X58_Y47_N2
\breg|ro1~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~132_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[9][17]~regout\,
	combout => \breg|ro1~132_combout\);

-- Location: LCCOMB_X58_Y47_N20
\breg|ro1~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~133_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~132_combout\ & ((\breg|XREGS[11][17]~regout\))) # (!\breg|ro1~132_combout\ & (\breg|XREGS[10][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][17]~regout\,
	datab => \breg|XREGS[11][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~132_combout\,
	combout => \breg|ro1~133_combout\);

-- Location: LCCOMB_X57_Y44_N4
\breg|ro1~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~134_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][17]~regout\,
	datac => \breg|XREGS[25][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~134_combout\);

-- Location: LCCOMB_X52_Y47_N4
\breg|ro1~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~135_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~134_combout\ & (\breg|XREGS[29][17]~regout\)) # (!\breg|ro1~134_combout\ & ((\breg|XREGS[21][17]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|ro1~134_combout\,
	datad => \breg|XREGS[21][17]~regout\,
	combout => \breg|ro1~135_combout\);

-- Location: LCCOMB_X56_Y36_N26
\breg|ro1~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~136_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][17]~regout\,
	datac => \breg|XREGS[18][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~136_combout\);

-- Location: LCCOMB_X56_Y34_N10
\breg|ro1~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~137_combout\ = (\breg|ro1~136_combout\ & ((\breg|XREGS[30][17]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~136_combout\ & (((\breg|XREGS[26][17]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~136_combout\,
	datab => \breg|XREGS[30][17]~regout\,
	datac => \breg|XREGS[26][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~137_combout\);

-- Location: LCCOMB_X50_Y45_N24
\breg|ro1~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~138_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][17]~regout\,
	datac => \breg|XREGS[24][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~138_combout\);

-- Location: LCCOMB_X51_Y45_N6
\breg|ro1~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~139_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~138_combout\ & (\breg|XREGS[28][17]~regout\)) # (!\breg|ro1~138_combout\ & ((\breg|XREGS[20][17]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][17]~regout\,
	datab => \breg|XREGS[20][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~138_combout\,
	combout => \breg|ro1~139_combout\);

-- Location: LCCOMB_X56_Y47_N28
\breg|ro1~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~140_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|ro1~137_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~137_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~139_combout\,
	combout => \breg|ro1~140_combout\);

-- Location: LCCOMB_X56_Y43_N20
\breg|ro1~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~141_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # (\breg|XREGS[23][17]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][17]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[23][17]~regout\,
	combout => \breg|ro1~141_combout\);

-- Location: LCCOMB_X53_Y43_N10
\breg|ro1~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~142_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~141_combout\ & (\breg|XREGS[31][17]~regout\)) # (!\breg|ro1~141_combout\ & ((\breg|XREGS[27][17]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|ro1~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|ro1~141_combout\,
	datac => \breg|XREGS[31][17]~regout\,
	datad => \breg|XREGS[27][17]~regout\,
	combout => \breg|ro1~142_combout\);

-- Location: LCCOMB_X52_Y47_N26
\breg|ro1~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~143_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~140_combout\ & ((\breg|ro1~142_combout\))) # (!\breg|ro1~140_combout\ & (\breg|ro1~135_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~135_combout\,
	datac => \breg|ro1~142_combout\,
	datad => \breg|ro1~140_combout\,
	combout => \breg|ro1~143_combout\);

-- Location: LCCOMB_X62_Y36_N0
\breg|ro1~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~144_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][17]~regout\,
	datab => \breg|XREGS[6][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~144_combout\);

-- Location: LCCOMB_X62_Y36_N26
\breg|ro1~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~145_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~144_combout\ & ((\breg|XREGS[7][17]~regout\))) # (!\breg|ro1~144_combout\ & (\breg|XREGS[5][17]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][17]~regout\,
	datac => \breg|XREGS[7][17]~regout\,
	datad => \breg|ro1~144_combout\,
	combout => \breg|ro1~145_combout\);

-- Location: LCCOMB_X59_Y35_N20
\breg|ro1~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~146_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~145_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|ro1~145_combout\,
	datac => \breg|XREGS[1][17]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~146_combout\);

-- Location: LCCOMB_X59_Y35_N10
\breg|ro1~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~147_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~146_combout\ & (\breg|XREGS[3][17]~regout\)) # (!\breg|ro1~146_combout\ & ((\breg|XREGS[2][17]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[3][17]~regout\,
	datac => \breg|ro1~146_combout\,
	datad => \breg|XREGS[2][17]~regout\,
	combout => \breg|ro1~147_combout\);

-- Location: LCCOMB_X52_Y45_N20
\breg|ro1~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~148_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~143_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & (\breg|ro1~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~147_combout\,
	datad => \breg|ro1~143_combout\,
	combout => \breg|ro1~148_combout\);

-- Location: LCCOMB_X58_Y37_N4
\breg|ro1~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~149_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(15) & \breg|XREGS[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[12][17]~regout\,
	combout => \breg|ro1~149_combout\);

-- Location: LCCOMB_X58_Y37_N30
\breg|ro1~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~150_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~149_combout\ & ((\breg|XREGS[15][17]~regout\))) # (!\breg|ro1~149_combout\ & (\breg|XREGS[13][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][17]~regout\,
	datab => \breg|XREGS[15][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~149_combout\,
	combout => \breg|ro1~150_combout\);

-- Location: LCCOMB_X52_Y45_N6
\breg|ro1~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~151_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~148_combout\ & (\breg|ro1~150_combout\)) # (!\breg|ro1~148_combout\ & ((\breg|ro1~133_combout\))))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~150_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~148_combout\,
	datad => \breg|ro1~133_combout\,
	combout => \breg|ro1~151_combout\);

-- Location: LCCOMB_X51_Y43_N20
\breg|ro1~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~155_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # (\breg|XREGS[25][18]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][18]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[25][18]~regout\,
	combout => \breg|ro1~155_combout\);

-- Location: LCCOMB_X56_Y44_N30
\breg|ro1~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~156_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~155_combout\ & (\breg|XREGS[29][18]~regout\)) # (!\breg|ro1~155_combout\ & ((\breg|XREGS[21][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|ro1~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|ro1~155_combout\,
	datac => \breg|XREGS[29][18]~regout\,
	datad => \breg|XREGS[21][18]~regout\,
	combout => \breg|ro1~156_combout\);

-- Location: LCCOMB_X50_Y45_N20
\breg|ro1~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~157_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][18]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][18]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][18]~regout\,
	datac => \breg|XREGS[24][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~157_combout\);

-- Location: LCCOMB_X51_Y47_N22
\breg|ro1~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~158_combout\ = (\breg|ro1~157_combout\ & (((\breg|XREGS[28][18]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~157_combout\ & (\breg|XREGS[20][18]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][18]~regout\,
	datab => \breg|ro1~157_combout\,
	datac => \breg|XREGS[28][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~158_combout\);

-- Location: LCCOMB_X56_Y47_N22
\breg|ro1~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~159_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # (\breg|ro1~156_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~158_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~158_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~156_combout\,
	combout => \breg|ro1~159_combout\);

-- Location: LCCOMB_X59_Y37_N6
\breg|ro1~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~167_combout\ = (\breg|ro1[29]~16_combout\ & (((\breg|ro1[29]~17_combout\)))) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][18]~regout\))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][18]~regout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|XREGS[2][18]~regout\,
	datad => \breg|ro1[29]~17_combout\,
	combout => \breg|ro1~167_combout\);

-- Location: LCFF_X62_Y39_N29
\breg|XREGS[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][2]~feeder_combout\,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][2]~regout\);

-- Location: LCFF_X60_Y37_N25
\breg|XREGS[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][2]~regout\);

-- Location: LCFF_X60_Y37_N19
\breg|XREGS[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][2]~regout\);

-- Location: LCCOMB_X60_Y37_N18
\breg|ro2~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~596_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~596_combout\);

-- Location: LCFF_X60_Y41_N19
\breg|XREGS[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][2]~regout\);

-- Location: LCCOMB_X62_Y40_N22
\breg|ro2~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~597_combout\ = (\breg|ro2~596_combout\ & ((\breg|XREGS[30][2]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~596_combout\ & (((\breg|XREGS[26][2]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][2]~regout\,
	datab => \breg|XREGS[26][2]~regout\,
	datac => \breg|ro2~596_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~597_combout\);

-- Location: LCCOMB_X53_Y45_N8
\breg|ro2~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~601_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[23][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][2]~regout\,
	datad => \breg|XREGS[19][2]~regout\,
	combout => \breg|ro2~601_combout\);

-- Location: LCFF_X58_Y42_N11
\breg|XREGS[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][2]~regout\);

-- Location: LCCOMB_X58_Y42_N10
\breg|ro2~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~602_combout\ = (\breg|ro2~601_combout\ & (((\breg|XREGS[31][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~601_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[27][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~601_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][2]~regout\,
	datad => \breg|XREGS[27][2]~regout\,
	combout => \breg|ro2~602_combout\);

-- Location: LCFF_X62_Y41_N21
\breg|XREGS[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][2]~regout\);

-- Location: LCCOMB_X62_Y41_N20
\breg|ro2~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~604_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~604_combout\);

-- Location: LCFF_X53_Y39_N27
\breg|XREGS[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][2]~regout\);

-- Location: LCCOMB_X61_Y37_N0
\breg|ro2~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~606_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|XREGS[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[4][2]~regout\,
	combout => \breg|ro2~606_combout\);

-- Location: LCCOMB_X61_Y37_N6
\breg|ro2~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~607_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~606_combout\ & ((\breg|XREGS[7][2]~regout\))) # (!\breg|ro2~606_combout\ & (\breg|XREGS[5][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][2]~regout\,
	datab => \breg|XREGS[7][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~606_combout\,
	combout => \breg|ro2~607_combout\);

-- Location: LCFF_X59_Y38_N23
\breg|XREGS[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][2]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][2]~regout\);

-- Location: LCFF_X52_Y41_N9
\breg|XREGS[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux29~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][2]~regout\);

-- Location: LCFF_X61_Y36_N3
\breg|XREGS[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][3]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][3]~regout\);

-- Location: LCFF_X61_Y43_N7
\breg|XREGS[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][3]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][3]~regout\);

-- Location: LCFF_X58_Y42_N1
\breg|XREGS[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][3]~regout\);

-- Location: LCFF_X58_Y45_N9
\breg|XREGS[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][3]~regout\);

-- Location: LCFF_X53_Y45_N29
\breg|XREGS[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][3]~regout\);

-- Location: LCCOMB_X58_Y45_N26
\breg|ro2~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~624_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[23][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][3]~regout\,
	datad => \breg|XREGS[19][3]~regout\,
	combout => \breg|ro2~624_combout\);

-- Location: LCFF_X58_Y42_N31
\breg|XREGS[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][3]~regout\);

-- Location: LCCOMB_X58_Y42_N0
\breg|ro2~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~625_combout\ = (\breg|ro2~624_combout\ & (((\breg|XREGS[31][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~624_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[27][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~624_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][3]~regout\,
	datad => \breg|XREGS[31][3]~regout\,
	combout => \breg|ro2~625_combout\);

-- Location: LCFF_X57_Y34_N1
\breg|XREGS[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][3]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][3]~regout\);

-- Location: LCFF_X60_Y34_N3
\breg|XREGS[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][3]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][3]~regout\);

-- Location: LCFF_X57_Y39_N11
\breg|XREGS[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux28~1_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][3]~regout\);

-- Location: LCCOMB_X61_Y37_N28
\breg|ro2~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~632_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|XREGS[13][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][3]~regout\,
	datad => \breg|XREGS[13][3]~regout\,
	combout => \breg|ro2~632_combout\);

-- Location: LCFF_X61_Y37_N11
\breg|XREGS[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][3]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][3]~regout\);

-- Location: LCCOMB_X61_Y37_N20
\breg|ro2~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~633_combout\ = (\breg|ro2~632_combout\ & ((\breg|XREGS[15][3]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~632_combout\ & (((\breg|XREGS[14][3]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][3]~regout\,
	datab => \breg|ro2~632_combout\,
	datac => \breg|XREGS[14][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~633_combout\);

-- Location: LCCOMB_X56_Y43_N18
\breg|ro1~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~183_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][7]~regout\,
	datad => \breg|XREGS[19][7]~regout\,
	combout => \breg|ro1~183_combout\);

-- Location: LCCOMB_X57_Y43_N2
\breg|ro1~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~184_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~183_combout\ & ((\breg|XREGS[31][7]~regout\))) # (!\breg|ro1~183_combout\ & (\breg|XREGS[27][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][7]~regout\,
	datac => \breg|XREGS[31][7]~regout\,
	datad => \breg|ro1~183_combout\,
	combout => \breg|ro1~184_combout\);

-- Location: LCCOMB_X59_Y34_N0
\breg|ro1~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~186_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~186_combout\);

-- Location: LCCOMB_X59_Y34_N20
\breg|ro1~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~187_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~186_combout\ & (\breg|XREGS[7][7]~regout\)) # (!\breg|ro1~186_combout\ & ((\breg|XREGS[5][7]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][7]~regout\,
	datac => \breg|XREGS[5][7]~regout\,
	datad => \breg|ro1~186_combout\,
	combout => \breg|ro1~187_combout\);

-- Location: LCCOMB_X60_Y42_N20
\breg|ro1~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~191_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][7]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~191_combout\);

-- Location: LCCOMB_X56_Y36_N24
\breg|ro1~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~195_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][8]~regout\,
	datac => \breg|XREGS[22][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~195_combout\);

-- Location: LCCOMB_X57_Y43_N28
\breg|ro1~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~196_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~195_combout\ & (\breg|XREGS[30][8]~regout\)) # (!\breg|ro1~195_combout\ & ((\breg|XREGS[26][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (\breg|ro1~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|ro1~195_combout\,
	datac => \breg|XREGS[30][8]~regout\,
	datad => \breg|XREGS[26][8]~regout\,
	combout => \breg|ro1~196_combout\);

-- Location: LCCOMB_X57_Y44_N18
\breg|ro1~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~197_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[17][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~197_combout\);

-- Location: LCCOMB_X56_Y44_N14
\breg|ro1~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~198_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~197_combout\ & (\breg|XREGS[29][8]~regout\)) # (!\breg|ro1~197_combout\ & ((\breg|XREGS[21][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (\breg|ro1~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|ro1~197_combout\,
	datac => \breg|XREGS[29][8]~regout\,
	datad => \breg|XREGS[21][8]~regout\,
	combout => \breg|ro1~198_combout\);

-- Location: LCCOMB_X57_Y46_N14
\breg|ro1~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~205_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[10][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][8]~regout\,
	datab => \breg|XREGS[10][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~205_combout\);

-- Location: LCCOMB_X57_Y46_N12
\breg|ro1~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~206_combout\ = (\breg|ro1~205_combout\ & (((\breg|XREGS[11][8]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~205_combout\ & (\breg|XREGS[9][8]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][8]~regout\,
	datab => \breg|XREGS[11][8]~regout\,
	datac => \breg|ro1~205_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~206_combout\);

-- Location: LCCOMB_X59_Y37_N20
\breg|ro1~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~209_combout\ = (\breg|ro1[29]~16_combout\ & (((\breg|ro1[29]~17_combout\)))) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][8]~regout\))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][8]~regout\,
	datab => \breg|XREGS[2][8]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1[29]~17_combout\,
	combout => \breg|ro1~209_combout\);

-- Location: LCCOMB_X56_Y47_N0
\breg|ro1~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~212_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][8]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|XREGS[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[12][8]~regout\,
	combout => \breg|ro1~212_combout\);

-- Location: LCCOMB_X56_Y47_N14
\breg|ro1~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~213_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~212_combout\ & (\breg|XREGS[15][8]~regout\)) # (!\breg|ro1~212_combout\ & ((\breg|XREGS[14][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][8]~regout\,
	datad => \breg|ro1~212_combout\,
	combout => \breg|ro1~213_combout\);

-- Location: LCCOMB_X56_Y43_N26
\breg|ro1~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~223_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][6]~regout\,
	datad => \breg|XREGS[19][6]~regout\,
	combout => \breg|ro1~223_combout\);

-- Location: LCCOMB_X53_Y43_N22
\breg|ro1~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~224_combout\ = (\breg|ro1~223_combout\ & (((\breg|XREGS[31][6]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~223_combout\ & (\breg|XREGS[27][6]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][6]~regout\,
	datab => \breg|ro1~223_combout\,
	datac => \breg|XREGS[31][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~224_combout\);

-- Location: LCCOMB_X60_Y40_N6
\breg|ro1~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~228_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[5][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~228_combout\);

-- Location: LCCOMB_X59_Y40_N16
\breg|ro1~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~229_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~228_combout\ & ((\breg|XREGS[7][6]~regout\))) # (!\breg|ro1~228_combout\ & (\breg|XREGS[6][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[7][6]~regout\,
	datad => \breg|ro1~228_combout\,
	combout => \breg|ro1~229_combout\);

-- Location: LCCOMB_X62_Y40_N0
\breg|ro1~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~233_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][6]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[12][6]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[12][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~233_combout\);

-- Location: LCCOMB_X60_Y42_N2
\breg|ro1~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~234_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~233_combout\ & (\breg|XREGS[15][6]~regout\)) # (!\breg|ro1~233_combout\ & ((\breg|XREGS[14][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][6]~regout\,
	datad => \breg|ro1~233_combout\,
	combout => \breg|ro1~234_combout\);

-- Location: LCCOMB_X59_Y45_N12
\breg|ro1~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~237_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][5]~regout\,
	datab => \breg|XREGS[8][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~237_combout\);

-- Location: LCCOMB_X56_Y36_N14
\breg|ro1~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~241_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~241_combout\);

-- Location: LCCOMB_X59_Y39_N8
\breg|ro1~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~242_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~241_combout\ & ((\breg|XREGS[30][5]~regout\))) # (!\breg|ro1~241_combout\ & (\breg|XREGS[26][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][5]~regout\,
	datad => \breg|ro1~241_combout\,
	combout => \breg|ro1~242_combout\);

-- Location: LCCOMB_X56_Y43_N22
\breg|ro1~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~246_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][5]~regout\,
	datad => \breg|XREGS[19][5]~regout\,
	combout => \breg|ro1~246_combout\);

-- Location: LCCOMB_X53_Y43_N30
\breg|ro1~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~247_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~246_combout\ & ((\breg|XREGS[31][5]~regout\))) # (!\breg|ro1~246_combout\ & (\breg|XREGS[27][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][5]~regout\,
	datac => \breg|XREGS[31][5]~regout\,
	datad => \breg|ro1~246_combout\,
	combout => \breg|ro1~247_combout\);

-- Location: LCCOMB_X60_Y40_N0
\breg|ro1~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~249_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[6][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[4][5]~regout\ 
-- & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[6][5]~regout\,
	datac => \breg|XREGS[4][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~249_combout\);

-- Location: LCCOMB_X60_Y40_N20
\breg|ro1~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~250_combout\ = (\breg|ro1~249_combout\ & (((\breg|XREGS[7][5]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~249_combout\ & (\breg|XREGS[5][5]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~249_combout\,
	datab => \breg|XREGS[5][5]~regout\,
	datac => \breg|XREGS[7][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~250_combout\);

-- Location: LCCOMB_X59_Y37_N12
\breg|ro1~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~251_combout\ = (\breg|ro1[29]~17_combout\ & (\breg|ro1[29]~16_combout\)) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & ((\breg|ro1~250_combout\))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|XREGS[1][5]~regout\,
	datad => \breg|ro1~250_combout\,
	combout => \breg|ro1~251_combout\);

-- Location: LCCOMB_X60_Y42_N24
\breg|ro1~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~254_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][5]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][5]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~254_combout\);

-- Location: LCCOMB_X59_Y40_N18
\breg|ro1~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~255_combout\ = (\breg|ro1~254_combout\ & ((\breg|XREGS[15][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~254_combout\ & (((\breg|XREGS[13][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~254_combout\,
	datab => \breg|XREGS[15][5]~regout\,
	datac => \breg|XREGS[13][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~255_combout\);

-- Location: LCFF_X54_Y46_N25
\breg|XREGS[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][4]~regout\);

-- Location: LCFF_X54_Y46_N11
\breg|XREGS[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][4]~regout\);

-- Location: LCFF_X62_Y39_N25
\breg|XREGS[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][4]~feeder_combout\,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][4]~regout\);

-- Location: LCFF_X57_Y47_N1
\breg|XREGS[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][4]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][4]~regout\);

-- Location: LCFF_X57_Y47_N15
\breg|XREGS[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][4]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][4]~regout\);

-- Location: LCFF_X58_Y42_N25
\breg|XREGS[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][4]~regout\);

-- Location: LCFF_X62_Y41_N25
\breg|XREGS[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][4]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][4]~regout\);

-- Location: LCFF_X62_Y37_N5
\breg|XREGS[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][4]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][4]~regout\);

-- Location: LCFF_X57_Y37_N9
\breg|XREGS[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][4]~regout\);

-- Location: LCCOMB_X61_Y41_N20
\breg|ro2~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~646_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~646_combout\);

-- Location: LCFF_X61_Y41_N27
\breg|XREGS[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][4]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][4]~regout\);

-- Location: LCCOMB_X61_Y41_N28
\breg|ro2~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~647_combout\ = (\breg|ro2~646_combout\ & ((\breg|XREGS[11][4]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~646_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- \breg|XREGS[10][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~646_combout\,
	datab => \breg|XREGS[11][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[10][4]~regout\,
	combout => \breg|ro2~647_combout\);

-- Location: LCFF_X61_Y37_N19
\breg|XREGS[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][4]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][4]~regout\);

-- Location: LCFF_X57_Y34_N19
\breg|XREGS[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][4]~regout\);

-- Location: LCFF_X61_Y35_N25
\breg|XREGS[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][4]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][4]~regout\);

-- Location: LCCOMB_X61_Y34_N18
\breg|ro2~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~648_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][4]~regout\,
	datab => \breg|XREGS[4][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~648_combout\);

-- Location: LCFF_X61_Y35_N31
\breg|XREGS[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][4]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][4]~regout\);

-- Location: LCCOMB_X61_Y34_N20
\breg|ro2~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~649_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~648_combout\ & ((\breg|XREGS[7][4]~regout\))) # (!\breg|ro2~648_combout\ & (\breg|XREGS[5][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][4]~regout\,
	datab => \breg|XREGS[7][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~648_combout\,
	combout => \breg|ro2~649_combout\);

-- Location: LCFF_X60_Y34_N5
\breg|XREGS[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][4]~regout\);

-- Location: LCFF_X61_Y36_N19
\breg|XREGS[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][4]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][4]~regout\);

-- Location: LCCOMB_X60_Y34_N26
\breg|ro2~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~650_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|XREGS[2][4]~regout\) # (\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][4]~regout\ & ((!\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[1][4]~regout\,
	datac => \breg|XREGS[2][4]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~650_combout\);

-- Location: LCFF_X60_Y34_N21
\breg|XREGS[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][4]~regout\);

-- Location: LCCOMB_X61_Y34_N30
\breg|ro2~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~651_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~650_combout\ & ((\breg|XREGS[3][4]~regout\))) # (!\breg|ro2~650_combout\ & (\breg|ro2~649_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~649_combout\,
	datab => \breg|XREGS[3][4]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~650_combout\,
	combout => \breg|ro2~651_combout\);

-- Location: LCCOMB_X61_Y41_N30
\breg|ro2~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~652_combout\ = (\breg|ro2[18]~13_combout\ & (\breg|ro2[18]~2_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & ((\breg|ro2~647_combout\))) # (!\breg|ro2[18]~2_combout\ & (\breg|ro2~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~651_combout\,
	datad => \breg|ro2~647_combout\,
	combout => \breg|ro2~652_combout\);

-- Location: LCFF_X54_Y37_N5
\breg|XREGS[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux27~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][4]~regout\);

-- Location: LCCOMB_X56_Y45_N0
\breg|ro1~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~258_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][15]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][15]~regout\,
	datad => \breg|XREGS[8][15]~regout\,
	combout => \breg|ro1~258_combout\);

-- Location: LCCOMB_X56_Y45_N26
\breg|ro1~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~259_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~258_combout\ & ((\breg|XREGS[11][15]~regout\))) # (!\breg|ro1~258_combout\ & (\breg|XREGS[10][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~258_combout\,
	datac => \breg|XREGS[10][15]~regout\,
	datad => \breg|XREGS[11][15]~regout\,
	combout => \breg|ro1~259_combout\);

-- Location: LCCOMB_X57_Y44_N30
\breg|ro1~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~260_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][15]~regout\,
	datac => \breg|XREGS[17][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~260_combout\);

-- Location: LCCOMB_X56_Y44_N24
\breg|ro1~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~261_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~260_combout\ & (\breg|XREGS[29][15]~regout\)) # (!\breg|ro1~260_combout\ & ((\breg|XREGS[21][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][15]~regout\,
	datac => \breg|XREGS[21][15]~regout\,
	datad => \breg|ro1~260_combout\,
	combout => \breg|ro1~261_combout\);

-- Location: LCCOMB_X60_Y37_N4
\breg|ro1~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~262_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~262_combout\);

-- Location: LCCOMB_X54_Y43_N2
\breg|ro1~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~279_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~279_combout\);

-- Location: LCCOMB_X59_Y39_N2
\breg|ro1~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~280_combout\ = (\breg|ro1~279_combout\ & ((\breg|XREGS[30][16]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~279_combout\ & (((\breg|XREGS[26][16]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~279_combout\,
	datab => \breg|XREGS[30][16]~regout\,
	datac => \breg|XREGS[26][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~280_combout\);

-- Location: LCCOMB_X51_Y44_N20
\breg|ro1~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~281_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~281_combout\);

-- Location: LCCOMB_X56_Y44_N16
\breg|ro1~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~282_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~281_combout\ & (\breg|XREGS[29][16]~regout\)) # (!\breg|ro1~281_combout\ & ((\breg|XREGS[21][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][16]~regout\,
	datac => \breg|XREGS[21][16]~regout\,
	datad => \breg|ro1~281_combout\,
	combout => \breg|ro1~282_combout\);

-- Location: LCCOMB_X51_Y48_N26
\breg|ro1~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~283_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][16]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][16]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][16]~regout\,
	datac => \breg|XREGS[24][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~283_combout\);

-- Location: LCCOMB_X51_Y47_N26
\breg|ro1~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~284_combout\ = (\breg|ro1~283_combout\ & ((\breg|XREGS[28][16]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~283_combout\ & (((\breg|XREGS[20][16]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~283_combout\,
	datab => \breg|XREGS[28][16]~regout\,
	datac => \breg|XREGS[20][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~284_combout\);

-- Location: LCCOMB_X61_Y44_N6
\breg|ro1~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~285_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # (\breg|ro1~282_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~284_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~284_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~282_combout\,
	combout => \breg|ro1~285_combout\);

-- Location: LCCOMB_X58_Y45_N20
\breg|ro1~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~286_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(18) & \breg|XREGS[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[23][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[19][16]~regout\,
	combout => \breg|ro1~286_combout\);

-- Location: LCCOMB_X49_Y44_N28
\breg|ro1~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~287_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~286_combout\ & ((\breg|XREGS[31][16]~regout\))) # (!\breg|ro1~286_combout\ & (\breg|XREGS[27][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][16]~regout\,
	datad => \breg|ro1~286_combout\,
	combout => \breg|ro1~287_combout\);

-- Location: LCCOMB_X61_Y42_N16
\breg|ro1~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~288_combout\ = (\breg|ro1~285_combout\ & (((\breg|ro1~287_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~285_combout\ & (\breg|ro1~280_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~285_combout\,
	datab => \breg|ro1~280_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~287_combout\,
	combout => \breg|ro1~288_combout\);

-- Location: LCCOMB_X57_Y46_N6
\breg|ro1~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~289_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~289_combout\);

-- Location: LCCOMB_X57_Y42_N20
\breg|ro1~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~300_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~300_combout\);

-- Location: LCCOMB_X57_Y44_N10
\breg|ro1~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~302_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[17][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~302_combout\);

-- Location: LCCOMB_X56_Y44_N8
\breg|ro1~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~303_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~302_combout\ & ((\breg|XREGS[29][13]~regout\))) # (!\breg|ro1~302_combout\ & (\breg|XREGS[21][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|ro1~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|ro1~302_combout\,
	datac => \breg|XREGS[21][13]~regout\,
	datad => \breg|XREGS[29][13]~regout\,
	combout => \breg|ro1~303_combout\);

-- Location: LCCOMB_X54_Y43_N4
\breg|ro1~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~304_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][13]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[18][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][13]~regout\,
	datad => \breg|XREGS[22][13]~regout\,
	combout => \breg|ro1~304_combout\);

-- Location: LCCOMB_X59_Y39_N6
\breg|ro1~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~305_combout\ = (\breg|ro1~304_combout\ & ((\breg|XREGS[30][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~304_combout\ & (((\breg|XREGS[26][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~304_combout\,
	datab => \breg|XREGS[30][13]~regout\,
	datac => \breg|XREGS[26][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~305_combout\);

-- Location: LCCOMB_X51_Y48_N2
\breg|ro1~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~306_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][13]~regout\,
	datac => \breg|XREGS[16][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~306_combout\);

-- Location: LCCOMB_X52_Y48_N20
\breg|ro1~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~307_combout\ = (\breg|ro1~306_combout\ & (((\breg|XREGS[28][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|ro1~306_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[20][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~306_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][13]~regout\,
	datad => \breg|XREGS[20][13]~regout\,
	combout => \breg|ro1~307_combout\);

-- Location: LCCOMB_X58_Y46_N14
\breg|ro1~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~308_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~305_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~307_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~305_combout\,
	combout => \breg|ro1~308_combout\);

-- Location: LCCOMB_X53_Y45_N10
\breg|ro1~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~309_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[23][13]~regout\,
	datac => \breg|XREGS[19][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~309_combout\);

-- Location: LCCOMB_X54_Y45_N14
\breg|ro1~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~310_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~309_combout\ & ((\breg|XREGS[31][13]~regout\))) # (!\breg|ro1~309_combout\ & (\breg|XREGS[27][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][13]~regout\,
	datad => \breg|ro1~309_combout\,
	combout => \breg|ro1~310_combout\);

-- Location: LCCOMB_X58_Y46_N20
\breg|ro1~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~311_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~308_combout\ & ((\breg|ro1~310_combout\))) # (!\breg|ro1~308_combout\ & (\breg|ro1~303_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~303_combout\,
	datac => \breg|ro1~308_combout\,
	datad => \breg|ro1~310_combout\,
	combout => \breg|ro1~311_combout\);

-- Location: LCCOMB_X58_Y46_N16
\breg|ro1~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~317_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[12][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~317_combout\);

-- Location: LCCOMB_X58_Y46_N6
\breg|ro1~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~318_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~317_combout\ & ((\breg|XREGS[15][13]~regout\))) # (!\breg|ro1~317_combout\ & (\breg|XREGS[13][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[13][13]~regout\,
	datac => \breg|ro1~317_combout\,
	datad => \breg|XREGS[15][13]~regout\,
	combout => \breg|ro1~318_combout\);

-- Location: LCCOMB_X54_Y43_N30
\breg|ro1~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~321_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~321_combout\);

-- Location: LCCOMB_X56_Y34_N30
\breg|ro1~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~322_combout\ = (\breg|ro1~321_combout\ & (((\breg|XREGS[30][14]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~321_combout\ & (\breg|XREGS[26][14]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][14]~regout\,
	datab => \breg|ro1~321_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[30][14]~regout\,
	combout => \breg|ro1~322_combout\);

-- Location: LCCOMB_X51_Y48_N12
\breg|ro1~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~325_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][14]~regout\,
	datac => \breg|XREGS[16][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~325_combout\);

-- Location: LCCOMB_X60_Y40_N18
\breg|ro1~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~333_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[4][14]~regout\,
	datac => \breg|XREGS[5][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~333_combout\);

-- Location: LCCOMB_X48_Y46_N0
\breg|ro1~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~334_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~333_combout\ & (\breg|XREGS[7][14]~regout\)) # (!\breg|ro1~333_combout\ & ((\breg|XREGS[6][14]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][14]~regout\,
	datab => \breg|XREGS[6][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~333_combout\,
	combout => \breg|ro1~334_combout\);

-- Location: LCCOMB_X49_Y46_N12
\breg|ro1~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~335_combout\ = (\breg|ro1[29]~16_combout\ & (\breg|ro1[29]~17_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][14]~regout\))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][14]~regout\,
	datad => \breg|XREGS[2][14]~regout\,
	combout => \breg|ro1~335_combout\);

-- Location: LCCOMB_X49_Y46_N6
\breg|ro1~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~336_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~335_combout\ & ((\breg|XREGS[3][14]~regout\))) # (!\breg|ro1~335_combout\ & (\breg|ro1~334_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~334_combout\,
	datab => \breg|XREGS[3][14]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~335_combout\,
	combout => \breg|ro1~336_combout\);

-- Location: LCCOMB_X57_Y35_N8
\breg|ro1~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~338_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|XREGS[12][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[12][14]~regout\,
	combout => \breg|ro1~338_combout\);

-- Location: LCCOMB_X61_Y35_N12
\breg|ro1~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~339_combout\ = (\breg|ro1~338_combout\ & (((\breg|XREGS[15][14]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~338_combout\ & (\breg|XREGS[14][14]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~338_combout\,
	datab => \breg|XREGS[14][14]~regout\,
	datac => \breg|XREGS[15][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~339_combout\);

-- Location: LCCOMB_X54_Y43_N0
\breg|ro1~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~346_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[22][11]~regout\,
	datac => \breg|XREGS[18][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~346_combout\);

-- Location: LCCOMB_X60_Y42_N6
\breg|ro1~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~354_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[6][11]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[4][11]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][11]~regout\,
	datab => \breg|XREGS[4][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~354_combout\);

-- Location: LCCOMB_X60_Y40_N30
\breg|ro1~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~355_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~354_combout\ & (\breg|XREGS[7][11]~regout\)) # (!\breg|ro1~354_combout\ & ((\breg|XREGS[5][11]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][11]~regout\,
	datac => \breg|XREGS[5][11]~regout\,
	datad => \breg|ro1~354_combout\,
	combout => \breg|ro1~355_combout\);

-- Location: LCCOMB_X58_Y43_N2
\breg|ro1~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~356_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~355_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~355_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][11]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~356_combout\);

-- Location: LCCOMB_X60_Y42_N28
\breg|ro1~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~359_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][11]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[12][11]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][11]~regout\,
	datab => \breg|XREGS[12][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~359_combout\);

-- Location: LCCOMB_X48_Y43_N10
\breg|ro1~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~360_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~359_combout\ & (\breg|XREGS[15][11]~regout\)) # (!\breg|ro1~359_combout\ & ((\breg|XREGS[13][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~359_combout\,
	datad => \breg|XREGS[13][11]~regout\,
	combout => \breg|ro1~360_combout\);

-- Location: LCCOMB_X54_Y43_N14
\breg|ro1~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~363_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][12]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~363_combout\);

-- Location: LCCOMB_X56_Y34_N6
\breg|ro1~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~364_combout\ = (\breg|ro1~363_combout\ & (((\breg|XREGS[30][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|ro1~363_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[26][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~363_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][12]~regout\,
	datad => \breg|XREGS[30][12]~regout\,
	combout => \breg|ro1~364_combout\);

-- Location: LCCOMB_X53_Y47_N2
\breg|ro1~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~365_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[17][12]~regout\,
	combout => \breg|ro1~365_combout\);

-- Location: LCCOMB_X52_Y47_N16
\breg|ro1~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~366_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~365_combout\ & (\breg|XREGS[29][12]~regout\)) # (!\breg|ro1~365_combout\ & ((\breg|XREGS[21][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][12]~regout\,
	datad => \breg|ro1~365_combout\,
	combout => \breg|ro1~366_combout\);

-- Location: LCCOMB_X51_Y48_N10
\breg|ro1~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~367_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][12]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[24][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~367_combout\);

-- Location: LCCOMB_X52_Y48_N10
\breg|ro1~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~368_combout\ = (\breg|ro1~367_combout\ & (((\breg|XREGS[28][12]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~367_combout\ & (\breg|XREGS[20][12]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~367_combout\,
	datab => \breg|XREGS[20][12]~regout\,
	datac => \breg|XREGS[28][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~368_combout\);

-- Location: LCCOMB_X52_Y47_N2
\breg|ro1~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~369_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|ro1~366_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~366_combout\,
	datad => \breg|ro1~368_combout\,
	combout => \breg|ro1~369_combout\);

-- Location: LCCOMB_X53_Y47_N8
\breg|ro1~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~370_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][12]~regout\,
	datab => \breg|XREGS[19][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~370_combout\);

-- Location: LCCOMB_X54_Y45_N8
\breg|ro1~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~371_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~370_combout\ & (\breg|XREGS[31][12]~regout\)) # (!\breg|ro1~370_combout\ & ((\breg|XREGS[27][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][12]~regout\,
	datac => \breg|XREGS[27][12]~regout\,
	datad => \breg|ro1~370_combout\,
	combout => \breg|ro1~371_combout\);

-- Location: LCCOMB_X51_Y34_N28
\breg|ro1~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~372_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~369_combout\ & (\breg|ro1~371_combout\)) # (!\breg|ro1~369_combout\ & ((\breg|ro1~364_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|ro1~369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~369_combout\,
	datac => \breg|ro1~371_combout\,
	datad => \breg|ro1~364_combout\,
	combout => \breg|ro1~372_combout\);

-- Location: LCCOMB_X53_Y44_N26
\breg|ro1~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~373_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[10][12]~regout\,
	datac => \breg|XREGS[8][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~373_combout\);

-- Location: LCCOMB_X51_Y34_N18
\breg|ro1~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~374_combout\ = (\breg|ro1~373_combout\ & (((\breg|XREGS[11][12]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~373_combout\ & (\breg|XREGS[9][12]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][12]~regout\,
	datab => \breg|XREGS[11][12]~regout\,
	datac => \breg|ro1~373_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~374_combout\);

-- Location: LCCOMB_X61_Y37_N8
\breg|ro1~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~375_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][12]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~375_combout\);

-- Location: LCCOMB_X61_Y40_N0
\breg|ro1~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~376_combout\ = (\breg|ro1~375_combout\ & (((\breg|XREGS[7][12]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~375_combout\ & (\breg|XREGS[6][12]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][12]~regout\,
	datab => \breg|ro1~375_combout\,
	datac => \breg|XREGS[7][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~376_combout\);

-- Location: LCCOMB_X58_Y43_N4
\breg|ro1~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~377_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][12]~regout\) # ((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|XREGS[1][12]~regout\ & !\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][12]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][12]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~377_combout\);

-- Location: LCCOMB_X60_Y39_N14
\breg|ro1~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~378_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~377_combout\ & (\breg|XREGS[3][12]~regout\)) # (!\breg|ro1~377_combout\ & ((\breg|ro1~376_combout\))))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|XREGS[3][12]~regout\,
	datac => \breg|ro1~377_combout\,
	datad => \breg|ro1~376_combout\,
	combout => \breg|ro1~378_combout\);

-- Location: LCCOMB_X51_Y34_N0
\breg|ro1~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~379_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~374_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~374_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~378_combout\,
	combout => \breg|ro1~379_combout\);

-- Location: LCCOMB_X59_Y40_N14
\breg|ro1~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~380_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # (\breg|XREGS[13][12]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][12]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[12][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[13][12]~regout\,
	combout => \breg|ro1~380_combout\);

-- Location: LCCOMB_X51_Y36_N18
\breg|ro1~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~381_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~380_combout\ & ((\breg|XREGS[15][12]~regout\))) # (!\breg|ro1~380_combout\ & (\breg|XREGS[14][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[15][12]~regout\,
	datad => \breg|ro1~380_combout\,
	combout => \breg|ro1~381_combout\);

-- Location: LCCOMB_X51_Y34_N2
\breg|ro1~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~382_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~379_combout\ & (\breg|ro1~381_combout\)) # (!\breg|ro1~379_combout\ & ((\breg|ro1~372_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~381_combout\,
	datab => \breg|ro1~372_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~379_combout\,
	combout => \breg|ro1~382_combout\);

-- Location: LCCOMB_X59_Y46_N30
\breg|ro1~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~384_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[9][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|XREGS[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[8][9]~regout\,
	combout => \breg|ro1~384_combout\);

-- Location: LCCOMB_X58_Y46_N18
\breg|ro1~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~385_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~384_combout\ & (\breg|XREGS[11][9]~regout\)) # (!\breg|ro1~384_combout\ & ((\breg|XREGS[10][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[11][9]~regout\,
	datac => \breg|XREGS[10][9]~regout\,
	datad => \breg|ro1~384_combout\,
	combout => \breg|ro1~385_combout\);

-- Location: LCCOMB_X53_Y47_N30
\breg|ro1~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~386_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|XREGS[25][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][9]~regout\,
	datad => \breg|XREGS[17][9]~regout\,
	combout => \breg|ro1~386_combout\);

-- Location: LCCOMB_X54_Y47_N22
\breg|ro1~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~387_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~386_combout\ & ((\breg|XREGS[29][9]~regout\))) # (!\breg|ro1~386_combout\ & (\breg|XREGS[21][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (\breg|ro1~386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|ro1~386_combout\,
	datac => \breg|XREGS[21][9]~regout\,
	datad => \breg|XREGS[29][9]~regout\,
	combout => \breg|ro1~387_combout\);

-- Location: LCCOMB_X54_Y43_N28
\breg|ro1~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~388_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[18][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][9]~regout\,
	datad => \breg|XREGS[22][9]~regout\,
	combout => \breg|ro1~388_combout\);

-- Location: LCCOMB_X60_Y41_N22
\breg|ro1~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~389_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~388_combout\ & (\breg|XREGS[30][9]~regout\)) # (!\breg|ro1~388_combout\ & ((\breg|XREGS[26][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][9]~regout\,
	datac => \breg|XREGS[26][9]~regout\,
	datad => \breg|ro1~388_combout\,
	combout => \breg|ro1~389_combout\);

-- Location: LCCOMB_X53_Y48_N24
\breg|ro1~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~390_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[24][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][9]~regout\,
	datab => \breg|XREGS[16][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~390_combout\);

-- Location: LCCOMB_X53_Y48_N18
\breg|ro1~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~391_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~390_combout\ & ((\breg|XREGS[28][9]~regout\))) # (!\breg|ro1~390_combout\ & (\breg|XREGS[20][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[20][9]~regout\,
	datac => \breg|ro1~390_combout\,
	datad => \breg|XREGS[28][9]~regout\,
	combout => \breg|ro1~391_combout\);

-- Location: LCCOMB_X58_Y46_N12
\breg|ro1~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~392_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~389_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~391_combout\,
	datad => \breg|ro1~389_combout\,
	combout => \breg|ro1~392_combout\);

-- Location: LCCOMB_X58_Y47_N26
\breg|ro1~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~393_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[19][9]~regout\,
	combout => \breg|ro1~393_combout\);

-- Location: LCCOMB_X59_Y46_N24
\breg|ro1~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~394_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~393_combout\ & (\breg|XREGS[31][9]~regout\)) # (!\breg|ro1~393_combout\ & ((\breg|XREGS[27][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][9]~regout\,
	datac => \breg|ro1~393_combout\,
	datad => \breg|XREGS[27][9]~regout\,
	combout => \breg|ro1~394_combout\);

-- Location: LCCOMB_X58_Y46_N10
\breg|ro1~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~395_combout\ = (\breg|ro1~392_combout\ & ((\breg|ro1~394_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~392_combout\ & (((\breg|ro1~387_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~392_combout\,
	datab => \breg|ro1~394_combout\,
	datac => \breg|ro1~387_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~395_combout\);

-- Location: LCCOMB_X62_Y40_N6
\breg|ro1~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~396_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][9]~regout\,
	datab => \breg|XREGS[6][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~396_combout\);

-- Location: LCCOMB_X62_Y40_N20
\breg|ro1~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~397_combout\ = (\breg|ro1~396_combout\ & ((\breg|XREGS[7][9]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~396_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- \breg|XREGS[5][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~396_combout\,
	datab => \breg|XREGS[7][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[5][9]~regout\,
	combout => \breg|ro1~397_combout\);

-- Location: LCCOMB_X61_Y40_N6
\breg|ro1~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~398_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\) # ((\breg|ro1~397_combout\)))) # (!\breg|ro1[29]~16_combout\ & (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][9]~regout\,
	datad => \breg|ro1~397_combout\,
	combout => \breg|ro1~398_combout\);

-- Location: LCCOMB_X49_Y46_N18
\breg|ro1~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~399_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~398_combout\ & (\breg|XREGS[3][9]~regout\)) # (!\breg|ro1~398_combout\ & ((\breg|XREGS[2][9]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][9]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|ro1~398_combout\,
	datad => \breg|XREGS[2][9]~regout\,
	combout => \breg|ro1~399_combout\);

-- Location: LCCOMB_X58_Y46_N24
\breg|ro1~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~400_combout\ = (\breg|ro1[29]~13_combout\ & (((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & ((\breg|ro1~395_combout\))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~399_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~395_combout\,
	combout => \breg|ro1~400_combout\);

-- Location: LCCOMB_X60_Y42_N30
\breg|ro1~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~401_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[14][9]~regout\,
	combout => \breg|ro1~401_combout\);

-- Location: LCCOMB_X60_Y46_N28
\breg|ro1~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~402_combout\ = (\breg|ro1~401_combout\ & (((\breg|XREGS[15][9]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~401_combout\ & (\breg|XREGS[13][9]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~401_combout\,
	datab => \breg|XREGS[13][9]~regout\,
	datac => \breg|XREGS[15][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~402_combout\);

-- Location: LCCOMB_X58_Y46_N22
\breg|ro1~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~403_combout\ = (\breg|ro1~400_combout\ & ((\breg|ro1~402_combout\) # ((!\breg|ro1[29]~13_combout\)))) # (!\breg|ro1~400_combout\ & (((\breg|ro1[29]~13_combout\ & \breg|ro1~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~400_combout\,
	datab => \breg|ro1~402_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~385_combout\,
	combout => \breg|ro1~403_combout\);

-- Location: LCCOMB_X56_Y36_N4
\breg|ro1~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~405_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][10]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][10]~regout\,
	datad => \breg|XREGS[18][10]~regout\,
	combout => \breg|ro1~405_combout\);

-- Location: LCCOMB_X60_Y41_N20
\breg|ro1~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~406_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~405_combout\ & (\breg|XREGS[30][10]~regout\)) # (!\breg|ro1~405_combout\ & ((\breg|XREGS[26][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|ro1~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|ro1~405_combout\,
	datac => \breg|XREGS[30][10]~regout\,
	datad => \breg|XREGS[26][10]~regout\,
	combout => \breg|ro1~406_combout\);

-- Location: LCCOMB_X58_Y47_N12
\breg|ro1~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~407_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[25][10]~regout\,
	combout => \breg|ro1~407_combout\);

-- Location: LCCOMB_X56_Y44_N20
\breg|ro1~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~408_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~407_combout\ & (\breg|XREGS[29][10]~regout\)) # (!\breg|ro1~407_combout\ & ((\breg|XREGS[21][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][10]~regout\,
	datac => \breg|XREGS[21][10]~regout\,
	datad => \breg|ro1~407_combout\,
	combout => \breg|ro1~408_combout\);

-- Location: LCCOMB_X61_Y45_N28
\breg|ro1~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~409_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][10]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][10]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][10]~regout\,
	datac => \breg|XREGS[24][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~409_combout\);

-- Location: LCCOMB_X60_Y45_N16
\breg|ro1~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~410_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~409_combout\ & (\breg|XREGS[28][10]~regout\)) # (!\breg|ro1~409_combout\ & ((\breg|XREGS[20][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][10]~regout\,
	datac => \breg|XREGS[20][10]~regout\,
	datad => \breg|ro1~409_combout\,
	combout => \breg|ro1~410_combout\);

-- Location: LCCOMB_X60_Y45_N22
\breg|ro1~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~411_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|ro1~408_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~410_combout\,
	datad => \breg|ro1~408_combout\,
	combout => \breg|ro1~411_combout\);

-- Location: LCCOMB_X53_Y47_N10
\breg|ro1~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~412_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][10]~regout\,
	datab => \breg|XREGS[19][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~412_combout\);

-- Location: LCCOMB_X53_Y43_N18
\breg|ro1~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~413_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~412_combout\ & ((\breg|XREGS[31][10]~regout\))) # (!\breg|ro1~412_combout\ & (\breg|XREGS[27][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][10]~regout\,
	datad => \breg|ro1~412_combout\,
	combout => \breg|ro1~413_combout\);

-- Location: LCCOMB_X60_Y41_N6
\breg|ro1~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~414_combout\ = (\breg|ro1~411_combout\ & ((\breg|ro1~413_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~411_combout\ & (((\breg|ro1~406_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~413_combout\,
	datab => \breg|ro1~411_combout\,
	datac => \breg|ro1~406_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~414_combout\);

-- Location: LCCOMB_X57_Y45_N6
\breg|ro1~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~415_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|XREGS[10][10]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[8][10]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[10][10]~regout\,
	combout => \breg|ro1~415_combout\);

-- Location: LCCOMB_X51_Y34_N8
\breg|ro1~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~416_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~415_combout\ & (\breg|XREGS[11][10]~regout\)) # (!\breg|ro1~415_combout\ & ((\breg|XREGS[9][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][10]~regout\,
	datad => \breg|ro1~415_combout\,
	combout => \breg|ro1~416_combout\);

-- Location: LCCOMB_X61_Y37_N16
\breg|ro1~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~417_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[4][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[5][10]~regout\,
	combout => \breg|ro1~417_combout\);

-- Location: LCCOMB_X61_Y37_N30
\breg|ro1~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~418_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~417_combout\ & (\breg|XREGS[7][10]~regout\)) # (!\breg|ro1~417_combout\ & ((\breg|XREGS[6][10]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~417_combout\,
	datad => \breg|XREGS[6][10]~regout\,
	combout => \breg|ro1~418_combout\);

-- Location: LCCOMB_X58_Y43_N0
\breg|ro1~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~419_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][10]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][10]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][10]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][10]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~419_combout\);

-- Location: LCCOMB_X60_Y39_N8
\breg|ro1~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~420_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~419_combout\ & (\breg|XREGS[3][10]~regout\)) # (!\breg|ro1~419_combout\ & ((\breg|ro1~418_combout\))))) # (!\breg|ro1[29]~16_combout\ & (\breg|ro1~419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1~419_combout\,
	datac => \breg|XREGS[3][10]~regout\,
	datad => \breg|ro1~418_combout\,
	combout => \breg|ro1~420_combout\);

-- Location: LCCOMB_X54_Y34_N14
\breg|ro1~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~421_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~416_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~416_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~420_combout\,
	combout => \breg|ro1~421_combout\);

-- Location: LCCOMB_X57_Y35_N4
\breg|ro1~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~422_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~422_combout\);

-- Location: LCCOMB_X58_Y35_N10
\breg|ro1~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~423_combout\ = (\breg|ro1~422_combout\ & (((\breg|XREGS[15][10]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~422_combout\ & (\breg|XREGS[14][10]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][10]~regout\,
	datab => \breg|XREGS[15][10]~regout\,
	datac => \breg|ro1~422_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~423_combout\);

-- Location: LCCOMB_X54_Y34_N20
\breg|ro1~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~424_combout\ = (\breg|ro1~421_combout\ & ((\breg|ro1~423_combout\) # ((!\breg|ro1[29]~10_combout\)))) # (!\breg|ro1~421_combout\ & (((\breg|ro1[29]~10_combout\ & \breg|ro1~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~423_combout\,
	datab => \breg|ro1~421_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~414_combout\,
	combout => \breg|ro1~424_combout\);

-- Location: LCCOMB_X60_Y37_N24
\breg|ro1~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~426_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[22][2]~regout\,
	datad => \breg|XREGS[18][2]~regout\,
	combout => \breg|ro1~426_combout\);

-- Location: LCCOMB_X60_Y41_N18
\breg|ro1~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~427_combout\ = (\breg|ro1~426_combout\ & (((\breg|XREGS[30][2]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~426_combout\ & (\breg|XREGS[26][2]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][2]~regout\,
	datab => \breg|ro1~426_combout\,
	datac => \breg|XREGS[30][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~427_combout\);

-- Location: LCCOMB_X61_Y43_N8
\breg|ro1~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~430_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][2]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][2]~regout\,
	datab => \breg|XREGS[24][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~430_combout\);

-- Location: LCCOMB_X61_Y43_N22
\breg|ro1~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~431_combout\ = (\breg|ro1~430_combout\ & (((\breg|XREGS[28][2]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~430_combout\ & (\breg|XREGS[20][2]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][2]~regout\,
	datab => \breg|ro1~430_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[28][2]~regout\,
	combout => \breg|ro1~431_combout\);

-- Location: LCCOMB_X56_Y42_N24
\breg|ro1~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~453_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][1]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][1]~regout\,
	datac => \breg|XREGS[24][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~453_combout\);

-- Location: LCCOMB_X60_Y43_N10
\breg|ro1~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~454_combout\ = (\breg|ro1~453_combout\ & ((\breg|XREGS[28][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~453_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- \breg|XREGS[20][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][1]~regout\,
	datab => \breg|ro1~453_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[20][1]~regout\,
	combout => \breg|ro1~454_combout\);

-- Location: LCCOMB_X60_Y37_N0
\breg|ro1~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~468_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[18][4]~regout\,
	datac => \breg|XREGS[22][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~468_combout\);

-- Location: LCCOMB_X62_Y39_N6
\breg|ro1~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~469_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~468_combout\ & ((\breg|XREGS[30][4]~regout\))) # (!\breg|ro1~468_combout\ & (\breg|XREGS[26][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][4]~regout\,
	datab => \breg|XREGS[30][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|ro1~468_combout\,
	combout => \breg|ro1~469_combout\);

-- Location: LCCOMB_X54_Y46_N10
\breg|ro1~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~470_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[17][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~470_combout\);

-- Location: LCCOMB_X54_Y46_N24
\breg|ro1~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~471_combout\ = (\breg|ro1~470_combout\ & (((\breg|XREGS[29][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|ro1~470_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[21][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~470_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][4]~regout\,
	datad => \breg|XREGS[29][4]~regout\,
	combout => \breg|ro1~471_combout\);

-- Location: LCCOMB_X58_Y47_N6
\breg|ro1~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~472_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # (\breg|XREGS[24][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][4]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[24][4]~regout\,
	combout => \breg|ro1~472_combout\);

-- Location: LCCOMB_X58_Y47_N16
\breg|ro1~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~473_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~472_combout\ & (\breg|XREGS[28][4]~regout\)) # (!\breg|ro1~472_combout\ & ((\breg|XREGS[20][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][4]~regout\,
	datab => \breg|XREGS[20][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~472_combout\,
	combout => \breg|ro1~473_combout\);

-- Location: LCCOMB_X54_Y46_N12
\breg|ro1~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~474_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~471_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~473_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~471_combout\,
	datab => \breg|ro1~473_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~474_combout\);

-- Location: LCCOMB_X58_Y45_N14
\breg|ro1~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~475_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[23][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][4]~regout\,
	datad => \breg|XREGS[19][4]~regout\,
	combout => \breg|ro1~475_combout\);

-- Location: LCCOMB_X58_Y42_N24
\breg|ro1~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~476_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~475_combout\ & (\breg|XREGS[31][4]~regout\)) # (!\breg|ro1~475_combout\ & ((\breg|XREGS[27][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][4]~regout\,
	datac => \breg|XREGS[27][4]~regout\,
	datad => \breg|ro1~475_combout\,
	combout => \breg|ro1~476_combout\);

-- Location: LCCOMB_X54_Y46_N18
\breg|ro1~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~477_combout\ = (\breg|ro1~474_combout\ & ((\breg|ro1~476_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~474_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|ro1~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~474_combout\,
	datab => \breg|ro1~476_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~469_combout\,
	combout => \breg|ro1~477_combout\);

-- Location: LCCOMB_X61_Y41_N24
\breg|ro1~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~478_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[10][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[10][4]~regout\,
	combout => \breg|ro1~478_combout\);

-- Location: LCCOMB_X61_Y41_N6
\breg|ro1~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~479_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~478_combout\ & ((\breg|XREGS[11][4]~regout\))) # (!\breg|ro1~478_combout\ & (\breg|XREGS[9][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~478_combout\,
	datad => \breg|XREGS[11][4]~regout\,
	combout => \breg|ro1~479_combout\);

-- Location: LCCOMB_X61_Y34_N26
\breg|ro1~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~480_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[4][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~480_combout\);

-- Location: LCCOMB_X61_Y34_N4
\breg|ro1~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~481_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~480_combout\ & ((\breg|XREGS[7][4]~regout\))) # (!\breg|ro1~480_combout\ & (\breg|XREGS[6][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[7][4]~regout\,
	datad => \breg|ro1~480_combout\,
	combout => \breg|ro1~481_combout\);

-- Location: LCCOMB_X60_Y34_N4
\breg|ro1~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~482_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][4]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][4]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[1][4]~regout\,
	datac => \breg|XREGS[2][4]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~482_combout\);

-- Location: LCCOMB_X60_Y34_N20
\breg|ro1~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~483_combout\ = (\breg|ro1~482_combout\ & (((\breg|XREGS[3][4]~regout\)) # (!\breg|ro1[29]~16_combout\))) # (!\breg|ro1~482_combout\ & (\breg|ro1[29]~16_combout\ & ((\breg|ro1~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~482_combout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|XREGS[3][4]~regout\,
	datad => \breg|ro1~481_combout\,
	combout => \breg|ro1~483_combout\);

-- Location: LCCOMB_X54_Y46_N8
\breg|ro1~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~484_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~479_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~483_combout\ & !\breg|ro1[29]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~479_combout\,
	datac => \breg|ro1~483_combout\,
	datad => \breg|ro1[29]~10_combout\,
	combout => \breg|ro1~484_combout\);

-- Location: LCCOMB_X57_Y35_N28
\breg|ro1~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~485_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~485_combout\);

-- Location: LCCOMB_X57_Y35_N26
\breg|ro1~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~486_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~485_combout\ & (\breg|XREGS[15][4]~regout\)) # (!\breg|ro1~485_combout\ & ((\breg|XREGS[14][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][4]~regout\,
	datad => \breg|ro1~485_combout\,
	combout => \breg|ro1~486_combout\);

-- Location: LCCOMB_X54_Y46_N6
\breg|ro1~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~487_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~484_combout\ & ((\breg|ro1~486_combout\))) # (!\breg|ro1~484_combout\ & (\breg|ro1~477_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1~477_combout\,
	datac => \breg|ro1~484_combout\,
	datad => \breg|ro1~486_combout\,
	combout => \breg|ro1~487_combout\);

-- Location: LCCOMB_X61_Y43_N4
\breg|ro1~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~495_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(17) & \breg|XREGS[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[16][3]~regout\,
	combout => \breg|ro1~495_combout\);

-- Location: LCCOMB_X61_Y43_N30
\breg|ro1~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~496_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~495_combout\ & ((\breg|XREGS[28][3]~regout\))) # (!\breg|ro1~495_combout\ & (\breg|XREGS[20][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|ro1~495_combout\,
	datad => \breg|XREGS[28][3]~regout\,
	combout => \breg|ro1~496_combout\);

-- Location: LCCOMB_X58_Y45_N8
\breg|ro1~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~498_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[23][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][3]~regout\,
	datad => \breg|XREGS[19][3]~regout\,
	combout => \breg|ro1~498_combout\);

-- Location: LCCOMB_X58_Y42_N30
\breg|ro1~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~499_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~498_combout\ & ((\breg|XREGS[31][3]~regout\))) # (!\breg|ro1~498_combout\ & (\breg|XREGS[27][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][3]~regout\,
	datac => \breg|XREGS[31][3]~regout\,
	datad => \breg|ro1~498_combout\,
	combout => \breg|ro1~499_combout\);

-- Location: LCCOMB_X61_Y35_N18
\breg|ro1~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~501_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|XREGS[6][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][3]~regout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[4][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[6][3]~regout\,
	combout => \breg|ro1~501_combout\);

-- Location: LCCOMB_X61_Y35_N16
\breg|ro1~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~502_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~501_combout\ & ((\breg|XREGS[7][3]~regout\))) # (!\breg|ro1~501_combout\ & (\breg|XREGS[5][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[7][3]~regout\,
	datad => \breg|ro1~501_combout\,
	combout => \breg|ro1~502_combout\);

-- Location: LCCOMB_X61_Y38_N30
\breg|ro1~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~510_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[8][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[9][0]~regout\,
	combout => \breg|ro1~510_combout\);

-- Location: LCCOMB_X61_Y42_N26
\breg|ro1~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~511_combout\ = (\breg|ro1~510_combout\ & (((\breg|XREGS[11][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16)))) # (!\breg|ro1~510_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[10][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~510_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][0]~regout\,
	datad => \breg|XREGS[10][0]~regout\,
	combout => \breg|ro1~511_combout\);

-- Location: LCCOMB_X57_Y44_N22
\breg|ro1~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~512_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][0]~regout\,
	datac => \breg|XREGS[17][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~512_combout\);

-- Location: LCCOMB_X57_Y41_N0
\breg|ro1~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~513_combout\ = (\breg|ro1~512_combout\ & ((\breg|XREGS[29][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~512_combout\ & (((\breg|XREGS[21][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~512_combout\,
	datab => \breg|XREGS[29][0]~regout\,
	datac => \breg|XREGS[21][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~513_combout\);

-- Location: LCCOMB_X49_Y43_N24
\breg|ro1~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~514_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][0]~regout\,
	datad => \breg|XREGS[22][0]~regout\,
	combout => \breg|ro1~514_combout\);

-- Location: LCCOMB_X60_Y41_N30
\breg|ro1~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~515_combout\ = (\breg|ro1~514_combout\ & ((\breg|XREGS[30][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~514_combout\ & (((\breg|XREGS[26][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][0]~regout\,
	datab => \breg|ro1~514_combout\,
	datac => \breg|XREGS[26][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~515_combout\);

-- Location: LCCOMB_X61_Y38_N24
\breg|ro1~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~516_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][0]~regout\,
	datac => \breg|XREGS[16][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~516_combout\);

-- Location: LCCOMB_X61_Y38_N14
\breg|ro1~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~517_combout\ = (\breg|ro1~516_combout\ & ((\breg|XREGS[28][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~516_combout\ & (((\breg|XREGS[20][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~516_combout\,
	datab => \breg|XREGS[28][0]~regout\,
	datac => \breg|XREGS[20][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~517_combout\);

-- Location: LCCOMB_X61_Y42_N4
\breg|ro1~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~518_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~515_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~517_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~515_combout\,
	combout => \breg|ro1~518_combout\);

-- Location: LCCOMB_X49_Y41_N14
\breg|ro1~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~519_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~519_combout\);

-- Location: LCCOMB_X58_Y42_N12
\breg|ro1~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~520_combout\ = (\breg|ro1~519_combout\ & ((\breg|XREGS[31][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~519_combout\ & (((\breg|XREGS[27][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~519_combout\,
	datab => \breg|XREGS[31][0]~regout\,
	datac => \breg|XREGS[27][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~520_combout\);

-- Location: LCCOMB_X61_Y42_N10
\breg|ro1~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~521_combout\ = (\breg|ro1~518_combout\ & (((\breg|ro1~520_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~518_combout\ & (\breg|ro1~513_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~513_combout\,
	datab => \breg|ro1~520_combout\,
	datac => \breg|ro1~518_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~521_combout\);

-- Location: LCCOMB_X58_Y36_N16
\breg|ro1~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~522_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[6][0]~regout\,
	datac => \breg|XREGS[4][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~522_combout\);

-- Location: LCCOMB_X58_Y36_N10
\breg|ro1~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~523_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~522_combout\ & ((\breg|XREGS[7][0]~regout\))) # (!\breg|ro1~522_combout\ & (\breg|XREGS[5][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][0]~regout\,
	datac => \breg|XREGS[7][0]~regout\,
	datad => \breg|ro1~522_combout\,
	combout => \breg|ro1~523_combout\);

-- Location: LCCOMB_X59_Y38_N18
\breg|ro1~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~524_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~523_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~523_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][0]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~524_combout\);

-- Location: LCCOMB_X59_Y38_N20
\breg|ro1~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~525_combout\ = (\breg|ro1~524_combout\ & ((\breg|XREGS[3][0]~regout\) # ((!\breg|ro1[29]~17_combout\)))) # (!\breg|ro1~524_combout\ & (((\breg|ro1[29]~17_combout\ & \breg|XREGS[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][0]~regout\,
	datab => \breg|ro1~524_combout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|XREGS[2][0]~regout\,
	combout => \breg|ro1~525_combout\);

-- Location: LCCOMB_X61_Y42_N0
\breg|ro1~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~526_combout\ = (\breg|ro1[29]~13_combout\ & (((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & ((\breg|ro1~521_combout\))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~525_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~521_combout\,
	combout => \breg|ro1~526_combout\);

-- Location: LCCOMB_X58_Y37_N28
\breg|ro1~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~527_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[14][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~527_combout\);

-- Location: LCCOMB_X59_Y41_N30
\breg|ro1~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~528_combout\ = (\breg|ro1~527_combout\ & ((\breg|XREGS[15][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~527_combout\ & (((\breg|XREGS[13][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][0]~regout\,
	datab => \breg|XREGS[13][0]~regout\,
	datac => \breg|ro1~527_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~528_combout\);

-- Location: LCCOMB_X61_Y42_N6
\breg|ro1~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~529_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~526_combout\ & ((\breg|ro1~528_combout\))) # (!\breg|ro1~526_combout\ & (\breg|ro1~511_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~511_combout\,
	datac => \breg|ro1~528_combout\,
	datad => \breg|ro1~526_combout\,
	combout => \breg|ro1~529_combout\);

-- Location: LCCOMB_X56_Y36_N16
\breg|ro1~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~531_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][29]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~531_combout\);

-- Location: LCCOMB_X56_Y34_N12
\breg|ro1~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~532_combout\ = (\breg|ro1~531_combout\ & (((\breg|XREGS[30][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~531_combout\ & (\breg|XREGS[26][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~531_combout\,
	datab => \breg|XREGS[26][29]~regout\,
	datac => \breg|XREGS[30][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~532_combout\);

-- Location: LCCOMB_X52_Y46_N20
\breg|ro1~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~533_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][29]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][29]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~533_combout\);

-- Location: LCCOMB_X53_Y44_N6
\breg|ro1~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~541_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~541_combout\);

-- Location: LCCOMB_X57_Y34_N6
\breg|ro1~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~543_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][29]~regout\,
	datab => \breg|XREGS[4][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~543_combout\);

-- Location: LCCOMB_X57_Y34_N10
\breg|ro1~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~544_combout\ = (\breg|ro1~543_combout\ & (((\breg|XREGS[7][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16)))) # (!\breg|ro1~543_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~543_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[6][29]~regout\,
	datad => \breg|XREGS[7][29]~regout\,
	combout => \breg|ro1~544_combout\);

-- Location: LCCOMB_X53_Y34_N22
\breg|ro1~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~545_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][29]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][29]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][29]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][29]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~545_combout\);

-- Location: LCCOMB_X57_Y34_N12
\breg|ro1~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~546_combout\ = (\breg|ro1~545_combout\ & ((\breg|XREGS[3][29]~regout\) # ((!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~545_combout\ & (((\breg|ro1~544_combout\ & \breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][29]~regout\,
	datab => \breg|ro1~544_combout\,
	datac => \breg|ro1~545_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~546_combout\);

-- Location: LCCOMB_X57_Y34_N30
\breg|ro1~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~548_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][29]~regout\,
	datab => \breg|XREGS[12][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~548_combout\);

-- Location: LCCOMB_X58_Y34_N6
\breg|ro1~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~549_combout\ = (\breg|ro1~548_combout\ & (((\breg|XREGS[15][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~548_combout\ & (\breg|XREGS[14][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][29]~regout\,
	datab => \breg|XREGS[15][29]~regout\,
	datac => \breg|ro1~548_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~549_combout\);

-- Location: LCCOMB_X56_Y36_N18
\breg|ro1~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~556_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[18][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][30]~regout\,
	datad => \breg|XREGS[22][30]~regout\,
	combout => \breg|ro1~556_combout\);

-- Location: LCCOMB_X53_Y47_N20
\breg|ro1~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~561_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~561_combout\);

-- Location: LCCOMB_X53_Y43_N0
\breg|ro1~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~562_combout\ = (\breg|ro1~561_combout\ & ((\breg|XREGS[31][30]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~561_combout\ & (((\breg|XREGS[27][30]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][30]~regout\,
	datab => \breg|ro1~561_combout\,
	datac => \breg|XREGS[27][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~562_combout\);

-- Location: LCCOMB_X59_Y36_N14
\breg|ro1~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~564_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|XREGS[6][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][30]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[6][30]~regout\,
	combout => \breg|ro1~564_combout\);

-- Location: LCCOMB_X59_Y36_N12
\breg|ro1~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~565_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~564_combout\ & (\breg|XREGS[7][30]~regout\)) # (!\breg|ro1~564_combout\ & ((\breg|XREGS[5][30]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][30]~regout\,
	datac => \breg|XREGS[5][30]~regout\,
	datad => \breg|ro1~564_combout\,
	combout => \breg|ro1~565_combout\);

-- Location: LCFF_X58_Y39_N3
\breg|XREGS[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][31]~regout\);

-- Location: LCCOMB_X49_Y43_N6
\breg|ro1~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~573_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][31]~regout\,
	datad => \breg|XREGS[18][31]~regout\,
	combout => \breg|ro1~573_combout\);

-- Location: LCCOMB_X59_Y39_N4
\breg|ro1~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~574_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~573_combout\ & ((\breg|XREGS[30][31]~regout\))) # (!\breg|ro1~573_combout\ & (\breg|XREGS[26][31]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][31]~regout\,
	datad => \breg|ro1~573_combout\,
	combout => \breg|ro1~574_combout\);

-- Location: LCCOMB_X54_Y48_N28
\breg|ro1~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~575_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\mem_i|altsyncram_component|auto_generated|q_a\(18))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][31]~regout\,
	datad => \breg|XREGS[25][31]~regout\,
	combout => \breg|ro1~575_combout\);

-- Location: LCCOMB_X54_Y48_N22
\breg|ro1~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~576_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~575_combout\ & (\breg|XREGS[29][31]~regout\)) # (!\breg|ro1~575_combout\ & ((\breg|XREGS[21][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][31]~regout\,
	datab => \breg|XREGS[21][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~575_combout\,
	combout => \breg|ro1~576_combout\);

-- Location: LCFF_X51_Y48_N7
\breg|XREGS[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][31]~regout\);

-- Location: LCCOMB_X51_Y48_N22
\breg|ro1~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~577_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[20][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][31]~regout\,
	datac => \breg|XREGS[20][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~577_combout\);

-- Location: LCFF_X51_Y47_N17
\breg|XREGS[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][31]~regout\);

-- Location: LCCOMB_X51_Y48_N6
\breg|ro1~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~578_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~577_combout\ & (\breg|XREGS[28][31]~regout\)) # (!\breg|ro1~577_combout\ & ((\breg|XREGS[24][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[28][31]~regout\,
	datac => \breg|XREGS[24][31]~regout\,
	datad => \breg|ro1~577_combout\,
	combout => \breg|ro1~578_combout\);

-- Location: LCCOMB_X54_Y48_N24
\breg|ro1~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~579_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|ro1~576_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~578_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~578_combout\,
	datad => \breg|ro1~576_combout\,
	combout => \breg|ro1~579_combout\);

-- Location: LCFF_X57_Y43_N19
\breg|XREGS[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][31]~regout\);

-- Location: LCCOMB_X56_Y43_N24
\breg|ro1~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~580_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][31]~regout\,
	datad => \breg|XREGS[19][31]~regout\,
	combout => \breg|ro1~580_combout\);

-- Location: LCCOMB_X57_Y43_N18
\breg|ro1~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~581_combout\ = (\breg|ro1~580_combout\ & ((\breg|XREGS[31][31]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~580_combout\ & (((\breg|XREGS[27][31]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][31]~regout\,
	datab => \breg|ro1~580_combout\,
	datac => \breg|XREGS[27][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~581_combout\);

-- Location: LCCOMB_X57_Y43_N30
\breg|ro1~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~582_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~579_combout\ & ((\breg|ro1~581_combout\))) # (!\breg|ro1~579_combout\ & (\breg|ro1~574_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~574_combout\,
	datab => \breg|ro1~581_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~579_combout\,
	combout => \breg|ro1~582_combout\);

-- Location: LCCOMB_X53_Y44_N14
\breg|ro1~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~583_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~583_combout\);

-- Location: LCCOMB_X60_Y40_N8
\breg|ro1~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~585_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[5][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~585_combout\);

-- Location: LCCOMB_X58_Y43_N20
\breg|ro1~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~587_combout\ = (\breg|ro1[29]~16_combout\ & (\breg|ro1[29]~17_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & (\breg|XREGS[2][31]~regout\)) # (!\breg|ro1[29]~17_combout\ & ((\breg|XREGS[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][31]~regout\,
	datad => \breg|XREGS[1][31]~regout\,
	combout => \breg|ro1~587_combout\);

-- Location: LCCOMB_X53_Y45_N16
\breg|ro1~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~601_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][27]~regout\,
	datac => \breg|XREGS[23][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~601_combout\);

-- Location: LCCOMB_X53_Y43_N20
\breg|ro1~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~602_combout\ = (\breg|ro1~601_combout\ & (((\breg|XREGS[31][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|ro1~601_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[27][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~601_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[27][27]~regout\,
	datad => \breg|XREGS[31][27]~regout\,
	combout => \breg|ro1~602_combout\);

-- Location: LCCOMB_X62_Y41_N22
\breg|ro1~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~604_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[8][27]~regout\,
	combout => \breg|ro1~604_combout\);

-- Location: LCCOMB_X62_Y39_N26
\breg|ro1~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~605_combout\ = (\breg|ro1~604_combout\ & (((\breg|XREGS[11][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~604_combout\ & (\breg|XREGS[9][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~604_combout\,
	datab => \breg|XREGS[9][27]~regout\,
	datac => \breg|XREGS[11][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~605_combout\);

-- Location: LCCOMB_X58_Y34_N10
\breg|ro1~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~606_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[5][27]~regout\,
	combout => \breg|ro1~606_combout\);

-- Location: LCCOMB_X58_Y34_N12
\breg|ro1~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~607_combout\ = (\breg|ro1~606_combout\ & (((\breg|XREGS[7][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~606_combout\ & (\breg|XREGS[6][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~606_combout\,
	datab => \breg|XREGS[6][27]~regout\,
	datac => \breg|XREGS[7][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~607_combout\);

-- Location: LCCOMB_X57_Y35_N10
\breg|ro1~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~611_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~611_combout\);

-- Location: LCCOMB_X60_Y36_N6
\breg|ro1~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~612_combout\ = (\breg|ro1~611_combout\ & ((\breg|XREGS[15][27]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~611_combout\ & (((\breg|XREGS[14][27]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][27]~regout\,
	datab => \breg|XREGS[14][27]~regout\,
	datac => \breg|ro1~611_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~612_combout\);

-- Location: LCCOMB_X57_Y42_N4
\breg|ro1~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~615_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][28]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~615_combout\);

-- Location: LCCOMB_X57_Y42_N26
\breg|ro1~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~616_combout\ = (\breg|ro1~615_combout\ & (((\breg|XREGS[11][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16)))) # (!\breg|ro1~615_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[10][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~615_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][28]~regout\,
	datad => \breg|XREGS[10][28]~regout\,
	combout => \breg|ro1~616_combout\);

-- Location: LCCOMB_X53_Y45_N22
\breg|ro1~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~624_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][28]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~624_combout\);

-- Location: LCCOMB_X53_Y43_N2
\breg|ro1~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~625_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~624_combout\ & ((\breg|XREGS[31][28]~regout\))) # (!\breg|ro1~624_combout\ & (\breg|XREGS[27][28]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][28]~regout\,
	datac => \breg|XREGS[31][28]~regout\,
	datad => \breg|ro1~624_combout\,
	combout => \breg|ro1~625_combout\);

-- Location: LCCOMB_X49_Y43_N8
\breg|ro1~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~636_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][25]~regout\,
	datac => \breg|XREGS[22][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~636_combout\);

-- Location: LCCOMB_X50_Y43_N30
\breg|ro1~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~637_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~636_combout\ & ((\breg|XREGS[30][25]~regout\))) # (!\breg|ro1~636_combout\ & (\breg|XREGS[26][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[26][25]~regout\,
	datac => \breg|XREGS[30][25]~regout\,
	datad => \breg|ro1~636_combout\,
	combout => \breg|ro1~637_combout\);

-- Location: LCCOMB_X57_Y44_N14
\breg|ro1~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~638_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[17][25]~regout\,
	combout => \breg|ro1~638_combout\);

-- Location: LCCOMB_X57_Y41_N12
\breg|ro1~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~639_combout\ = (\breg|ro1~638_combout\ & ((\breg|XREGS[29][25]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~638_combout\ & (((\breg|XREGS[21][25]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][25]~regout\,
	datab => \breg|ro1~638_combout\,
	datac => \breg|XREGS[21][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~639_combout\);

-- Location: LCCOMB_X50_Y45_N16
\breg|ro1~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~640_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][25]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[24][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~640_combout\);

-- Location: LCCOMB_X50_Y48_N0
\breg|ro1~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~641_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~640_combout\ & (\breg|XREGS[28][25]~regout\)) # (!\breg|ro1~640_combout\ & ((\breg|XREGS[20][25]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][25]~regout\,
	datad => \breg|ro1~640_combout\,
	combout => \breg|ro1~641_combout\);

-- Location: LCCOMB_X48_Y44_N14
\breg|ro1~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~642_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~639_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~641_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~639_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~641_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~642_combout\);

-- Location: LCCOMB_X49_Y41_N12
\breg|ro1~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~643_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][25]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[19][25]~regout\,
	datac => \breg|XREGS[23][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~643_combout\);

-- Location: LCCOMB_X49_Y44_N26
\breg|ro1~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~644_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~643_combout\ & ((\breg|XREGS[31][25]~regout\))) # (!\breg|ro1~643_combout\ & (\breg|XREGS[27][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][25]~regout\,
	datad => \breg|ro1~643_combout\,
	combout => \breg|ro1~644_combout\);

-- Location: LCCOMB_X48_Y44_N12
\breg|ro1~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~645_combout\ = (\breg|ro1~642_combout\ & (((\breg|ro1~644_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~642_combout\ & (\breg|ro1~637_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~637_combout\,
	datab => \breg|ro1~642_combout\,
	datac => \breg|ro1~644_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~645_combout\);

-- Location: LCCOMB_X50_Y46_N16
\breg|ro1~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~648_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[5][25]~regout\,
	datac => \breg|XREGS[4][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~648_combout\);

-- Location: LCCOMB_X58_Y46_N28
\breg|ro1~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~649_combout\ = (\breg|ro1~648_combout\ & (((\breg|XREGS[7][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~648_combout\ & (\breg|XREGS[6][25]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][25]~regout\,
	datab => \breg|XREGS[7][25]~regout\,
	datac => \breg|ro1~648_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~649_combout\);

-- Location: LCCOMB_X52_Y46_N14
\breg|ro1~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~659_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][26]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][26]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~659_combout\);

-- Location: LCCOMB_X53_Y46_N6
\breg|ro1~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~660_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~659_combout\ & (\breg|XREGS[29][26]~regout\)) # (!\breg|ro1~659_combout\ & ((\breg|XREGS[21][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][26]~regout\,
	datac => \breg|XREGS[21][26]~regout\,
	datad => \breg|ro1~659_combout\,
	combout => \breg|ro1~660_combout\);

-- Location: LCCOMB_X60_Y37_N2
\breg|ro1~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~661_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][26]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][26]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[18][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~661_combout\);

-- Location: LCCOMB_X56_Y42_N10
\breg|ro1~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~663_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][26]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][26]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][26]~regout\,
	datac => \breg|XREGS[16][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~663_combout\);

-- Location: LCCOMB_X53_Y40_N10
\ula_cnt|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux13~1_combout\ = (\contr|Mux9~1_combout\ & (!\gerador_imm|Mux1~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(13)) # (\ula_cnt|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \ula_cnt|Mux13~0_combout\,
	datac => \contr|Mux9~1_combout\,
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux13~1_combout\);

-- Location: LCCOMB_X50_Y39_N0
\ula_cnt|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux12~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\contr|Mux9~1_combout\ & (!\gerador_imm|Mux1~1_combout\ & \gerador_imm|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \contr|Mux9~1_combout\,
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \gerador_imm|Mux7~0_combout\,
	combout => \ula_cnt|Mux12~0_combout\);

-- Location: LCCOMB_X50_Y39_N22
\ula_cnt|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux16~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\contr|Mux9~1_combout\ & (!\gerador_imm|Mux1~1_combout\ & \gerador_imm|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \contr|Mux9~1_combout\,
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \gerador_imm|Mux7~0_combout\,
	combout => \ula_cnt|Mux16~0_combout\);

-- Location: LCCOMB_X50_Y48_N2
\breg|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~29_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & \mem_i|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	combout => \breg|Decoder0~29_combout\);

-- Location: LCCOMB_X61_Y44_N10
\breg|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~44_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \mem_i|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~44_combout\);

-- Location: LCCOMB_X59_Y43_N16
\branchCond[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \branchCond[0]~3_combout\ = (\contr|Mux0~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux0~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \branchCond[0]~3_combout\);

-- Location: LCCOMB_X52_Y41_N14
\ula|Selector29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~9_combout\ = (!\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & \ula|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datad => \ula|ShiftLeft0~17_combout\,
	combout => \ula|Selector29~9_combout\);

-- Location: LCCOMB_X57_Y39_N4
\ula|Selector28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~12_combout\ = (!\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~19_combout\ & \ula|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ula|Selector16~0_combout\,
	combout => \ula|Selector28~12_combout\);

-- Location: LCCOMB_X54_Y36_N16
\ula|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~61_combout\ = (\ula|ShiftRight1~69_combout\) # ((\breg|ro1\(31) & (!\ula|ShiftLeft0~14_combout\ & \ulaB[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \ula|ShiftLeft0~14_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight1~69_combout\,
	combout => \ula|ShiftRight0~61_combout\);

-- Location: LCCOMB_X56_Y40_N16
\ula|Selector23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~11_combout\ = (\ula|Selector21~2_combout\ & ((\ula|Selector7~0_combout\) # ((\breg|ro1\(31) & \ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector7~0_combout\,
	datab => \breg|ro1\(31),
	datac => \ulaB[3]~20_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector23~11_combout\);

-- Location: LCCOMB_X53_Y41_N12
\ula|Selector5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~12_combout\ = (\ulaB[3]~20_combout\ & (\breg|ro1\(31))) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \breg|ro1\(31),
	datad => \ula|ShiftRight1~56_combout\,
	combout => \ula|Selector5~12_combout\);

-- Location: LCCOMB_X50_Y35_N26
\ula|Selector4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~11_combout\ = (\ulaB[2]~19_combout\ & (\breg|ro1\(31))) # (!\ulaB[2]~19_combout\ & ((\ulaB[3]~20_combout\ & (\breg|ro1\(31))) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~54_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|Selector4~11_combout\);

-- Location: LCCOMB_X51_Y41_N20
\gerador_imm|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector8~2_combout\ = (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\gerador_imm|Selector0~2_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(31))))) # (!\gerador_imm|Mux6~1_combout\ & 
-- (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \gerador_imm|Selector0~2_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \gerador_imm|Selector8~2_combout\);

-- Location: LCCOMB_X48_Y37_N20
\ula|Selector5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~13_combout\ = (\ula|Selector5~9_combout\ & (!\ulaB[3]~20_combout\ & (!\ulaB[4]~22_combout\))) # (!\ula|Selector5~9_combout\ & (\ula|ShiftLeft0~65_combout\ & ((\ulaB[3]~20_combout\) # (\ulaB[4]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector5~9_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ula|ShiftLeft0~65_combout\,
	combout => \ula|Selector5~13_combout\);

-- Location: LCCOMB_X49_Y40_N28
\gerador_imm|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector2~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(28) & \gerador_imm|Mux6~1_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\mem_i|altsyncram_component|auto_generated|q_a\(28) & (\gerador_imm|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \gerador_imm|Selector2~2_combout\);

-- Location: LCCOMB_X50_Y39_N14
\ula_cnt|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux17~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(12) & (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(13) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux17~2_combout\);

-- Location: LCCOMB_X53_Y40_N8
\ula_cnt|opcode.SEQ_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SEQ_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|Mux13~1_combout\)) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|opcode.SEQ_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Mux13~1_combout\,
	datab => \ula_cnt|opcode.SEQ_OP~combout\,
	datad => \ula_cnt|Mux15~1clkctrl_outclk\,
	combout => \ula_cnt|opcode.SEQ_OP~combout\);

-- Location: LCCOMB_X50_Y39_N26
\ula_cnt|opcode.SNE_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SNE_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux12~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SNE_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SNE_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux12~0_combout\,
	combout => \ula_cnt|opcode.SNE_OP~combout\);

-- Location: LCCOMB_X50_Y39_N8
\ula_cnt|opcode.SGE_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SGE_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux16~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SGE_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SGE_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux16~0_combout\,
	combout => \ula_cnt|opcode.SGE_OP~combout\);

-- Location: LCCOMB_X50_Y39_N18
\ula_cnt|opcode.SLTU_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLTU_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux17~2_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SLTU_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SLTU_OP~combout\,
	datac => \ula_cnt|Mux17~2_combout\,
	datad => \ula_cnt|Mux15~1clkctrl_outclk\,
	combout => \ula_cnt|opcode.SLTU_OP~combout\);

-- Location: LCCOMB_X51_Y45_N26
\breg|XREGS[5][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[5][25]~feeder_combout\);

-- Location: LCCOMB_X51_Y38_N30
\breg|XREGS[2][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[2][25]~feeder_combout\);

-- Location: LCCOMB_X50_Y44_N20
\breg|XREGS[14][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[14][25]~feeder_combout\);

-- Location: LCCOMB_X50_Y44_N16
\breg|XREGS[14][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[14][24]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N16
\breg|XREGS[12][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[12][24]~feeder_combout\);

-- Location: LCCOMB_X57_Y36_N4
\breg|XREGS[9][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[9][24]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N2
\breg|XREGS[15][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[15][24]~feeder_combout\);

-- Location: LCCOMB_X58_Y36_N4
\breg|XREGS[4][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[4][24]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N8
\breg|XREGS[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[3][24]~feeder_combout\);

-- Location: LCCOMB_X59_Y36_N20
\breg|XREGS[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[5][24]~feeder_combout\);

-- Location: LCCOMB_X59_Y36_N30
\breg|XREGS[6][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[6][24]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N16
\breg|XREGS[20][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[20][24]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N14
\breg|XREGS[24][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[24][24]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N28
\breg|XREGS[10][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[10][24]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N0
\breg|XREGS[16][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[16][24]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N18
\breg|XREGS[28][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[28][24]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N18
\breg|XREGS[11][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[11][24]~feeder_combout\);

-- Location: LCCOMB_X49_Y42_N2
\breg|XREGS[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[15][23]~feeder_combout\);

-- Location: LCCOMB_X50_Y46_N8
\breg|XREGS[7][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[7][23]~feeder_combout\);

-- Location: LCCOMB_X47_Y44_N0
\breg|XREGS[10][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[10][23]~feeder_combout\);

-- Location: LCCOMB_X51_Y46_N4
\breg|XREGS[6][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[6][20]~feeder_combout\);

-- Location: LCCOMB_X51_Y46_N6
\breg|XREGS[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[3][20]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N10
\breg|XREGS[28][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[28][19]~feeder_combout\);

-- Location: LCCOMB_X47_Y44_N20
\breg|XREGS[10][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[10][16]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N16
\breg|XREGS[26][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[26][16]~feeder_combout\);

-- Location: LCCOMB_X51_Y48_N18
\breg|XREGS[16][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[16][16]~feeder_combout\);

-- Location: LCCOMB_X51_Y48_N24
\breg|XREGS[24][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[24][16]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N30
\breg|XREGS[8][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[8][15]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N16
\breg|XREGS[10][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[10][15]~feeder_combout\);

-- Location: LCCOMB_X58_Y44_N12
\breg|XREGS[15][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[15][15]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N6
\breg|XREGS[11][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[11][15]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N16
\breg|XREGS[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[5][15]~feeder_combout\);

-- Location: LCCOMB_X56_Y35_N28
\breg|XREGS[4][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[4][15]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N12
\breg|XREGS[9][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[9][15]~feeder_combout\);

-- Location: LCCOMB_X57_Y35_N12
\breg|XREGS[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[13][14]~feeder_combout\);

-- Location: LCCOMB_X52_Y48_N14
\breg|XREGS[16][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[16][14]~feeder_combout\);

-- Location: LCCOMB_X52_Y48_N28
\breg|XREGS[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[24][14]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N16
\breg|XREGS[1][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[1][14]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N22
\breg|XREGS[9][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[9][13]~feeder_combout\);

-- Location: LCCOMB_X54_Y34_N8
\breg|XREGS[9][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[9][12]~feeder_combout\);

-- Location: LCCOMB_X59_Y35_N22
\breg|XREGS[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[4][12]~feeder_combout\);

-- Location: LCCOMB_X60_Y39_N6
\breg|XREGS[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[3][12]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N0
\breg|XREGS[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[12][12]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N2
\breg|XREGS[7][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[7][12]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N20
\breg|XREGS[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[6][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y47_N12
\breg|XREGS[25][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[25][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y47_N4
\breg|XREGS[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[19][12]~feeder_combout\);

-- Location: LCCOMB_X52_Y47_N24
\breg|XREGS[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[29][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y48_N0
\breg|XREGS[20][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[20][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y48_N26
\breg|XREGS[28][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[28][12]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N4
\breg|XREGS[21][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[21][12]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N18
\breg|XREGS[17][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[17][12]~feeder_combout\);

-- Location: LCCOMB_X53_Y48_N20
\breg|XREGS[20][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[20][11]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N14
\breg|XREGS[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[6][9]~feeder_combout\);

-- Location: LCCOMB_X60_Y42_N10
\breg|XREGS[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[14][9]~feeder_combout\);

-- Location: LCCOMB_X56_Y35_N26
\breg|XREGS[4][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[4][9]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N8
\breg|XREGS[11][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[11][9]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N10
\breg|XREGS[27][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[27][9]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N4
\breg|XREGS[7][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[7][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y40_N28
\breg|XREGS[4][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[4][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y48_N10
\breg|XREGS[29][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[29][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N16
\breg|XREGS[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[6][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y39_N16
\breg|XREGS[7][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[7][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N8
\breg|XREGS[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[12][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N14
\breg|XREGS[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[9][5]~feeder_combout\);

-- Location: LCCOMB_X52_Y47_N12
\breg|XREGS[20][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[20][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y47_N26
\breg|XREGS[25][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[25][10]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N22
\breg|XREGS[17][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[17][10]~feeder_combout\);

-- Location: LCCOMB_X58_Y45_N24
\breg|XREGS[23][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[23][10]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N12
\breg|XREGS[5][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[5][10]~feeder_combout\);

-- Location: LCCOMB_X60_Y39_N22
\breg|XREGS[7][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[7][10]~feeder_combout\);

-- Location: LCCOMB_X56_Y35_N0
\breg|XREGS[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[4][10]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N24
\breg|XREGS[7][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[7][17]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N24
\breg|XREGS[13][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[13][17]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N6
\breg|XREGS[14][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[14][17]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N28
\breg|XREGS[10][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[10][17]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N6
\breg|XREGS[8][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[8][17]~feeder_combout\);

-- Location: LCCOMB_X59_Y36_N2
\breg|XREGS[5][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[5][17]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N18
\breg|XREGS[6][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[6][17]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N24
\breg|XREGS[4][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[4][17]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N16
\breg|XREGS[21][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[21][30]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N10
\breg|XREGS[4][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[4][30]~feeder_combout\);

-- Location: LCCOMB_X57_Y34_N20
\breg|XREGS[5][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[5][29]~feeder_combout\);

-- Location: LCCOMB_X58_Y34_N26
\breg|XREGS[15][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[15][29]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N6
\breg|XREGS[7][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[7][29]~feeder_combout\);

-- Location: LCCOMB_X61_Y34_N2
\breg|XREGS[14][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[14][29]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N16
\breg|XREGS[11][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[11][27]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N12
\breg|XREGS[28][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[28][27]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N18
\breg|XREGS[8][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[8][27]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N16
\breg|XREGS[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[10][27]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N2
\breg|XREGS[9][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[9][27]~feeder_combout\);

-- Location: LCCOMB_X60_Y36_N20
\breg|XREGS[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[15][27]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N28
\breg|XREGS[7][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[7][27]~feeder_combout\);

-- Location: LCCOMB_X49_Y46_N16
\breg|XREGS[7][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[7][26]~feeder_combout\);

-- Location: LCCOMB_X58_Y35_N18
\breg|XREGS[5][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[5][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y35_N24
\breg|XREGS[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[6][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N28
\breg|XREGS[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[9][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N8
\breg|XREGS[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[11][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N18
\breg|XREGS[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[10][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N6
\breg|XREGS[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[12][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N20
\breg|XREGS[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[15][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N6
\breg|XREGS[20][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[20][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y35_N8
\breg|XREGS[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[15][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N12
\breg|XREGS[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[2][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N16
\breg|XREGS[28][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[28][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y38_N22
\breg|XREGS[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[1][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N28
\breg|XREGS[26][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[26][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y34_N0
\breg|XREGS[5][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[5][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N10
\breg|XREGS[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[15][3]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N2
\breg|XREGS[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[3][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y36_N2
\breg|XREGS[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[10][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N6
\breg|XREGS[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[28][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y36_N18
\breg|XREGS[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[1][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y35_N24
\breg|XREGS[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[4][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y35_N30
\breg|XREGS[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[7][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N18
\breg|XREGS[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[5][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N4
\breg|XREGS[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[9][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N26
\breg|XREGS[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[11][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N24
\breg|XREGS[10][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[10][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N24
\breg|XREGS[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[26][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N0
\breg|XREGS[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[16][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N14
\breg|XREGS[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[28][4]~feeder_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: LCCOMB_X56_Y40_N22
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M4K_X55_Y41
\mem_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002D84E18C000C016B000B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_INST.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y46_N18
\breg|ro2[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2[18]~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & \mem_i|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|ro2[18]~13_combout\);

-- Location: M4K_X55_Y40
\mem_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000130123FC13011701030117",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_INST.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clock~combout\,
	portadatain => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y43_N22
\contr|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux5~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (((!\mem_i|altsyncram_component|auto_generated|q_a\(5)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(2))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(3)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (\mem_i|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \contr|Mux5~2_combout\);

-- Location: LCCOMB_X59_Y43_N6
\contr|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux5~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\contr|Mux5~2_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \contr|Mux5~2_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \contr|Mux5~3_combout\);

-- Location: LCCOMB_X52_Y40_N16
\gerador_imm|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux6~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \mem_i|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \gerador_imm|Mux6~0_combout\);

-- Location: LCCOMB_X52_Y40_N30
\gerador_imm|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux6~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (\gerador_imm|Mux6~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \gerador_imm|Mux6~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \gerador_imm|Mux6~1_combout\);

-- Location: LCCOMB_X51_Y40_N30
\gerador_imm|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux2~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(6) & \mem_i|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & !\mem_i|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \gerador_imm|Mux2~0_combout\);

-- Location: LCCOMB_X51_Y40_N28
\gerador_imm|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux2~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux2~0_combout\,
	combout => \gerador_imm|Mux2~1_combout\);

-- Location: LCCOMB_X51_Y40_N18
\gerador_imm|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & !\mem_i|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \gerador_imm|Mux4~0_combout\);

-- Location: LCCOMB_X51_Y40_N8
\gerador_imm|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux1~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Mux1~0_combout\);

-- Location: LCCOMB_X51_Y40_N12
\gerador_imm|imm32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32~4_combout\ = ((\mem_i|altsyncram_component|auto_generated|q_a\(4)) # (!\gerador_imm|Mux4~0_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|imm32~4_combout\);

-- Location: LCCOMB_X51_Y40_N2
\gerador_imm|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector0~2_combout\ = (\gerador_imm|Mux5~0_combout\) # ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|imm32~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|imm32~4_combout\,
	combout => \gerador_imm|Selector0~2_combout\);

-- Location: LCCOMB_X51_Y38_N26
\gerador_imm|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector6~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\gerador_imm|Mux6~1_combout\) # ((\gerador_imm|Selector0~2_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(31))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & (((\gerador_imm|Selector0~2_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \gerador_imm|Selector6~2_combout\);

-- Location: LCCOMB_X54_Y40_N18
\ula_cnt|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux20~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\gerador_imm|Mux4~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \gerador_imm|Mux4~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \ula_cnt|Mux20~0_combout\);

-- Location: LCCOMB_X54_Y40_N2
\ula_cnt|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Equal0~2_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(26) & (!\mem_i|altsyncram_component|auto_generated|q_a\(25) & (!\mem_i|altsyncram_component|auto_generated|q_a\(28) & !\mem_i|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	combout => \ula_cnt|Equal0~2_combout\);

-- Location: LCCOMB_X53_Y40_N6
\ula_cnt|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux15~0_combout\ = ((!\mem_i|altsyncram_component|auto_generated|q_a\(31) & (!\mem_i|altsyncram_component|auto_generated|q_a\(29) & \ula_cnt|Equal0~2_combout\))) # (!\ula_cnt|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \ula_cnt|Mux20~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datad => \ula_cnt|Equal0~2_combout\,
	combout => \ula_cnt|Mux15~0_combout\);

-- Location: LCCOMB_X49_Y40_N22
\ula_cnt|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux15~1_combout\ = (\ula_cnt|Mux15~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(12) & ((!\mem_i|altsyncram_component|auto_generated|q_a\(14)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & ((\contr|Mux9~1_combout\) 
-- # (\mem_i|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux9~1_combout\,
	datab => \ula_cnt|Mux15~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	combout => \ula_cnt|Mux15~1_combout\);

-- Location: CLKCTRL_G9
\ula_cnt|Mux15~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ula_cnt|Mux15~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ula_cnt|Mux15~1clkctrl_outclk\);

-- Location: LCCOMB_X51_Y40_N20
\gerador_imm|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux1~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(4) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & \gerador_imm|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Mux1~1_combout\);

-- Location: LCCOMB_X50_Y39_N24
\ula_cnt|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux21~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(12) & (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux21~2_combout\);

-- Location: LCCOMB_X51_Y39_N14
\ula_cnt|opcode.SLL_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLL_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux21~2_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SLL_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SLL_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux21~2_combout\,
	combout => \ula_cnt|opcode.SLL_OP~combout\);

-- Location: LCCOMB_X51_Y39_N10
\ula|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~0_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (\ula|ShiftRight1~6_combout\ & \ula|ShiftRight1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SLL_OP~combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|Selector0~0_combout\);

-- Location: LCCOMB_X51_Y39_N26
\ula|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~4_combout\ = (\ulaB[3]~20_combout\ & (!\ula|Selector21~0_combout\ & \ula|Selector0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|Selector21~0_combout\,
	datad => \ula|Selector0~0_combout\,
	combout => \ula|Selector14~4_combout\);

-- Location: LCCOMB_X51_Y40_N24
\gerador_imm|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux5~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (\mem_i|altsyncram_component|auto_generated|q_a\(3) & \contr|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datad => \contr|Mux2~2_combout\,
	combout => \gerador_imm|Mux5~0_combout\);

-- Location: LCCOMB_X51_Y43_N2
\gerador_imm|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector27~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\gerador_imm|Mux1~0_combout\) # ((\gerador_imm|Mux2~1_combout\) # (\gerador_imm|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Mux2~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector27~2_combout\);

-- Location: LCCOMB_X51_Y43_N16
\ulaB[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[3]~20_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector27~4_combout\) # (\gerador_imm|Selector27~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(3),
	datab => \gerador_imm|Selector27~4_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \gerador_imm|Selector27~2_combout\,
	combout => \ulaB[3]~20_combout\);

-- Location: LCCOMB_X53_Y36_N6
\ula|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~58_combout\ = (\ulaB[2]~19_combout\ & (\breg|ro1\(31) & \ulaB[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datac => \breg|ro1\(31),
	datad => \ulaB[3]~20_combout\,
	combout => \ula|ShiftRight1~58_combout\);

-- Location: LCCOMB_X51_Y39_N0
\gerador_imm|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux3~2_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \gerador_imm|Mux3~2_combout\);

-- Location: LCCOMB_X51_Y40_N22
\gerador_imm|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector30~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\gerador_imm|Mux4~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & \gerador_imm|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \gerador_imm|Mux4~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \gerador_imm|Mux3~2_combout\,
	combout => \gerador_imm|Selector30~0_combout\);

-- Location: LCCOMB_X51_Y40_N10
\gerador_imm|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector30~1_combout\ = (\gerador_imm|Selector30~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\gerador_imm|Mux2~1_combout\) # (\gerador_imm|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Selector30~0_combout\,
	combout => \gerador_imm|Selector30~1_combout\);

-- Location: LCCOMB_X50_Y41_N30
\gerador_imm|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector5~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(25) & ((\gerador_imm|Mux6~1_combout\) # ((\gerador_imm|Selector0~2_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(31))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(25) & (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datab => \gerador_imm|Selector0~2_combout\,
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \gerador_imm|Selector5~2_combout\);

-- Location: LCCOMB_X50_Y40_N2
\contr|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(6) & ((!\mem_i|altsyncram_component|auto_generated|q_a\(4)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & \mem_i|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y40_N4
\contr|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux4~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \contr|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \contr|Mux4~0_combout\,
	combout => \contr|Mux4~1_combout\);

-- Location: LCCOMB_X58_Y46_N2
\breg|ro1[29]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1[29]~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & !\mem_i|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|ro1[29]~13_combout\);

-- Location: LCCOMB_X58_Y37_N12
\breg|ro1[29]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1[29]~17_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & \mem_i|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1[29]~17_combout\);

-- Location: LCCOMB_X60_Y39_N12
\breg|ro2[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2[18]~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \mem_i|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2[18]~17_combout\);

-- Location: LCCOMB_X59_Y46_N4
\breg|ro2[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2[18]~24_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2[18]~24_combout\);

-- Location: LCCOMB_X49_Y42_N4
\breg|ro2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~25_combout\ = (\contr|Mux10~1_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (!\breg|ro2[18]~17_combout\ & \breg|ro2[18]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|ro2[18]~24_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro2~25_combout\);

-- Location: LCCOMB_X59_Y46_N16
\breg|ro2[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2[18]~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & !\mem_i|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|ro2[18]~2_combout\);

-- Location: LCCOMB_X50_Y48_N4
\breg|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~23_combout\);

-- Location: LCCOMB_X50_Y48_N30
\breg|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~24_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\breg|Decoder0~23_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|Decoder0~23_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~24_combout\);

-- Location: LCFF_X53_Y46_N31
\breg|XREGS[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][1]~regout\);

-- Location: LCCOMB_X61_Y44_N26
\breg|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~25_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & !\mem_i|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~25_combout\);

-- Location: LCCOMB_X61_Y44_N4
\breg|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~26_combout\ = (\contr|Mux10~1_combout\ & (\breg|Decoder0~25_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & \mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|Decoder0~25_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~26_combout\);

-- Location: LCFF_X53_Y46_N1
\breg|XREGS[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][1]~regout\);

-- Location: LCCOMB_X52_Y46_N22
\breg|XREGS[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[17][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N14
\breg|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~27_combout\ = (\contr|Mux10~1_combout\ & (\breg|Decoder0~25_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & !\mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|Decoder0~25_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~27_combout\);

-- Location: LCFF_X52_Y46_N23
\breg|XREGS[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][1]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][1]~regout\);

-- Location: LCCOMB_X53_Y46_N0
\breg|ro2~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~577_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][1]~regout\,
	datad => \breg|XREGS[17][1]~regout\,
	combout => \breg|ro2~577_combout\);

-- Location: LCCOMB_X53_Y46_N30
\breg|ro2~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~578_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~577_combout\ & (\breg|XREGS[29][1]~regout\)) # (!\breg|ro2~577_combout\ & ((\breg|XREGS[21][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][1]~regout\,
	datad => \breg|ro2~577_combout\,
	combout => \breg|ro2~578_combout\);

-- Location: LCCOMB_X58_Y44_N22
\breg|ro2~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~581_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~578_combout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~580_combout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~580_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~578_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~581_combout\);

-- Location: LCCOMB_X61_Y44_N0
\breg|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & \contr|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~17_combout\);

-- Location: LCCOMB_X62_Y43_N20
\breg|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~34_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~34_combout\);

-- Location: LCFF_X58_Y42_N17
\breg|XREGS[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][1]~regout\);

-- Location: LCCOMB_X62_Y43_N22
\breg|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~37_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~37_combout\);

-- Location: LCFF_X58_Y42_N3
\breg|XREGS[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][1]~regout\);

-- Location: LCCOMB_X58_Y42_N16
\breg|ro2~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~583_combout\ = (\breg|ro2~582_combout\ & (((\breg|XREGS[31][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~582_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[27][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~582_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][1]~regout\,
	datad => \breg|XREGS[31][1]~regout\,
	combout => \breg|ro2~583_combout\);

-- Location: LCCOMB_X58_Y44_N28
\breg|ro2~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~584_combout\ = (\breg|ro2~581_combout\ & (((\breg|ro2~583_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~581_combout\ & (\breg|ro2~576_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~576_combout\,
	datab => \breg|ro2~581_combout\,
	datac => \breg|ro2~583_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~584_combout\);

-- Location: LCCOMB_X59_Y37_N4
\breg|ro2[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2[18]~14_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & \mem_i|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2[18]~14_combout\);

-- Location: LCCOMB_X60_Y34_N30
\breg|XREGS[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[3][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N6
\breg|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~43_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~43_combout\);

-- Location: LCFF_X60_Y34_N31
\breg|XREGS[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][1]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][1]~regout\);

-- Location: LCCOMB_X62_Y43_N14
\breg|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~48_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~48_combout\);

-- Location: LCFF_X52_Y35_N27
\breg|XREGS[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux30~1_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][1]~regout\);

-- Location: LCCOMB_X61_Y44_N12
\breg|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~14_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(8) & (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & \contr|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~14_combout\);

-- Location: LCCOMB_X62_Y43_N28
\breg|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~46_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~46_combout\);

-- Location: LCFF_X59_Y36_N19
\breg|XREGS[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][1]~regout\);

-- Location: LCCOMB_X59_Y36_N18
\breg|ro2~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~586_combout\ = (\breg|ro2~585_combout\ & ((\breg|XREGS[7][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~585_combout\ & (((\breg|XREGS[6][1]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~585_combout\,
	datab => \breg|XREGS[7][1]~regout\,
	datac => \breg|XREGS[6][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~586_combout\);

-- Location: LCCOMB_X61_Y36_N30
\breg|XREGS[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[1][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N20
\breg|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~12_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & !\mem_i|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~12_combout\);

-- Location: LCCOMB_X61_Y44_N24
\breg|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~42_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\breg|Decoder0~12_combout\ & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \breg|Decoder0~12_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~42_combout\);

-- Location: LCFF_X61_Y36_N31
\breg|XREGS[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][1]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][1]~regout\);

-- Location: LCCOMB_X61_Y36_N0
\breg|ro2~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~587_combout\ = (\breg|ro2[18]~14_combout\ & (\breg|ro2[18]~17_combout\)) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~586_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|ro2~586_combout\,
	datad => \breg|XREGS[1][1]~regout\,
	combout => \breg|ro2~587_combout\);

-- Location: LCCOMB_X61_Y34_N12
\breg|ro2~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~588_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~587_combout\ & ((\breg|XREGS[3][1]~regout\))) # (!\breg|ro2~587_combout\ & (\breg|XREGS[2][1]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][1]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[3][1]~regout\,
	datad => \breg|ro2~587_combout\,
	combout => \breg|ro2~588_combout\);

-- Location: LCCOMB_X61_Y41_N0
\breg|ro2~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~589_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\) # ((\breg|ro2~584_combout\)))) # (!\breg|ro2[18]~13_combout\ & (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~584_combout\,
	datad => \breg|ro2~588_combout\,
	combout => \breg|ro2~589_combout\);

-- Location: LCCOMB_X57_Y36_N24
\breg|XREGS[11][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[11][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N26
\breg|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~18_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~18_combout\);

-- Location: LCFF_X57_Y36_N25
\breg|XREGS[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][1]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][1]~regout\);

-- Location: LCCOMB_X62_Y35_N0
\breg|XREGS[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[9][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N18
\breg|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\breg|Decoder0~12_combout\ & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \breg|Decoder0~12_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~13_combout\);

-- Location: LCFF_X62_Y35_N1
\breg|XREGS[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][1]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][1]~regout\);

-- Location: LCCOMB_X62_Y36_N28
\breg|ro2~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~573_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][1]~regout\,
	datab => \breg|XREGS[8][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~573_combout\);

-- Location: LCCOMB_X61_Y36_N4
\breg|ro2~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~574_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~573_combout\ & (\breg|XREGS[11][1]~regout\)) # (!\breg|ro2~573_combout\ & ((\breg|XREGS[9][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[11][1]~regout\,
	datac => \breg|XREGS[9][1]~regout\,
	datad => \breg|ro2~573_combout\,
	combout => \breg|ro2~574_combout\);

-- Location: LCCOMB_X61_Y41_N14
\breg|ro2~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~592_combout\ = (\breg|ro2~589_combout\ & ((\breg|ro2~591_combout\) # ((!\breg|ro2[18]~2_combout\)))) # (!\breg|ro2~589_combout\ & (((\breg|ro2[18]~2_combout\ & \breg|ro2~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~591_combout\,
	datab => \breg|ro2~589_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~574_combout\,
	combout => \breg|ro2~592_combout\);

-- Location: LCCOMB_X61_Y41_N16
\breg|ro2~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~593_combout\ = (\contr|Mux10~1_combout\ & ((\Mux30~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~592_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & (\breg|ro2~592_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \breg|ro2~592_combout\,
	datad => \Mux30~1_combout\,
	combout => \breg|ro2~593_combout\);

-- Location: LCFF_X61_Y41_N17
\breg|ro2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(1));

-- Location: LCCOMB_X49_Y35_N2
\PCmais4[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[2]~0_combout\ = PC(2) $ (VCC)
-- \PCmais4[2]~1\ = CARRY(PC(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PC(2),
	datad => VCC,
	combout => \PCmais4[2]~0_combout\,
	cout => \PCmais4[2]~1\);

-- Location: LCCOMB_X49_Y35_N4
\PCmais4[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[3]~2_combout\ = (PC(3) & (!\PCmais4[2]~1\)) # (!PC(3) & ((\PCmais4[2]~1\) # (GND)))
-- \PCmais4[3]~3\ = CARRY((!\PCmais4[2]~1\) # (!PC(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(3),
	datad => VCC,
	cin => \PCmais4[2]~1\,
	combout => \PCmais4[3]~2_combout\,
	cout => \PCmais4[3]~3\);

-- Location: LCCOMB_X49_Y35_N6
\PCmais4[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[4]~4_combout\ = (PC(4) & (\PCmais4[3]~3\ $ (GND))) # (!PC(4) & (!\PCmais4[3]~3\ & VCC))
-- \PCmais4[4]~5\ = CARRY((PC(4) & !\PCmais4[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(4),
	datad => VCC,
	cin => \PCmais4[3]~3\,
	combout => \PCmais4[4]~4_combout\,
	cout => \PCmais4[4]~5\);

-- Location: LCCOMB_X54_Y37_N22
\Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(4)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(4),
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector27~9_combout\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X54_Y37_N4
\Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux27~0_combout\ & ((\PCmais4[4]~4_combout\))) # (!\Mux27~0_combout\ & (\gerador_imm|Selector26~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector26~3_combout\,
	datab => \PCmais4[4]~4_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux27~0_combout\,
	combout => \Mux27~1_combout\);

-- Location: LCCOMB_X50_Y48_N22
\breg|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~50_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\breg|Decoder0~23_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|Decoder0~23_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~50_combout\);

-- Location: LCFF_X57_Y35_N29
\breg|XREGS[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][4]~regout\);

-- Location: LCCOMB_X60_Y45_N14
\breg|XREGS[12][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[12][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N8
\breg|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~40_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & !\mem_i|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~40_combout\);

-- Location: LCCOMB_X61_Y44_N16
\breg|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~45_combout\ = (\breg|Decoder0~44_combout\ & (\breg|Decoder0~40_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~44_combout\,
	datab => \breg|Decoder0~40_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~45_combout\);

-- Location: LCFF_X60_Y45_N15
\breg|XREGS[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][4]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][4]~regout\);

-- Location: LCCOMB_X61_Y44_N2
\breg|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~49_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\breg|Decoder0~14_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & !\mem_i|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \breg|Decoder0~14_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	combout => \breg|Decoder0~49_combout\);

-- Location: LCFF_X57_Y35_N27
\breg|XREGS[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][4]~regout\);

-- Location: LCCOMB_X60_Y45_N12
\breg|ro2~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~653_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][4]~regout\,
	datad => \breg|XREGS[14][4]~regout\,
	combout => \breg|ro2~653_combout\);

-- Location: LCCOMB_X62_Y41_N14
\breg|ro2~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~654_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~653_combout\ & (\breg|XREGS[15][4]~regout\)) # (!\breg|ro2~653_combout\ & ((\breg|XREGS[13][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][4]~regout\,
	datab => \breg|XREGS[13][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~653_combout\,
	combout => \breg|ro2~654_combout\);

-- Location: LCCOMB_X50_Y48_N16
\breg|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~28_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\breg|Decoder0~23_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & \mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|Decoder0~23_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~28_combout\);

-- Location: LCFF_X58_Y45_N1
\breg|XREGS[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][4]~regout\);

-- Location: LCFF_X53_Y46_N21
\breg|XREGS[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][4]~regout\);

-- Location: LCCOMB_X53_Y46_N20
\breg|ro2~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~636_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~636_combout\);

-- Location: LCCOMB_X54_Y46_N4
\breg|ro2~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~637_combout\ = (\breg|ro2~636_combout\ & (((\breg|XREGS[29][4]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~636_combout\ & (\breg|XREGS[21][4]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][4]~regout\,
	datab => \breg|XREGS[29][4]~regout\,
	datac => \breg|ro2~636_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~637_combout\);

-- Location: LCFF_X58_Y42_N15
\breg|XREGS[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][4]~regout\);

-- Location: LCCOMB_X62_Y43_N18
\breg|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~35_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~35_combout\);

-- Location: LCFF_X58_Y45_N15
\breg|XREGS[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][4]~regout\);

-- Location: LCCOMB_X60_Y45_N30
\breg|XREGS[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[19][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N4
\breg|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~36_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~36_combout\);

-- Location: LCFF_X60_Y45_N31
\breg|XREGS[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][4]~feeder_combout\,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][4]~regout\);

-- Location: LCCOMB_X60_Y45_N8
\breg|ro2~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~643_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][4]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(23) & \breg|XREGS[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[19][4]~regout\,
	combout => \breg|ro2~643_combout\);

-- Location: LCCOMB_X58_Y42_N14
\breg|ro2~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~644_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~643_combout\ & ((\breg|XREGS[31][4]~regout\))) # (!\breg|ro2~643_combout\ & (\breg|XREGS[27][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][4]~regout\,
	datad => \breg|ro2~643_combout\,
	combout => \breg|ro2~644_combout\);

-- Location: LCCOMB_X62_Y43_N16
\breg|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~21_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~21_combout\);

-- Location: LCFF_X60_Y37_N23
\breg|XREGS[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][4]~regout\);

-- Location: LCCOMB_X62_Y43_N10
\breg|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~20_combout\);

-- Location: LCFF_X60_Y37_N1
\breg|XREGS[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][4]~regout\);

-- Location: LCCOMB_X60_Y37_N22
\breg|ro2~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~638_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|XREGS[22][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[18][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][4]~regout\,
	datad => \breg|XREGS[22][4]~regout\,
	combout => \breg|ro2~638_combout\);

-- Location: LCCOMB_X62_Y39_N22
\breg|XREGS[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[30][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N30
\breg|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~22_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~22_combout\);

-- Location: LCFF_X62_Y39_N23
\breg|XREGS[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][4]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][4]~regout\);

-- Location: LCCOMB_X62_Y39_N20
\breg|ro2~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~639_combout\ = (\breg|ro2~638_combout\ & (((\breg|XREGS[30][4]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~638_combout\ & (\breg|XREGS[26][4]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][4]~regout\,
	datab => \breg|ro2~638_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[30][4]~regout\,
	combout => \breg|ro2~639_combout\);

-- Location: LCCOMB_X58_Y47_N22
\breg|XREGS[20][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[20][4]~feeder_combout\);

-- Location: LCCOMB_X50_Y48_N12
\breg|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~30_combout\ = (\breg|Decoder0~29_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~29_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~30_combout\);

-- Location: LCFF_X58_Y47_N23
\breg|XREGS[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][4]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][4]~regout\);

-- Location: LCCOMB_X58_Y47_N0
\breg|XREGS[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[24][4]~feeder_combout\);

-- Location: LCCOMB_X50_Y48_N18
\breg|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~31_combout\ = (\breg|Decoder0~29_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~29_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~31_combout\);

-- Location: LCFF_X58_Y47_N1
\breg|XREGS[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][4]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][4]~regout\);

-- Location: LCCOMB_X58_Y47_N30
\breg|ro2~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~640_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[24][4]~regout\,
	combout => \breg|ro2~640_combout\);

-- Location: LCCOMB_X58_Y47_N4
\breg|ro2~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~641_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~640_combout\ & (\breg|XREGS[28][4]~regout\)) # (!\breg|ro2~640_combout\ & ((\breg|XREGS[20][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][4]~regout\,
	datab => \breg|XREGS[20][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~640_combout\,
	combout => \breg|ro2~641_combout\);

-- Location: LCCOMB_X62_Y41_N0
\breg|ro2~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~642_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~639_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~641_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~639_combout\,
	datad => \breg|ro2~641_combout\,
	combout => \breg|ro2~642_combout\);

-- Location: LCCOMB_X62_Y41_N10
\breg|ro2~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~645_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~642_combout\ & ((\breg|ro2~644_combout\))) # (!\breg|ro2~642_combout\ & (\breg|ro2~637_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~637_combout\,
	datac => \breg|ro2~644_combout\,
	datad => \breg|ro2~642_combout\,
	combout => \breg|ro2~645_combout\);

-- Location: LCCOMB_X62_Y41_N4
\breg|ro2~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~655_combout\ = (\breg|ro2~652_combout\ & ((\breg|ro2~654_combout\) # ((!\breg|ro2[18]~13_combout\)))) # (!\breg|ro2~652_combout\ & (((\breg|ro2[18]~13_combout\ & \breg|ro2~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~652_combout\,
	datab => \breg|ro2~654_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~645_combout\,
	combout => \breg|ro2~655_combout\);

-- Location: LCCOMB_X51_Y43_N22
\breg|ro2~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~656_combout\ = (\contr|Mux10~1_combout\ & ((\Mux27~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~655_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & (\breg|ro2~655_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \breg|ro2~655_combout\,
	datad => \Mux27~1_combout\,
	combout => \breg|ro2~656_combout\);

-- Location: LCFF_X51_Y43_N23
\breg|ro2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(4));

-- Location: LCCOMB_X49_Y40_N8
\gerador_imm|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector10~2_combout\ = (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)) # ((\gerador_imm|Mux6~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\gerador_imm|Selector0~2_combout\ & (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \gerador_imm|Selector10~2_combout\);

-- Location: LCCOMB_X51_Y37_N22
\ula|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~99_combout\ = (!\ulaB[1]~18_combout\ & ((\contr|Mux7~1_combout\ & (!\gerador_imm|Selector30~1_combout\)) # (!\contr|Mux7~1_combout\ & ((!\breg|ro2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector30~1_combout\,
	datab => \ulaB[1]~18_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro2\(0),
	combout => \ula|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X48_Y44_N16
\breg|ro1[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1[29]~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(19)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & \mem_i|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1[29]~10_combout\);

-- Location: LCCOMB_X49_Y35_N8
\PCmais4[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[5]~6_combout\ = (PC(5) & (!\PCmais4[4]~5\)) # (!PC(5) & ((\PCmais4[4]~5\) # (GND)))
-- \PCmais4[5]~7\ = CARRY((!\PCmais4[4]~5\) # (!PC(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(5),
	datad => VCC,
	cin => \PCmais4[4]~5\,
	combout => \PCmais4[5]~6_combout\,
	cout => \PCmais4[5]~7\);

-- Location: LCCOMB_X49_Y35_N10
\PCmais4[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[6]~8_combout\ = (PC(6) & (\PCmais4[5]~7\ $ (GND))) # (!PC(6) & (!\PCmais4[5]~7\ & VCC))
-- \PCmais4[6]~9\ = CARRY((PC(6) & !\PCmais4[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(6),
	datad => VCC,
	cin => \PCmais4[5]~7\,
	combout => \PCmais4[6]~8_combout\,
	cout => \PCmais4[6]~9\);

-- Location: LCCOMB_X47_Y40_N30
\gerador_imm|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux7~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(12) & !\mem_i|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	combout => \gerador_imm|Mux7~0_combout\);

-- Location: LCCOMB_X47_Y40_N26
\gerador_imm|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector24~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(31))) # (!\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux7~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector24~1_combout\);

-- Location: LCCOMB_X47_Y40_N20
\gerador_imm|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector24~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(26) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux5~0_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux2~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|imm32~4_combout\,
	combout => \gerador_imm|Selector24~0_combout\);

-- Location: LCCOMB_X47_Y36_N12
\gerador_imm|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector24~2_combout\ = (\gerador_imm|Selector24~1_combout\) # (\gerador_imm|Selector24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector24~1_combout\,
	datad => \gerador_imm|Selector24~0_combout\,
	combout => \gerador_imm|Selector24~2_combout\);

-- Location: LCCOMB_X56_Y46_N12
\breg|XREGS[10][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[10][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N0
\breg|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~15_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~15_combout\);

-- Location: LCFF_X56_Y46_N13
\breg|XREGS[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][7]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][7]~regout\);

-- Location: LCCOMB_X50_Y47_N22
\breg|ro2~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~342_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|XREGS[10][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][7]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[10][7]~regout\,
	combout => \breg|ro2~342_combout\);

-- Location: LCCOMB_X57_Y46_N4
\breg|XREGS[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[11][7]~feeder_combout\);

-- Location: LCFF_X57_Y46_N5
\breg|XREGS[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][7]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][7]~regout\);

-- Location: LCCOMB_X50_Y47_N28
\breg|ro2~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~343_combout\ = (\breg|ro2~342_combout\ & (((\breg|XREGS[11][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~342_combout\ & (\breg|XREGS[9][7]~regout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][7]~regout\,
	datab => \breg|ro2~342_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[11][7]~regout\,
	combout => \breg|ro2~343_combout\);

-- Location: LCCOMB_X62_Y43_N8
\breg|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~38_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~38_combout\);

-- Location: LCFF_X59_Y37_N17
\breg|XREGS[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][7]~regout\);

-- Location: LCCOMB_X61_Y36_N22
\breg|XREGS[1][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[1][7]~feeder_combout\);

-- Location: LCFF_X61_Y36_N23
\breg|XREGS[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][7]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][7]~regout\);

-- Location: LCCOMB_X59_Y37_N30
\breg|ro2~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~356_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~355_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~355_combout\,
	datab => \breg|XREGS[1][7]~regout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~356_combout\);

-- Location: LCCOMB_X59_Y37_N16
\breg|ro2~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~357_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~356_combout\ & (\breg|XREGS[3][7]~regout\)) # (!\breg|ro2~356_combout\ & ((\breg|XREGS[2][7]~regout\))))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][7]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][7]~regout\,
	datad => \breg|ro2~356_combout\,
	combout => \breg|ro2~357_combout\);

-- Location: LCFF_X54_Y47_N15
\breg|XREGS[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][7]~regout\);

-- Location: LCCOMB_X54_Y47_N14
\breg|ro2~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~346_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[25][7]~regout\,
	datac => \breg|XREGS[17][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~346_combout\);

-- Location: LCFF_X54_Y47_N13
\breg|XREGS[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][7]~regout\);

-- Location: LCCOMB_X54_Y47_N12
\breg|ro2~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~347_combout\ = (\breg|ro2~346_combout\ & ((\breg|XREGS[29][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~346_combout\ & (((\breg|XREGS[21][7]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][7]~regout\,
	datab => \breg|ro2~346_combout\,
	datac => \breg|XREGS[21][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~347_combout\);

-- Location: LCCOMB_X53_Y48_N12
\breg|XREGS[20][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[20][7]~feeder_combout\);

-- Location: LCFF_X53_Y48_N13
\breg|XREGS[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][7]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][7]~regout\);

-- Location: LCFF_X50_Y45_N13
\breg|XREGS[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][7]~regout\);

-- Location: LCCOMB_X50_Y48_N20
\breg|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~32_combout\ = (\breg|Decoder0~29_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~29_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~32_combout\);

-- Location: LCFF_X50_Y45_N11
\breg|XREGS[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][7]~regout\);

-- Location: LCCOMB_X50_Y45_N12
\breg|ro2~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~348_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[24][7]~regout\,
	datad => \breg|XREGS[16][7]~regout\,
	combout => \breg|ro2~348_combout\);

-- Location: LCCOMB_X52_Y48_N6
\breg|ro2~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~349_combout\ = (\breg|ro2~348_combout\ & ((\breg|XREGS[28][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~348_combout\ & (((\breg|XREGS[20][7]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][7]~regout\,
	datab => \breg|XREGS[20][7]~regout\,
	datac => \breg|ro2~348_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~349_combout\);

-- Location: LCCOMB_X50_Y47_N30
\breg|ro2~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~350_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~347_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~347_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~349_combout\,
	combout => \breg|ro2~350_combout\);

-- Location: LCCOMB_X62_Y43_N24
\breg|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~19_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~14_combout\,
	combout => \breg|Decoder0~19_combout\);

-- Location: LCFF_X60_Y41_N15
\breg|XREGS[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][7]~regout\);

-- Location: LCFF_X60_Y41_N13
\breg|XREGS[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][7]~regout\);

-- Location: LCFF_X56_Y36_N31
\breg|XREGS[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][7]~regout\);

-- Location: LCFF_X56_Y36_N1
\breg|XREGS[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][7]~regout\);

-- Location: LCCOMB_X56_Y36_N0
\breg|ro2~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~344_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][7]~regout\,
	datac => \breg|XREGS[22][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~344_combout\);

-- Location: LCCOMB_X60_Y41_N12
\breg|ro2~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~345_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~344_combout\ & ((\breg|XREGS[30][7]~regout\))) # (!\breg|ro2~344_combout\ & (\breg|XREGS[26][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[26][7]~regout\,
	datac => \breg|XREGS[30][7]~regout\,
	datad => \breg|ro2~344_combout\,
	combout => \breg|ro2~345_combout\);

-- Location: LCCOMB_X50_Y47_N0
\breg|ro2~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~353_combout\ = (\breg|ro2~350_combout\ & ((\breg|ro2~352_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~350_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~352_combout\,
	datab => \breg|ro2~350_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~345_combout\,
	combout => \breg|ro2~353_combout\);

-- Location: LCCOMB_X50_Y47_N14
\breg|ro2~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~358_combout\ = (\breg|ro2[18]~2_combout\ & (\breg|ro2[18]~13_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~353_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~357_combout\,
	datad => \breg|ro2~353_combout\,
	combout => \breg|ro2~358_combout\);

-- Location: LCCOMB_X62_Y43_N12
\breg|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~51_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \breg|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|Decoder0~17_combout\,
	combout => \breg|Decoder0~51_combout\);

-- Location: LCFF_X54_Y36_N13
\breg|XREGS[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux24~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][7]~regout\);

-- Location: LCFF_X60_Y42_N21
\breg|XREGS[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][7]~regout\);

-- Location: LCCOMB_X58_Y44_N6
\breg|ro2~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~360_combout\ = (\breg|ro2~359_combout\ & (((\breg|XREGS[15][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|ro2~359_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~359_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[15][7]~regout\,
	datad => \breg|XREGS[14][7]~regout\,
	combout => \breg|ro2~360_combout\);

-- Location: LCCOMB_X50_Y47_N12
\breg|ro2~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~361_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~358_combout\ & ((\breg|ro2~360_combout\))) # (!\breg|ro2~358_combout\ & (\breg|ro2~343_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~343_combout\,
	datac => \breg|ro2~358_combout\,
	datad => \breg|ro2~360_combout\,
	combout => \breg|ro2~361_combout\);

-- Location: LCCOMB_X56_Y47_N6
\breg|ro2~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~362_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux24~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~361_combout\) # ((\contr|Mux10~1_combout\ & \Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~361_combout\,
	datad => \Mux24~1_combout\,
	combout => \breg|ro2~362_combout\);

-- Location: LCFF_X56_Y47_N7
\breg|ro2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(7));

-- Location: LCCOMB_X49_Y35_N12
\PCmais4[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[7]~10_combout\ = (PC(7) & (!\PCmais4[6]~9\)) # (!PC(7) & ((\PCmais4[6]~9\) # (GND)))
-- \PCmais4[7]~11\ = CARRY((!\PCmais4[6]~9\) # (!PC(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(7),
	datad => VCC,
	cin => \PCmais4[6]~9\,
	combout => \PCmais4[7]~10_combout\,
	cout => \PCmais4[7]~11\);

-- Location: LCCOMB_X49_Y35_N14
\PCmais4[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[8]~12_combout\ = (PC(8) & (\PCmais4[7]~11\ $ (GND))) # (!PC(8) & (!\PCmais4[7]~11\ & VCC))
-- \PCmais4[8]~13\ = CARRY((PC(8) & !\PCmais4[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(8),
	datad => VCC,
	cin => \PCmais4[7]~11\,
	combout => \PCmais4[8]~12_combout\,
	cout => \PCmais4[8]~13\);

-- Location: LCCOMB_X47_Y40_N28
\gerador_imm|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector22~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(28) & ((\gerador_imm|Mux5~0_combout\) # ((\gerador_imm|Mux2~1_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datac => \gerador_imm|imm32~4_combout\,
	datad => \gerador_imm|Mux2~1_combout\,
	combout => \gerador_imm|Selector22~0_combout\);

-- Location: LCCOMB_X47_Y40_N14
\gerador_imm|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector22~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))) # (!\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux7~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \gerador_imm|Selector22~1_combout\);

-- Location: LCCOMB_X47_Y36_N0
\gerador_imm|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector22~2_combout\ = (\gerador_imm|Selector22~0_combout\) # (\gerador_imm|Selector22~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector22~0_combout\,
	datad => \gerador_imm|Selector22~1_combout\,
	combout => \gerador_imm|Selector22~2_combout\);

-- Location: LCCOMB_X47_Y40_N18
\gerador_imm|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(25) & ((\gerador_imm|Mux5~0_combout\) # ((\gerador_imm|Mux2~1_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \gerador_imm|Mux2~1_combout\,
	datad => \gerador_imm|imm32~4_combout\,
	combout => \gerador_imm|Selector25~0_combout\);

-- Location: LCCOMB_X47_Y40_N8
\gerador_imm|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))) # (!\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Mux7~0_combout\,
	combout => \gerador_imm|Selector25~1_combout\);

-- Location: LCCOMB_X47_Y37_N12
\gerador_imm|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~2_combout\ = (\gerador_imm|Selector25~0_combout\) # (\gerador_imm|Selector25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector25~0_combout\,
	datad => \gerador_imm|Selector25~1_combout\,
	combout => \gerador_imm|Selector25~2_combout\);

-- Location: LCCOMB_X51_Y37_N20
\gerador_imm|Selector28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector28~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Selector28~4_combout\);

-- Location: LCCOMB_X51_Y37_N0
\gerador_imm|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector28~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\gerador_imm|Mux1~0_combout\) # ((\gerador_imm|Mux2~1_combout\) # (\gerador_imm|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Mux2~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector28~2_combout\);

-- Location: LCCOMB_X51_Y37_N16
\gerador_imm|Selector28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector28~3_combout\ = (\gerador_imm|Selector28~4_combout\) # (\gerador_imm|Selector28~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector28~4_combout\,
	datad => \gerador_imm|Selector28~2_combout\,
	combout => \gerador_imm|Selector28~3_combout\);

-- Location: LCCOMB_X48_Y36_N4
\pcBranch[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[2]~2_combout\ = (\gerador_imm|Selector29~3_combout\ & ((PC(2) & (\pcBranch[1]~1\ & VCC)) # (!PC(2) & (!\pcBranch[1]~1\)))) # (!\gerador_imm|Selector29~3_combout\ & ((PC(2) & (!\pcBranch[1]~1\)) # (!PC(2) & ((\pcBranch[1]~1\) # (GND)))))
-- \pcBranch[2]~3\ = CARRY((\gerador_imm|Selector29~3_combout\ & (!PC(2) & !\pcBranch[1]~1\)) # (!\gerador_imm|Selector29~3_combout\ & ((!\pcBranch[1]~1\) # (!PC(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector29~3_combout\,
	datab => PC(2),
	datad => VCC,
	cin => \pcBranch[1]~1\,
	combout => \pcBranch[2]~2_combout\,
	cout => \pcBranch[2]~3\);

-- Location: LCCOMB_X48_Y36_N6
\pcBranch[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[3]~4_combout\ = ((PC(3) $ (\gerador_imm|Selector28~3_combout\ $ (!\pcBranch[2]~3\)))) # (GND)
-- \pcBranch[3]~5\ = CARRY((PC(3) & ((\gerador_imm|Selector28~3_combout\) # (!\pcBranch[2]~3\))) # (!PC(3) & (\gerador_imm|Selector28~3_combout\ & !\pcBranch[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(3),
	datab => \gerador_imm|Selector28~3_combout\,
	datad => VCC,
	cin => \pcBranch[2]~3\,
	combout => \pcBranch[3]~4_combout\,
	cout => \pcBranch[3]~5\);

-- Location: LCCOMB_X48_Y36_N8
\pcBranch[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[4]~6_combout\ = (PC(4) & ((\gerador_imm|Selector27~3_combout\ & (\pcBranch[3]~5\ & VCC)) # (!\gerador_imm|Selector27~3_combout\ & (!\pcBranch[3]~5\)))) # (!PC(4) & ((\gerador_imm|Selector27~3_combout\ & (!\pcBranch[3]~5\)) # 
-- (!\gerador_imm|Selector27~3_combout\ & ((\pcBranch[3]~5\) # (GND)))))
-- \pcBranch[4]~7\ = CARRY((PC(4) & (!\gerador_imm|Selector27~3_combout\ & !\pcBranch[3]~5\)) # (!PC(4) & ((!\pcBranch[3]~5\) # (!\gerador_imm|Selector27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(4),
	datab => \gerador_imm|Selector27~3_combout\,
	datad => VCC,
	cin => \pcBranch[3]~5\,
	combout => \pcBranch[4]~6_combout\,
	cout => \pcBranch[4]~7\);

-- Location: LCCOMB_X48_Y36_N20
\pcBranch[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[10]~18_combout\ = (\gerador_imm|Selector21~2_combout\ & ((PC(10) & (\pcBranch[9]~17\ & VCC)) # (!PC(10) & (!\pcBranch[9]~17\)))) # (!\gerador_imm|Selector21~2_combout\ & ((PC(10) & (!\pcBranch[9]~17\)) # (!PC(10) & ((\pcBranch[9]~17\) # 
-- (GND)))))
-- \pcBranch[10]~19\ = CARRY((\gerador_imm|Selector21~2_combout\ & (!PC(10) & !\pcBranch[9]~17\)) # (!\gerador_imm|Selector21~2_combout\ & ((!\pcBranch[9]~17\) # (!PC(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector21~2_combout\,
	datab => PC(10),
	datad => VCC,
	cin => \pcBranch[9]~17\,
	combout => \pcBranch[10]~18_combout\,
	cout => \pcBranch[10]~19\);

-- Location: LCCOMB_X54_Y38_N20
\PC[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[10]~9_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[10]~18_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[10]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcJalr[10]~18_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcBranch[10]~18_combout\,
	combout => \PC[10]~9_combout\);

-- Location: LCCOMB_X49_Y35_N16
\PCmais4[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[9]~14_combout\ = (PC(9) & (!\PCmais4[8]~13\)) # (!PC(9) & ((\PCmais4[8]~13\) # (GND)))
-- \PCmais4[9]~15\ = CARRY((!\PCmais4[8]~13\) # (!PC(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(9),
	datad => VCC,
	cin => \PCmais4[8]~13\,
	combout => \PCmais4[9]~14_combout\,
	cout => \PCmais4[9]~15\);

-- Location: LCCOMB_X49_Y35_N18
\PCmais4[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[10]~16_combout\ = (PC(10) & (\PCmais4[9]~15\ $ (GND))) # (!PC(10) & (!\PCmais4[9]~15\ & VCC))
-- \PCmais4[10]~17\ = CARRY((PC(10) & !\PCmais4[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(10),
	datad => VCC,
	cin => \PCmais4[9]~15\,
	combout => \PCmais4[10]~16_combout\,
	cout => \PCmais4[10]~17\);

-- Location: LCCOMB_X50_Y40_N6
\gerador_imm|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux5~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & \mem_i|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	combout => \gerador_imm|Mux5~1_combout\);

-- Location: LCCOMB_X50_Y39_N2
\ula_cnt|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux23~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(13) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux23~0_combout\);

-- Location: LCCOMB_X50_Y39_N12
\ula_cnt|opcode.OR_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.OR_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux23~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.OR_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux23~0_combout\,
	combout => \ula_cnt|opcode.OR_OP~combout\);

-- Location: LCCOMB_X52_Y37_N8
\ula_cnt|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux24~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux24~0_combout\);

-- Location: LCCOMB_X52_Y37_N10
\ula_cnt|opcode.AND_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.AND_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux24~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ula_cnt|Mux24~0_combout\,
	datad => \ula_cnt|Mux15~1clkctrl_outclk\,
	combout => \ula_cnt|opcode.AND_OP~combout\);

-- Location: LCCOMB_X49_Y36_N4
\ula|Selector31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~8_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\ulaB[0]~21_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector31~8_combout\);

-- Location: LCCOMB_X51_Y40_N16
\ulaB[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[0]~21_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datac => \contr|Mux7~1_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ulaB[0]~21_combout\);

-- Location: LCCOMB_X50_Y37_N28
\ula|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~14_combout\ = (\ulaB[1]~18_combout\) # ((\ulaB[2]~19_combout\) # (\ulaB[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X51_Y39_N2
\ula|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~52_combout\ = (\ula|ShiftRight1~6_combout\ & \ula|ShiftRight1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|ShiftRight1~52_combout\);

-- Location: LCCOMB_X51_Y39_N28
\ula|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~15_combout\ = (\ulaB[3]~20_combout\) # ((\ulaB[4]~22_combout\) # ((\ula|ShiftLeft0~14_combout\) # (!\ula|ShiftRight1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftLeft0~14_combout\,
	datad => \ula|ShiftRight1~52_combout\,
	combout => \ula|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X50_Y36_N28
\ula|Selector31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~9_combout\ = (\breg|ro1\(0) & ((\ula|Selector31~8_combout\) # ((\ula_cnt|opcode.SLL_OP~combout\ & !\ula|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(0),
	datab => \ula_cnt|opcode.SLL_OP~combout\,
	datac => \ula|Selector31~8_combout\,
	datad => \ula|ShiftLeft0~15_combout\,
	combout => \ula|Selector31~9_combout\);

-- Location: LCCOMB_X54_Y40_N30
\ula_cnt|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Equal0~3_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(31) & (!\mem_i|altsyncram_component|auto_generated|q_a\(30) & (!\mem_i|altsyncram_component|auto_generated|q_a\(29) & \ula_cnt|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datad => \ula_cnt|Equal0~2_combout\,
	combout => \ula_cnt|Equal0~3_combout\);

-- Location: LCCOMB_X54_Y40_N28
\ula_cnt|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux19~0_combout\ = ((\ula_cnt|Equal0~3_combout\) # ((!\ula_cnt|Mux20~0_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(12)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \ula_cnt|Equal0~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux20~0_combout\,
	combout => \ula_cnt|Mux19~0_combout\);

-- Location: LCCOMB_X53_Y40_N4
\ula_cnt|opcode.SRA_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SRA_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((!\ula_cnt|Mux19~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SRA_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Mux15~1clkctrl_outclk\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \ula_cnt|Mux19~0_combout\,
	combout => \ula_cnt|opcode.SRA_OP~combout\);

-- Location: LCCOMB_X53_Y40_N12
\ula|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~0_combout\ = (\ula|ShiftRight1~9_combout\ & (\ula|ShiftRight1~6_combout\ & ((\ula_cnt|opcode.SRL_OP~combout\) # (\ula_cnt|opcode.SRA_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector31~0_combout\);

-- Location: LCCOMB_X57_Y40_N14
\ula|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~49_combout\ = (!\ulaB[1]~18_combout\ & ((\ulaB[0]~21_combout\ & ((\breg|ro1\(1)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(0),
	datac => \breg|ro1\(1),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight1~49_combout\);

-- Location: LCCOMB_X57_Y40_N18
\ula|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~50_combout\ = (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~49_combout\) # ((\ula|ShiftRight0~43_combout\ & \ulaB[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~43_combout\,
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight1~49_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftRight1~50_combout\);

-- Location: LCCOMB_X54_Y34_N12
\breg|ro1~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~425_combout\ = (\breg|ro1~424_combout\ & (((\contr|Mux10~1_combout\ & \Mux21~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~424_combout\ & (\contr|Mux10~1_combout\ & (\Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~424_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \breg|ro1~25_combout\,
	combout => \breg|ro1~425_combout\);

-- Location: LCFF_X54_Y34_N13
\breg|ro1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(10));

-- Location: LCCOMB_X49_Y37_N4
\ula|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~45_combout\ = (\breg|ro2\(0) & (\breg|ro1\(11))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(11))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(10),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~45_combout\);

-- Location: LCCOMB_X49_Y37_N26
\ula|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~46_combout\ = (\gerador_imm|Selector30~1_combout\ & (((\ula|ShiftRight1~45_combout\)))) # (!\gerador_imm|Selector30~1_combout\ & ((\contr|Mux7~1_combout\ & (\breg|ro1\(10))) # (!\contr|Mux7~1_combout\ & ((\ula|ShiftRight1~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(10),
	datab => \ula|ShiftRight1~45_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~46_combout\);

-- Location: LCCOMB_X50_Y48_N14
\breg|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~33_combout\ = (\breg|Decoder0~29_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~29_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~33_combout\);

-- Location: LCFF_X56_Y48_N15
\breg|XREGS[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][8]~regout\);

-- Location: LCFF_X57_Y40_N25
\breg|XREGS[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][8]~regout\);

-- Location: LCFF_X59_Y44_N5
\breg|XREGS[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][8]~regout\);

-- Location: LCCOMB_X59_Y44_N26
\breg|ro1~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~199_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][8]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[16][8]~regout\,
	datac => \breg|XREGS[24][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~199_combout\);

-- Location: LCCOMB_X56_Y48_N0
\breg|ro1~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~200_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~199_combout\ & ((\breg|XREGS[28][8]~regout\))) # (!\breg|ro1~199_combout\ & (\breg|XREGS[20][8]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][8]~regout\,
	datab => \breg|XREGS[28][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~199_combout\,
	combout => \breg|ro1~200_combout\);

-- Location: LCCOMB_X56_Y48_N2
\breg|ro1~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~201_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~198_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~198_combout\,
	datab => \breg|ro1~200_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~201_combout\);

-- Location: LCFF_X56_Y43_N3
\breg|XREGS[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][8]~regout\);

-- Location: LCCOMB_X56_Y43_N2
\breg|ro1~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~202_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~202_combout\);

-- Location: LCFF_X57_Y43_N23
\breg|XREGS[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][8]~regout\);

-- Location: LCCOMB_X57_Y43_N22
\breg|ro1~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~203_combout\ = (\breg|ro1~202_combout\ & (((\breg|XREGS[31][8]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~202_combout\ & (\breg|XREGS[27][8]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][8]~regout\,
	datab => \breg|ro1~202_combout\,
	datac => \breg|XREGS[31][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~203_combout\);

-- Location: LCCOMB_X57_Y47_N16
\breg|ro1~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~204_combout\ = (\breg|ro1~201_combout\ & (((\breg|ro1~203_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~201_combout\ & (\breg|ro1~196_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~196_combout\,
	datab => \breg|ro1~201_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~203_combout\,
	combout => \breg|ro1~204_combout\);

-- Location: LCFF_X60_Y39_N1
\breg|XREGS[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][8]~regout\);

-- Location: LCCOMB_X48_Y44_N22
\breg|ro1[29]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1[29]~16_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & \mem_i|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1[29]~16_combout\);

-- Location: LCFF_X61_Y40_N27
\breg|XREGS[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][8]~regout\);

-- Location: LCFF_X61_Y40_N23
\breg|XREGS[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][8]~regout\);

-- Location: LCCOMB_X60_Y40_N14
\breg|XREGS[4][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[4][8]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N28
\breg|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~39_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~39_combout\);

-- Location: LCCOMB_X61_Y44_N30
\breg|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~41_combout\ = (\contr|Mux10~1_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\breg|Decoder0~40_combout\ & \breg|Decoder0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \breg|Decoder0~40_combout\,
	datad => \breg|Decoder0~39_combout\,
	combout => \breg|Decoder0~41_combout\);

-- Location: LCFF_X60_Y40_N15
\breg|XREGS[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][8]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][8]~regout\);

-- Location: LCCOMB_X50_Y48_N8
\breg|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~47_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\breg|Decoder0~23_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|Decoder0~23_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~47_combout\);

-- Location: LCFF_X60_Y40_N25
\breg|XREGS[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][8]~regout\);

-- Location: LCCOMB_X60_Y40_N24
\breg|ro1~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~207_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][8]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[4][8]~regout\,
	datac => \breg|XREGS[5][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~207_combout\);

-- Location: LCCOMB_X61_Y40_N22
\breg|ro1~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~208_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~207_combout\ & (\breg|XREGS[7][8]~regout\)) # (!\breg|ro1~207_combout\ & ((\breg|XREGS[6][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[7][8]~regout\,
	datac => \breg|XREGS[6][8]~regout\,
	datad => \breg|ro1~207_combout\,
	combout => \breg|ro1~208_combout\);

-- Location: LCCOMB_X60_Y39_N4
\breg|ro1~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~210_combout\ = (\breg|ro1~209_combout\ & ((\breg|XREGS[3][8]~regout\) # ((!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~209_combout\ & (((\breg|ro1[29]~16_combout\ & \breg|ro1~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~209_combout\,
	datab => \breg|XREGS[3][8]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~208_combout\,
	combout => \breg|ro1~210_combout\);

-- Location: LCCOMB_X58_Y46_N8
\breg|ro1~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~211_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~206_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~206_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~210_combout\,
	combout => \breg|ro1~211_combout\);

-- Location: LCCOMB_X56_Y46_N0
\breg|ro1~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~214_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~211_combout\ & (\breg|ro1~213_combout\)) # (!\breg|ro1~211_combout\ & ((\breg|ro1~204_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~213_combout\,
	datab => \breg|ro1~204_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~211_combout\,
	combout => \breg|ro1~214_combout\);

-- Location: LCCOMB_X56_Y46_N6
\breg|ro1~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~215_combout\ = (\breg|ro1~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux23~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~214_combout\) # ((\contr|Mux10~1_combout\ & \Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~214_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \breg|ro1~215_combout\);

-- Location: LCFF_X56_Y46_N7
\breg|ro1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(8));

-- Location: LCCOMB_X56_Y46_N2
\breg|ro1~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~404_combout\ = (\breg|ro1~403_combout\ & (((\contr|Mux10~1_combout\ & \Mux22~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~403_combout\ & (\contr|Mux10~1_combout\ & (\Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~403_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux22~1_combout\,
	datad => \breg|ro1~25_combout\,
	combout => \breg|ro1~404_combout\);

-- Location: LCFF_X56_Y46_N3
\breg|ro1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(9));

-- Location: LCCOMB_X57_Y40_N30
\ula|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~38_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(9))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(9)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(8),
	datab => \breg|ro2\(0),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(9),
	combout => \ula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X57_Y40_N4
\ula|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~39_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~38_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(8))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(8),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~38_combout\,
	combout => \ula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X54_Y37_N30
\ula|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~47_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight1~46_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight1~46_combout\,
	datad => \ula|ShiftRight0~39_combout\,
	combout => \ula|ShiftRight1~47_combout\);

-- Location: LCCOMB_X56_Y40_N6
\ula|Selector23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~3_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~44_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~47_combout\,
	combout => \ula|Selector23~3_combout\);

-- Location: LCCOMB_X57_Y40_N0
\ula|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~51_combout\ = (\ulaB[3]~20_combout\ & (((\ula|Selector23~3_combout\)))) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight1~48_combout\) # ((\ula|ShiftRight1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~48_combout\,
	datab => \ula|ShiftRight1~50_combout\,
	datac => \ula|Selector23~3_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|ShiftRight1~51_combout\);

-- Location: LCCOMB_X57_Y40_N22
\ula|Selector31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~7_combout\ = (\ula|Selector31~0_combout\ & ((\ulaB[4]~22_combout\ & (\ula|ShiftRight1~41_combout\)) # (!\ulaB[4]~22_combout\ & ((\ula|ShiftRight1~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~41_combout\,
	datab => \ula|Selector31~0_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ula|ShiftRight1~51_combout\,
	combout => \ula|Selector31~7_combout\);

-- Location: LCCOMB_X53_Y40_N26
\ula|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~0_combout\ = (\breg|ro1\(31) & (\ula_cnt|opcode.SRA_OP~combout\ & ((!\ula|ShiftRight1~6_combout\) # (!\ula|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector17~0_combout\);

-- Location: LCCOMB_X54_Y40_N16
\contr|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux9~1_combout\ = (\contr|Mux9~0_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (!\mem_i|altsyncram_component|auto_generated|q_a\(2) & \mem_i|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux9~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	combout => \contr|Mux9~1_combout\);

-- Location: LCCOMB_X54_Y40_N22
\ula_cnt|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux18~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\contr|Mux9~1_combout\ & !\gerador_imm|Mux1~1_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(13) & ((\gerador_imm|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \contr|Mux9~1_combout\,
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux18~0_combout\);

-- Location: LCCOMB_X54_Y40_N0
\ula_cnt|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux18~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux18~0_combout\,
	combout => \ula_cnt|Mux18~1_combout\);

-- Location: LCCOMB_X54_Y40_N4
\ula_cnt|opcode.SLT_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLT_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux18~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SLT_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|Mux15~1clkctrl_outclk\,
	datac => \ula_cnt|opcode.SLT_OP~combout\,
	datad => \ula_cnt|Mux18~1_combout\,
	combout => \ula_cnt|opcode.SLT_OP~combout\);

-- Location: LCCOMB_X50_Y40_N26
\gerador_imm|imm32[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32[31]~3_combout\ = (\gerador_imm|imm32[31]~2_combout\ & ((\contr|Mux2~2_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|imm32[31]~2_combout\,
	datac => \contr|Mux2~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	combout => \gerador_imm|imm32[31]~3_combout\);

-- Location: LCCOMB_X52_Y40_N22
\gerador_imm|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector3~0_combout\ = (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(27) & \gerador_imm|Mux6~1_combout\)))) # 
-- (!\gerador_imm|Selector0~2_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(27) & \gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector3~0_combout\);

-- Location: LCCOMB_X52_Y40_N6
\gerador_imm|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(26) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(26) & (((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \gerador_imm|Selector4~0_combout\);

-- Location: LCCOMB_X48_Y35_N20
\pcBranch[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[26]~50_combout\ = (\gerador_imm|Selector5~2_combout\ & ((PC(26) & (\pcBranch[25]~49\ & VCC)) # (!PC(26) & (!\pcBranch[25]~49\)))) # (!\gerador_imm|Selector5~2_combout\ & ((PC(26) & (!\pcBranch[25]~49\)) # (!PC(26) & ((\pcBranch[25]~49\) # 
-- (GND)))))
-- \pcBranch[26]~51\ = CARRY((\gerador_imm|Selector5~2_combout\ & (!PC(26) & !\pcBranch[25]~49\)) # (!\gerador_imm|Selector5~2_combout\ & ((!\pcBranch[25]~49\) # (!PC(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector5~2_combout\,
	datab => PC(26),
	datad => VCC,
	cin => \pcBranch[25]~49\,
	combout => \pcBranch[26]~50_combout\,
	cout => \pcBranch[26]~51\);

-- Location: LCCOMB_X48_Y35_N26
\pcBranch[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[29]~56_combout\ = ((\gerador_imm|Selector2~2_combout\ $ (PC(29) $ (!\pcBranch[28]~55\)))) # (GND)
-- \pcBranch[29]~57\ = CARRY((\gerador_imm|Selector2~2_combout\ & ((PC(29)) # (!\pcBranch[28]~55\))) # (!\gerador_imm|Selector2~2_combout\ & (PC(29) & !\pcBranch[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector2~2_combout\,
	datab => PC(29),
	datad => VCC,
	cin => \pcBranch[28]~55\,
	combout => \pcBranch[29]~56_combout\,
	cout => \pcBranch[29]~57\);

-- Location: LCCOMB_X52_Y35_N6
\ula|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~2_combout\ = (\ulaB[2]~19_combout\ & !\ulaB[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ulaB[2]~19_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|Selector4~2_combout\);

-- Location: LCCOMB_X52_Y41_N16
\ula|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~26_combout\ = (!\ulaB[2]~19_combout\ & !\ulaB[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ulaB[2]~19_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|ShiftRight1~26_combout\);

-- Location: LCCOMB_X50_Y36_N24
\ula|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~42_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(10)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(10),
	combout => \ula|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X50_Y36_N2
\ula|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~36_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(8)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \breg|ro1\(8),
	datac => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X50_Y36_N30
\ula|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~43_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~36_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~42_combout\,
	datad => \ula|ShiftLeft0~36_combout\,
	combout => \ula|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X52_Y36_N26
\ula|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~44_combout\ = (\ula|ShiftLeft0~31_combout\ & ((\ula|Selector4~2_combout\) # ((\ula|ShiftRight1~26_combout\ & \ula|ShiftLeft0~43_combout\)))) # (!\ula|ShiftLeft0~31_combout\ & (((\ula|ShiftRight1~26_combout\ & 
-- \ula|ShiftLeft0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~31_combout\,
	datab => \ula|Selector4~2_combout\,
	datac => \ula|ShiftRight1~26_combout\,
	datad => \ula|ShiftLeft0~43_combout\,
	combout => \ula|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X56_Y38_N14
\ula|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~104_combout\ = (\ula|ShiftLeft0~44_combout\) # ((\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & \ula|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ula|ShiftLeft0~44_combout\,
	combout => \ula|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X48_Y37_N10
\ula|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~4_combout\ = (\ulaB[4]~22_combout\) # ((\ulaB[2]~19_combout\ & !\ulaB[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|Selector4~4_combout\);

-- Location: LCCOMB_X52_Y39_N6
\ula|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~3_combout\ = (\ulaB[3]~20_combout\) # (\ulaB[4]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datad => \ulaB[4]~22_combout\,
	combout => \ula|Selector4~3_combout\);

-- Location: LCCOMB_X48_Y40_N8
\gerador_imm|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector11~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (((\gerador_imm|Mux1~0_combout\) # (\gerador_imm|Mux2~1_combout\)) # (!\gerador_imm|imm32~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|imm32~4_combout\,
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Mux2~1_combout\,
	combout => \gerador_imm|Selector11~3_combout\);

-- Location: LCCOMB_X51_Y43_N12
\gerador_imm|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector12~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector12~3_combout\);

-- Location: LCCOMB_X49_Y40_N14
\gerador_imm|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector17~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(13) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \gerador_imm|Selector17~3_combout\);

-- Location: LCCOMB_X49_Y40_N18
\gerador_imm|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector18~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(12) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \gerador_imm|Selector18~3_combout\);

-- Location: LCCOMB_X53_Y40_N18
\ula|Selector16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~6_combout\ = (!\ulaB[4]~22_combout\ & (\ula_cnt|opcode.SRA_OP~combout\ & (\ula|ShiftRight1~9_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector16~6_combout\);

-- Location: LCFF_X57_Y42_N25
\breg|XREGS[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][26]~regout\);

-- Location: LCFF_X57_Y42_N29
\breg|XREGS[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][26]~regout\);

-- Location: LCCOMB_X57_Y42_N28
\breg|ro1~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~657_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~657_combout\);

-- Location: LCCOMB_X57_Y42_N24
\breg|ro1~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~658_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~657_combout\ & ((\breg|XREGS[11][26]~regout\))) # (!\breg|ro1~657_combout\ & (\breg|XREGS[10][26]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][26]~regout\,
	datad => \breg|ro1~657_combout\,
	combout => \breg|ro1~658_combout\);

-- Location: LCFF_X49_Y42_N31
\breg|XREGS[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux5~1_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][26]~regout\);

-- Location: LCFF_X57_Y35_N17
\breg|XREGS[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][26]~regout\);

-- Location: LCCOMB_X57_Y35_N16
\breg|ro1~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~674_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][26]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[12][26]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~674_combout\);

-- Location: LCCOMB_X54_Y39_N22
\breg|XREGS[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[13][26]~feeder_combout\);

-- Location: LCFF_X54_Y39_N23
\breg|XREGS[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][26]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][26]~regout\);

-- Location: LCCOMB_X57_Y35_N6
\breg|ro1~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~675_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~674_combout\ & (\breg|XREGS[15][26]~regout\)) # (!\breg|ro1~674_combout\ & ((\breg|XREGS[13][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[15][26]~regout\,
	datac => \breg|ro1~674_combout\,
	datad => \breg|XREGS[13][26]~regout\,
	combout => \breg|ro1~675_combout\);

-- Location: LCFF_X58_Y42_N27
\breg|XREGS[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][26]~regout\);

-- Location: LCFF_X58_Y42_N21
\breg|XREGS[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][26]~regout\);

-- Location: LCFF_X53_Y45_N5
\breg|XREGS[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][26]~regout\);

-- Location: LCFF_X53_Y45_N27
\breg|XREGS[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][26]~regout\);

-- Location: LCCOMB_X53_Y45_N26
\breg|ro1~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~666_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[23][26]~regout\,
	datac => \breg|XREGS[19][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~666_combout\);

-- Location: LCCOMB_X58_Y42_N20
\breg|ro1~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~667_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~666_combout\ & (\breg|XREGS[31][26]~regout\)) # (!\breg|ro1~666_combout\ & ((\breg|XREGS[27][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][26]~regout\,
	datac => \breg|XREGS[27][26]~regout\,
	datad => \breg|ro1~666_combout\,
	combout => \breg|ro1~667_combout\);

-- Location: LCCOMB_X60_Y43_N18
\breg|XREGS[20][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[20][26]~feeder_combout\);

-- Location: LCFF_X60_Y43_N19
\breg|XREGS[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][26]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][26]~regout\);

-- Location: LCCOMB_X62_Y42_N0
\breg|XREGS[28][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[28][26]~feeder_combout\);

-- Location: LCFF_X62_Y42_N1
\breg|XREGS[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][26]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][26]~regout\);

-- Location: LCCOMB_X60_Y43_N8
\breg|ro1~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~664_combout\ = (\breg|ro1~663_combout\ & (((\breg|XREGS[28][26]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~663_combout\ & (\breg|XREGS[20][26]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~663_combout\,
	datab => \breg|XREGS[20][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[28][26]~regout\,
	combout => \breg|ro1~664_combout\);

-- Location: LCFF_X56_Y34_N1
\breg|XREGS[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][26]~regout\);

-- Location: LCFF_X56_Y34_N19
\breg|XREGS[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][26]~regout\);

-- Location: LCCOMB_X56_Y34_N0
\breg|ro1~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~662_combout\ = (\breg|ro1~661_combout\ & (((\breg|XREGS[30][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|ro1~661_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[26][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~661_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][26]~regout\,
	datad => \breg|XREGS[26][26]~regout\,
	combout => \breg|ro1~662_combout\);

-- Location: LCCOMB_X61_Y35_N2
\breg|ro1~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~665_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|ro1~662_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~664_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~664_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~662_combout\,
	combout => \breg|ro1~665_combout\);

-- Location: LCCOMB_X61_Y35_N20
\breg|ro1~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~668_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~665_combout\ & ((\breg|ro1~667_combout\))) # (!\breg|ro1~665_combout\ & (\breg|ro1~660_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~660_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~667_combout\,
	datad => \breg|ro1~665_combout\,
	combout => \breg|ro1~668_combout\);

-- Location: LCCOMB_X49_Y46_N26
\breg|XREGS[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[3][26]~feeder_combout\);

-- Location: LCFF_X49_Y46_N27
\breg|XREGS[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][26]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][26]~regout\);

-- Location: LCCOMB_X50_Y34_N20
\breg|XREGS[2][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[2][26]~feeder_combout\);

-- Location: LCFF_X50_Y34_N21
\breg|XREGS[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][26]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][26]~regout\);

-- Location: LCFF_X53_Y34_N19
\breg|XREGS[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][26]~regout\);

-- Location: LCFF_X49_Y36_N5
\breg|XREGS[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][26]~regout\);

-- Location: LCCOMB_X59_Y36_N8
\breg|XREGS[6][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[6][26]~feeder_combout\);

-- Location: LCFF_X59_Y36_N9
\breg|XREGS[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][26]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][26]~regout\);

-- Location: LCFF_X58_Y36_N3
\breg|XREGS[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][26]~regout\);

-- Location: LCCOMB_X58_Y36_N2
\breg|ro1~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~669_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[6][26]~regout\,
	datac => \breg|XREGS[4][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~669_combout\);

-- Location: LCCOMB_X49_Y46_N30
\breg|ro1~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~670_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~669_combout\ & (\breg|XREGS[7][26]~regout\)) # (!\breg|ro1~669_combout\ & ((\breg|XREGS[5][26]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][26]~regout\,
	datab => \breg|XREGS[5][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~669_combout\,
	combout => \breg|ro1~670_combout\);

-- Location: LCCOMB_X50_Y34_N18
\breg|ro1~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~671_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & ((\breg|ro1~670_combout\))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[1][26]~regout\,
	datac => \breg|ro1~670_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~671_combout\);

-- Location: LCCOMB_X50_Y34_N24
\breg|ro1~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~672_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~671_combout\ & (\breg|XREGS[3][26]~regout\)) # (!\breg|ro1~671_combout\ & ((\breg|XREGS[2][26]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[3][26]~regout\,
	datac => \breg|XREGS[2][26]~regout\,
	datad => \breg|ro1~671_combout\,
	combout => \breg|ro1~672_combout\);

-- Location: LCCOMB_X62_Y34_N0
\breg|ro1~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~673_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~668_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & ((\breg|ro1~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~668_combout\,
	datad => \breg|ro1~672_combout\,
	combout => \breg|ro1~673_combout\);

-- Location: LCCOMB_X61_Y42_N12
\breg|ro1~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~676_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~673_combout\ & ((\breg|ro1~675_combout\))) # (!\breg|ro1~673_combout\ & (\breg|ro1~658_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~658_combout\,
	datac => \breg|ro1~675_combout\,
	datad => \breg|ro1~673_combout\,
	combout => \breg|ro1~676_combout\);

-- Location: LCCOMB_X49_Y42_N24
\breg|ro1~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~677_combout\ = (\contr|Mux10~1_combout\ & ((\Mux5~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~676_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & (\breg|ro1~676_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \breg|ro1~676_combout\,
	datad => \Mux5~1_combout\,
	combout => \breg|ro1~677_combout\);

-- Location: LCFF_X49_Y42_N25
\breg|ro1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(26));

-- Location: LCCOMB_X53_Y40_N20
\ula_cnt|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux22~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux22~0_combout\);

-- Location: LCCOMB_X52_Y36_N2
\ula_cnt|opcode.XOR_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.XOR_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux22~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.XOR_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux22~0_combout\,
	combout => \ula_cnt|opcode.XOR_OP~combout\);

-- Location: LCCOMB_X49_Y38_N22
\ula|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[26]~17_combout\) # ((\breg|ro1\(26))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[26]~17_combout\ $ (\breg|ro1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~17_combout\,
	datab => \breg|ro1\(26),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector5~6_combout\);

-- Location: LCCOMB_X49_Y38_N20
\ula|Selector5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~7_combout\ = (\ula|Selector5~6_combout\) # ((\ulaB[26]~17_combout\ & (\breg|ro1\(26) & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~17_combout\,
	datab => \breg|ro1\(26),
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector5~6_combout\,
	combout => \ula|Selector5~7_combout\);

-- Location: LCCOMB_X49_Y38_N14
\ula|Selector5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~8_combout\ = (\ula|Selector5~7_combout\) # ((\ula|Selector5~12_combout\ & \ula|Selector16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector5~12_combout\,
	datab => \ula|Selector16~6_combout\,
	datac => \ula|Selector5~7_combout\,
	combout => \ula|Selector5~8_combout\);

-- Location: LCCOMB_X54_Y40_N6
\ula_cnt|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux27~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux27~0_combout\);

-- Location: LCCOMB_X54_Y40_N10
\ula_cnt|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux27~1_combout\ = (\contr|Mux9~1_combout\ & (((\ula_cnt|Mux27~0_combout\)))) # (!\contr|Mux9~1_combout\ & (((\ula_cnt|Equal0~3_combout\ & \ula_cnt|Mux27~0_combout\)) # (!\gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Equal0~3_combout\,
	datab => \gerador_imm|Mux1~1_combout\,
	datac => \contr|Mux9~1_combout\,
	datad => \ula_cnt|Mux27~0_combout\,
	combout => \ula_cnt|Mux27~1_combout\);

-- Location: LCCOMB_X54_Y40_N26
\ula_cnt|opcode.ADD_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.ADD_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux27~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.ADD_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula_cnt|Mux15~1clkctrl_outclk\,
	datad => \ula_cnt|Mux27~1_combout\,
	combout => \ula_cnt|opcode.ADD_OP~combout\);

-- Location: LCCOMB_X49_Y42_N12
\breg|ro2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~26_combout\ = (\breg|ro2~23_combout\ & (((\Mux6~1_combout\ & \contr|Mux10~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~23_combout\ & (((\Mux6~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~23_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \Mux6~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro2~26_combout\);

-- Location: LCFF_X49_Y42_N13
\breg|ro2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(25));

-- Location: LCCOMB_X50_Y41_N14
\ulaB[25]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[25]~40_combout\ = (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(25)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # (!\gerador_imm|Mux6~1_combout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \ulaB[25]~40_combout\);

-- Location: LCCOMB_X50_Y41_N24
\ulaB[25]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[25]~41_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[25]~40_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro2\(25),
	datac => \ulaB[25]~40_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ulaB[25]~41_combout\);

-- Location: LCCOMB_X51_Y38_N6
\ulaB[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[24]~38_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\gerador_imm|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \ulaB[24]~38_combout\);

-- Location: LCCOMB_X51_Y38_N24
\ulaB[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[24]~39_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[24]~38_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(24),
	datac => \contr|Mux7~1_combout\,
	datad => \ulaB[24]~38_combout\,
	combout => \ulaB[24]~39_combout\);

-- Location: LCCOMB_X51_Y43_N10
\gerador_imm|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector11~4_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(19) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector11~4_combout\);

-- Location: LCCOMB_X54_Y34_N26
\breg|ro1~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~488_combout\ = (\breg|ro1~487_combout\ & (((\contr|Mux10~1_combout\ & \Mux27~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~487_combout\ & (\contr|Mux10~1_combout\ & ((\Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~487_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux27~1_combout\,
	combout => \breg|ro1~488_combout\);

-- Location: LCFF_X54_Y34_N27
\breg|ro1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(4));

-- Location: LCCOMB_X52_Y36_N20
\ula|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~23_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(4)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datac => \breg|ro1\(4),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X52_Y36_N24
\ula|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~31_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~23_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~30_combout\,
	combout => \ula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X52_Y36_N4
\ula|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~3_combout\ = (\ula|Selector14~4_combout\ & ((\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~31_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~43_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|Selector14~4_combout\,
	datad => \ula|ShiftLeft0~31_combout\,
	combout => \ula|Selector12~3_combout\);

-- Location: LCCOMB_X52_Y39_N12
\ula|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~53_combout\ = (\ulaB[3]~20_combout\ & !\ulaB[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftRight0~53_combout\);

-- Location: LCCOMB_X50_Y35_N24
\ula|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~21_combout\ = (\breg|ro2\(0) & (\breg|ro1\(26))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(26))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(26),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(25),
	combout => \ula|ShiftRight0~21_combout\);

-- Location: LCCOMB_X50_Y35_N6
\ula|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~22_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~21_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(25))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(25),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight0~21_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~22_combout\);

-- Location: LCCOMB_X49_Y35_N20
\PCmais4[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[11]~18_combout\ = (PC(11) & (!\PCmais4[10]~17\)) # (!PC(11) & ((\PCmais4[10]~17\) # (GND)))
-- \PCmais4[11]~19\ = CARRY((!\PCmais4[10]~17\) # (!PC(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(11),
	datad => VCC,
	cin => \PCmais4[10]~17\,
	combout => \PCmais4[11]~18_combout\,
	cout => \PCmais4[11]~19\);

-- Location: LCCOMB_X49_Y35_N22
\PCmais4[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[12]~20_combout\ = (PC(12) & (\PCmais4[11]~19\ $ (GND))) # (!PC(12) & (!\PCmais4[11]~19\ & VCC))
-- \PCmais4[12]~21\ = CARRY((PC(12) & !\PCmais4[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(12),
	datad => VCC,
	cin => \PCmais4[11]~19\,
	combout => \PCmais4[12]~20_combout\,
	cout => \PCmais4[12]~21\);

-- Location: LCCOMB_X49_Y40_N6
\gerador_imm|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector16~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(14) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \gerador_imm|Selector16~3_combout\);

-- Location: LCCOMB_X50_Y35_N2
\ula|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~18_combout\ = (\ulaB[1]~18_combout\ & (\breg|ro1\(31) & ((!\ulaB[0]~21_combout\)))) # (!\ulaB[1]~18_combout\ & (((\ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(31),
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight0~18_combout\);

-- Location: LCCOMB_X51_Y35_N2
\ula|Selector18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~12_combout\ = (!\ulaB[2]~19_combout\ & (!\ulaB[3]~20_combout\ & \ula|ShiftRight0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight0~18_combout\,
	combout => \ula|Selector18~12_combout\);

-- Location: LCCOMB_X52_Y39_N18
\ula|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~0_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (!\ulaB[4]~22_combout\ & (\ula|ShiftRight1~6_combout\ & \ula|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|Selector16~0_combout\);

-- Location: LCCOMB_X56_Y38_N22
\Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(27)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(27),
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector4~13_combout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X56_Y38_N20
\Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux4~0_combout\ & (\PCmais4[27]~50_combout\)) # (!\Mux4~0_combout\ & ((\gerador_imm|Selector3~0_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[27]~50_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector3~0_combout\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X60_Y36_N28
\breg|ro2~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~530_combout\ = (\breg|ro2~529_combout\ & (((\contr|Mux10~1_combout\ & \Mux4~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~529_combout\ & (((\contr|Mux10~1_combout\ & \Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~529_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux4~1_combout\,
	combout => \breg|ro2~530_combout\);

-- Location: LCFF_X60_Y36_N29
\breg|ro2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(27));

-- Location: LCCOMB_X60_Y35_N20
\breg|XREGS[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[15][28]~feeder_combout\);

-- Location: LCFF_X60_Y35_N21
\breg|XREGS[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][28]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][28]~regout\);

-- Location: LCFF_X56_Y35_N3
\breg|XREGS[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][28]~regout\);

-- Location: LCCOMB_X56_Y35_N20
\breg|ro2~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~506_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|XREGS[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][28]~regout\,
	combout => \breg|ro2~506_combout\);

-- Location: LCCOMB_X60_Y35_N22
\breg|ro2~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~507_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~506_combout\ & ((\breg|XREGS[15][28]~regout\))) # (!\breg|ro2~506_combout\ & (\breg|XREGS[13][28]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[15][28]~regout\,
	datad => \breg|ro2~506_combout\,
	combout => \breg|ro2~507_combout\);

-- Location: LCFF_X59_Y35_N17
\breg|XREGS[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][28]~regout\);

-- Location: LCFF_X53_Y34_N25
\breg|XREGS[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][28]~regout\);

-- Location: LCCOMB_X53_Y34_N24
\breg|ro2~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~503_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][28]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][28]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][28]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[1][28]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~503_combout\);

-- Location: LCCOMB_X58_Y35_N2
\breg|ro2~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~504_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~503_combout\ & ((\breg|XREGS[3][28]~regout\))) # (!\breg|ro2~503_combout\ & (\breg|ro2~502_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~502_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|XREGS[3][28]~regout\,
	datad => \breg|ro2~503_combout\,
	combout => \breg|ro2~504_combout\);

-- Location: LCFF_X57_Y42_N27
\breg|XREGS[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][28]~regout\);

-- Location: LCCOMB_X62_Y41_N12
\breg|XREGS[10][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[10][28]~feeder_combout\);

-- Location: LCFF_X62_Y41_N13
\breg|XREGS[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][28]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][28]~regout\);

-- Location: LCCOMB_X62_Y41_N2
\breg|ro2~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~500_combout\ = (\breg|ro2~499_combout\ & ((\breg|XREGS[11][28]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~499_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- \breg|XREGS[10][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~499_combout\,
	datab => \breg|XREGS[11][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[10][28]~regout\,
	combout => \breg|ro2~500_combout\);

-- Location: LCCOMB_X59_Y43_N14
\breg|ro2~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~505_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\) # ((\breg|ro2~500_combout\)))) # (!\breg|ro2[18]~2_combout\ & (!\breg|ro2[18]~13_combout\ & (\breg|ro2~504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~504_combout\,
	datad => \breg|ro2~500_combout\,
	combout => \breg|ro2~505_combout\);

-- Location: LCCOMB_X59_Y43_N12
\breg|ro2~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~508_combout\ = (\breg|ro2~505_combout\ & (((\breg|ro2~507_combout\) # (!\breg|ro2[18]~13_combout\)))) # (!\breg|ro2~505_combout\ & (\breg|ro2~498_combout\ & ((\breg|ro2[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~498_combout\,
	datab => \breg|ro2~507_combout\,
	datac => \breg|ro2~505_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~508_combout\);

-- Location: LCCOMB_X60_Y35_N24
\breg|ro2~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~509_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux3~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~508_combout\) # ((\contr|Mux10~1_combout\ & \Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~508_combout\,
	datad => \Mux3~1_combout\,
	combout => \breg|ro2~509_combout\);

-- Location: LCFF_X60_Y35_N25
\breg|ro2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(28));

-- Location: LCFF_X53_Y43_N15
\breg|XREGS[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][29]~regout\);

-- Location: LCFF_X53_Y43_N17
\breg|XREGS[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][29]~regout\);

-- Location: LCCOMB_X53_Y47_N22
\breg|XREGS[19][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[19][29]~feeder_combout\);

-- Location: LCFF_X53_Y47_N23
\breg|XREGS[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][29]~feeder_combout\,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][29]~regout\);

-- Location: LCCOMB_X57_Y47_N10
\breg|ro2~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~477_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][29]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][29]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~477_combout\);

-- Location: LCCOMB_X53_Y43_N16
\breg|ro2~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~478_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~477_combout\ & (\breg|XREGS[31][29]~regout\)) # (!\breg|ro2~477_combout\ & ((\breg|XREGS[27][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][29]~regout\,
	datac => \breg|XREGS[27][29]~regout\,
	datad => \breg|ro2~477_combout\,
	combout => \breg|ro2~478_combout\);

-- Location: LCFF_X53_Y46_N17
\breg|XREGS[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][29]~regout\);

-- Location: LCFF_X52_Y46_N21
\breg|XREGS[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][29]~regout\);

-- Location: LCFF_X53_Y46_N11
\breg|XREGS[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][29]~regout\);

-- Location: LCCOMB_X53_Y46_N10
\breg|ro2~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~472_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][29]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][29]~regout\,
	datac => \breg|XREGS[25][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~472_combout\);

-- Location: LCCOMB_X53_Y46_N16
\breg|ro2~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~473_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~472_combout\ & (\breg|XREGS[29][29]~regout\)) # (!\breg|ro2~472_combout\ & ((\breg|XREGS[21][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][29]~regout\,
	datad => \breg|ro2~472_combout\,
	combout => \breg|ro2~473_combout\);

-- Location: LCCOMB_X59_Y47_N12
\breg|XREGS[20][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[20][29]~feeder_combout\);

-- Location: LCFF_X59_Y47_N13
\breg|XREGS[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][29]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][29]~regout\);

-- Location: LCFF_X56_Y42_N17
\breg|XREGS[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][29]~regout\);

-- Location: LCFF_X56_Y42_N15
\breg|XREGS[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][29]~regout\);

-- Location: LCCOMB_X56_Y42_N14
\breg|ro2~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~474_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][29]~regout\,
	datac => \breg|XREGS[16][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~474_combout\);

-- Location: LCCOMB_X57_Y47_N20
\breg|XREGS[28][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[28][29]~feeder_combout\);

-- Location: LCFF_X57_Y47_N21
\breg|XREGS[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][29]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][29]~regout\);

-- Location: LCCOMB_X60_Y45_N26
\breg|ro2~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~475_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~474_combout\ & ((\breg|XREGS[28][29]~regout\))) # (!\breg|ro2~474_combout\ & (\breg|XREGS[20][29]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][29]~regout\,
	datac => \breg|ro2~474_combout\,
	datad => \breg|XREGS[28][29]~regout\,
	combout => \breg|ro2~475_combout\);

-- Location: LCCOMB_X60_Y45_N20
\breg|ro2~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~476_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|ro2~473_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~473_combout\,
	datad => \breg|ro2~475_combout\,
	combout => \breg|ro2~476_combout\);

-- Location: LCCOMB_X57_Y34_N4
\breg|ro2~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~479_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~476_combout\ & ((\breg|ro2~478_combout\))) # (!\breg|ro2~476_combout\ & (\breg|ro2~471_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~471_combout\,
	datab => \breg|ro2~478_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~476_combout\,
	combout => \breg|ro2~479_combout\);

-- Location: LCFF_X53_Y34_N13
\breg|XREGS[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][29]~regout\);

-- Location: LCCOMB_X53_Y34_N12
\breg|ro2~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~482_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~481_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~481_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[1][29]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~482_combout\);

-- Location: LCFF_X60_Y34_N19
\breg|XREGS[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][29]~regout\);

-- Location: LCCOMB_X60_Y34_N18
\breg|ro2~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~483_combout\ = (\breg|ro2~482_combout\ & (((\breg|XREGS[3][29]~regout\) # (!\breg|ro2[18]~14_combout\)))) # (!\breg|ro2~482_combout\ & (\breg|XREGS[2][29]~regout\ & ((\breg|ro2[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][29]~regout\,
	datab => \breg|ro2~482_combout\,
	datac => \breg|XREGS[3][29]~regout\,
	datad => \breg|ro2[18]~14_combout\,
	combout => \breg|ro2~483_combout\);

-- Location: LCCOMB_X58_Y34_N8
\breg|ro2~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~484_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & (\breg|ro2~479_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2~483_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~479_combout\,
	datac => \breg|ro2[18]~13_combout\,
	datad => \breg|ro2~483_combout\,
	combout => \breg|ro2~484_combout\);

-- Location: LCFF_X53_Y44_N13
\breg|XREGS[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][29]~regout\);

-- Location: LCCOMB_X61_Y44_N22
\breg|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~16_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\breg|Decoder0~12_combout\ & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \breg|Decoder0~12_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~16_combout\);

-- Location: LCFF_X53_Y44_N7
\breg|XREGS[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][29]~regout\);

-- Location: LCCOMB_X53_Y44_N12
\breg|ro2~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~468_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][29]~regout\,
	datad => \breg|XREGS[8][29]~regout\,
	combout => \breg|ro2~468_combout\);

-- Location: LCFF_X57_Y36_N29
\breg|XREGS[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][29]~regout\);

-- Location: LCCOMB_X57_Y36_N28
\breg|ro2~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~469_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~468_combout\ & ((\breg|XREGS[11][29]~regout\))) # (!\breg|ro2~468_combout\ & (\breg|XREGS[9][29]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~468_combout\,
	datac => \breg|XREGS[9][29]~regout\,
	datad => \breg|XREGS[11][29]~regout\,
	combout => \breg|ro2~469_combout\);

-- Location: LCCOMB_X58_Y34_N30
\breg|ro2~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~487_combout\ = (\breg|ro2~484_combout\ & ((\breg|ro2~486_combout\) # ((!\breg|ro2[18]~2_combout\)))) # (!\breg|ro2~484_combout\ & (((\breg|ro2[18]~2_combout\ & \breg|ro2~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~486_combout\,
	datab => \breg|ro2~484_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~469_combout\,
	combout => \breg|ro2~487_combout\);

-- Location: LCCOMB_X58_Y34_N28
\breg|ro2~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~488_combout\ = (\contr|Mux10~1_combout\ & ((\Mux2~1_combout\) # ((\breg|ro2~487_combout\ & !\breg|ro2~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro2~487_combout\ & (!\breg|ro2~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~487_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux2~1_combout\,
	combout => \breg|ro2~488_combout\);

-- Location: LCFF_X58_Y34_N29
\breg|ro2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(29));

-- Location: LCFF_X59_Y42_N13
\breg|XREGS[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][30]~regout\);

-- Location: LCFF_X53_Y34_N29
\breg|XREGS[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][30]~regout\);

-- Location: LCCOMB_X53_Y34_N28
\breg|ro2~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~461_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][30]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][30]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][30]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[1][30]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~461_combout\);

-- Location: LCCOMB_X59_Y42_N12
\breg|ro2~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~462_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~461_combout\ & ((\breg|XREGS[3][30]~regout\))) # (!\breg|ro2~461_combout\ & (\breg|ro2~460_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~460_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|XREGS[3][30]~regout\,
	datad => \breg|ro2~461_combout\,
	combout => \breg|ro2~462_combout\);

-- Location: LCCOMB_X59_Y44_N24
\breg|ro2~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~463_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~458_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~462_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~458_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~462_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~463_combout\);

-- Location: LCFF_X52_Y42_N9
\breg|XREGS[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux1~1_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][30]~regout\);

-- Location: LCFF_X53_Y47_N15
\breg|XREGS[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][30]~regout\);

-- Location: LCCOMB_X54_Y46_N2
\breg|XREGS[17][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[17][30]~feeder_combout\);

-- Location: LCFF_X54_Y46_N3
\breg|XREGS[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][30]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][30]~regout\);

-- Location: LCCOMB_X53_Y47_N14
\breg|ro2~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~447_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][30]~regout\,
	datad => \breg|XREGS[17][30]~regout\,
	combout => \breg|ro2~447_combout\);

-- Location: LCCOMB_X54_Y46_N20
\breg|ro2~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~448_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~447_combout\ & ((\breg|XREGS[29][30]~regout\))) # (!\breg|ro2~447_combout\ & (\breg|XREGS[21][30]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][30]~regout\,
	datab => \breg|XREGS[29][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~447_combout\,
	combout => \breg|ro2~448_combout\);

-- Location: LCFF_X53_Y47_N21
\breg|XREGS[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][30]~regout\);

-- Location: LCFF_X53_Y45_N13
\breg|XREGS[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][30]~regout\);

-- Location: LCCOMB_X53_Y45_N12
\breg|ro2~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~454_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][30]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][30]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[19][30]~regout\,
	datac => \breg|XREGS[23][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~454_combout\);

-- Location: LCFF_X53_Y43_N7
\breg|XREGS[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][30]~regout\);

-- Location: LCFF_X53_Y43_N1
\breg|XREGS[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][30]~regout\);

-- Location: LCCOMB_X53_Y43_N6
\breg|ro2~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~455_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~454_combout\ & (\breg|XREGS[31][30]~regout\)) # (!\breg|ro2~454_combout\ & ((\breg|XREGS[27][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|ro2~454_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|ro2~454_combout\,
	datac => \breg|XREGS[31][30]~regout\,
	datad => \breg|XREGS[27][30]~regout\,
	combout => \breg|ro2~455_combout\);

-- Location: LCFF_X53_Y48_N5
\breg|XREGS[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][30]~regout\);

-- Location: LCFF_X56_Y42_N19
\breg|XREGS[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][30]~regout\);

-- Location: LCFF_X56_Y42_N5
\breg|XREGS[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][30]~regout\);

-- Location: LCCOMB_X56_Y42_N4
\breg|ro2~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~451_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][30]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][30]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[16][30]~regout\,
	datac => \breg|XREGS[24][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~451_combout\);

-- Location: LCCOMB_X53_Y48_N4
\breg|ro2~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~452_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~451_combout\ & (\breg|XREGS[28][30]~regout\)) # (!\breg|ro2~451_combout\ & ((\breg|XREGS[20][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][30]~regout\,
	datad => \breg|ro2~451_combout\,
	combout => \breg|ro2~452_combout\);

-- Location: LCFF_X59_Y39_N29
\breg|XREGS[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][30]~regout\);

-- Location: LCFF_X59_Y39_N31
\breg|XREGS[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][30]~regout\);

-- Location: LCCOMB_X59_Y39_N30
\breg|ro2~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~450_combout\ = (\breg|ro2~449_combout\ & ((\breg|XREGS[30][30]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~449_combout\ & (((\breg|XREGS[26][30]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~449_combout\,
	datab => \breg|XREGS[30][30]~regout\,
	datac => \breg|XREGS[26][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~450_combout\);

-- Location: LCCOMB_X60_Y44_N26
\breg|ro2~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~453_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|ro2~450_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~452_combout\,
	datad => \breg|ro2~450_combout\,
	combout => \breg|ro2~453_combout\);

-- Location: LCCOMB_X60_Y44_N24
\breg|ro2~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~456_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~453_combout\ & ((\breg|ro2~455_combout\))) # (!\breg|ro2~453_combout\ & (\breg|ro2~448_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~448_combout\,
	datac => \breg|ro2~455_combout\,
	datad => \breg|ro2~453_combout\,
	combout => \breg|ro2~456_combout\);

-- Location: LCCOMB_X60_Y44_N18
\breg|ro2~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~466_combout\ = (\breg|ro2~463_combout\ & ((\breg|ro2~465_combout\) # ((!\breg|ro2[18]~13_combout\)))) # (!\breg|ro2~463_combout\ & (((\breg|ro2~456_combout\ & \breg|ro2[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~465_combout\,
	datab => \breg|ro2~463_combout\,
	datac => \breg|ro2~456_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~466_combout\);

-- Location: LCCOMB_X60_Y44_N22
\breg|ro2~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~467_combout\ = (\breg|ro2~25_combout\ & (((\Mux1~1_combout\ & \contr|Mux10~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~466_combout\) # ((\Mux1~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~466_combout\,
	datac => \Mux1~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro2~467_combout\);

-- Location: LCFF_X60_Y44_N23
\breg|ro2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(30));

-- Location: LCCOMB_X52_Y41_N10
\Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\contr|Mux4~1_combout\ & (\contr|Mux5~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(2)))) # (!\contr|Mux5~3_combout\ & (\ula|Selector29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \ula|Selector29~8_combout\,
	datad => \mem_d|altsyncram_component|auto_generated|q_a\(2),
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X52_Y41_N8
\Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux29~0_combout\ & ((\PCmais4[2]~0_combout\))) # (!\Mux29~0_combout\ & (\gerador_imm|Selector28~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector28~3_combout\,
	datac => \PCmais4[2]~0_combout\,
	datad => \Mux29~0_combout\,
	combout => \Mux29~1_combout\);

-- Location: LCFF_X57_Y35_N21
\breg|XREGS[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][2]~regout\);

-- Location: LCFF_X56_Y35_N5
\breg|XREGS[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][2]~regout\);

-- Location: LCFF_X57_Y35_N19
\breg|XREGS[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][2]~regout\);

-- Location: LCCOMB_X57_Y35_N18
\breg|ro1~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~443_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][2]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[12][2]~regout\,
	datac => \breg|XREGS[13][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~443_combout\);

-- Location: LCCOMB_X57_Y35_N20
\breg|ro1~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~444_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~443_combout\ & (\breg|XREGS[15][2]~regout\)) # (!\breg|ro1~443_combout\ & ((\breg|XREGS[14][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][2]~regout\,
	datad => \breg|ro1~443_combout\,
	combout => \breg|ro1~444_combout\);

-- Location: LCFF_X54_Y46_N27
\breg|XREGS[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][2]~regout\);

-- Location: LCFF_X52_Y46_N13
\breg|XREGS[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][2]~regout\);

-- Location: LCFF_X53_Y46_N15
\breg|XREGS[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][2]~regout\);

-- Location: LCFF_X52_Y46_N19
\breg|XREGS[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][2]~regout\);

-- Location: LCCOMB_X52_Y46_N18
\breg|ro1~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~428_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][2]~regout\,
	datac => \breg|XREGS[17][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~428_combout\);

-- Location: LCCOMB_X52_Y46_N12
\breg|ro1~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~429_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~428_combout\ & ((\breg|XREGS[29][2]~regout\))) # (!\breg|ro1~428_combout\ & (\breg|XREGS[21][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][2]~regout\,
	datac => \breg|XREGS[29][2]~regout\,
	datad => \breg|ro1~428_combout\,
	combout => \breg|ro1~429_combout\);

-- Location: LCCOMB_X48_Y44_N4
\breg|ro1~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~432_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|ro1~429_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~431_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~429_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~432_combout\);

-- Location: LCFF_X53_Y45_N9
\breg|XREGS[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][2]~regout\);

-- Location: LCFF_X53_Y45_N31
\breg|XREGS[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][2]~regout\);

-- Location: LCCOMB_X53_Y45_N30
\breg|ro1~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~433_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[23][2]~regout\,
	datac => \breg|XREGS[19][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~433_combout\);

-- Location: LCFF_X58_Y42_N29
\breg|XREGS[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][2]~regout\);

-- Location: LCCOMB_X58_Y42_N28
\breg|ro1~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~434_combout\ = (\breg|ro1~433_combout\ & ((\breg|XREGS[31][2]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~433_combout\ & (((\breg|XREGS[27][2]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][2]~regout\,
	datab => \breg|ro1~433_combout\,
	datac => \breg|XREGS[27][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~434_combout\);

-- Location: LCCOMB_X48_Y44_N2
\breg|ro1~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~435_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~432_combout\ & ((\breg|ro1~434_combout\))) # (!\breg|ro1~432_combout\ & (\breg|ro1~427_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~427_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~432_combout\,
	datad => \breg|ro1~434_combout\,
	combout => \breg|ro1~435_combout\);

-- Location: LCFF_X60_Y34_N9
\breg|XREGS[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][2]~regout\);

-- Location: LCCOMB_X60_Y34_N10
\breg|ro1~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~440_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][2]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][2]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][2]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][2]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~440_combout\);

-- Location: LCFF_X53_Y40_N5
\breg|XREGS[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][2]~regout\);

-- Location: LCFF_X60_Y40_N27
\breg|XREGS[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][2]~regout\);

-- Location: LCCOMB_X60_Y40_N26
\breg|ro1~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~438_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[4][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~438_combout\);

-- Location: LCCOMB_X61_Y35_N22
\breg|XREGS[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[7][2]~feeder_combout\);

-- Location: LCFF_X61_Y35_N23
\breg|XREGS[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][2]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][2]~regout\);

-- Location: LCCOMB_X60_Y36_N0
\breg|ro1~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~439_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~438_combout\ & ((\breg|XREGS[7][2]~regout\))) # (!\breg|ro1~438_combout\ & (\breg|XREGS[6][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[6][2]~regout\,
	datac => \breg|ro1~438_combout\,
	datad => \breg|XREGS[7][2]~regout\,
	combout => \breg|ro1~439_combout\);

-- Location: LCCOMB_X60_Y36_N30
\breg|ro1~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~441_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~440_combout\ & (\breg|XREGS[3][2]~regout\)) # (!\breg|ro1~440_combout\ & ((\breg|ro1~439_combout\))))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][2]~regout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|ro1~440_combout\,
	datad => \breg|ro1~439_combout\,
	combout => \breg|ro1~441_combout\);

-- Location: LCCOMB_X57_Y42_N18
\breg|XREGS[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[9][2]~feeder_combout\);

-- Location: LCFF_X57_Y42_N19
\breg|XREGS[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][2]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][2]~regout\);

-- Location: LCFF_X62_Y41_N27
\breg|XREGS[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][2]~regout\);

-- Location: LCCOMB_X62_Y41_N6
\breg|ro1~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~436_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[10][2]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][2]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][2]~regout\,
	datab => \breg|XREGS[10][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~436_combout\);

-- Location: LCCOMB_X62_Y41_N28
\breg|ro1~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~437_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~436_combout\ & (\breg|XREGS[11][2]~regout\)) # (!\breg|ro1~436_combout\ & ((\breg|XREGS[9][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][2]~regout\,
	datad => \breg|ro1~436_combout\,
	combout => \breg|ro1~437_combout\);

-- Location: LCCOMB_X61_Y39_N0
\breg|ro1~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~442_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\) # ((\breg|ro1~437_combout\)))) # (!\breg|ro1[29]~13_combout\ & (!\breg|ro1[29]~10_combout\ & (\breg|ro1~441_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~441_combout\,
	datad => \breg|ro1~437_combout\,
	combout => \breg|ro1~442_combout\);

-- Location: LCCOMB_X48_Y44_N8
\breg|ro1~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~445_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~442_combout\ & (\breg|ro1~444_combout\)) # (!\breg|ro1~442_combout\ & ((\breg|ro1~435_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1~444_combout\,
	datac => \breg|ro1~435_combout\,
	datad => \breg|ro1~442_combout\,
	combout => \breg|ro1~445_combout\);

-- Location: LCCOMB_X48_Y44_N20
\breg|ro1~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~446_combout\ = (\contr|Mux10~1_combout\ & ((\Mux29~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~445_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & (\breg|ro1~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \breg|ro1~445_combout\,
	datad => \Mux29~1_combout\,
	combout => \breg|ro1~446_combout\);

-- Location: LCFF_X48_Y44_N21
\breg|ro1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(2));

-- Location: LCCOMB_X61_Y36_N24
\breg|XREGS[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[1][3]~feeder_combout\);

-- Location: LCFF_X61_Y36_N25
\breg|XREGS[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][3]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][3]~regout\);

-- Location: LCCOMB_X61_Y34_N22
\breg|ro1~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~503_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~502_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~502_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][3]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~503_combout\);

-- Location: LCCOMB_X60_Y34_N16
\breg|XREGS[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[2][3]~feeder_combout\);

-- Location: LCFF_X60_Y34_N17
\breg|XREGS[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][3]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][3]~regout\);

-- Location: LCCOMB_X61_Y34_N28
\breg|ro1~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~504_combout\ = (\breg|ro1~503_combout\ & ((\breg|XREGS[3][3]~regout\) # ((!\breg|ro1[29]~17_combout\)))) # (!\breg|ro1~503_combout\ & (((\breg|ro1[29]~17_combout\ & \breg|XREGS[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][3]~regout\,
	datab => \breg|ro1~503_combout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|XREGS[2][3]~regout\,
	combout => \breg|ro1~504_combout\);

-- Location: LCFF_X52_Y46_N17
\breg|XREGS[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][3]~regout\);

-- Location: LCFF_X53_Y46_N23
\breg|XREGS[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][3]~regout\);

-- Location: LCFF_X52_Y46_N31
\breg|XREGS[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][3]~regout\);

-- Location: LCCOMB_X52_Y46_N30
\breg|ro1~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~491_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][3]~regout\,
	datac => \breg|XREGS[17][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~491_combout\);

-- Location: LCCOMB_X53_Y46_N26
\breg|ro1~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~492_combout\ = (\breg|ro1~491_combout\ & (((\breg|XREGS[29][3]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~491_combout\ & (\breg|XREGS[21][3]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][3]~regout\,
	datab => \breg|XREGS[29][3]~regout\,
	datac => \breg|ro1~491_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~492_combout\);

-- Location: LCFF_X60_Y37_N11
\breg|XREGS[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][3]~regout\);

-- Location: LCCOMB_X60_Y37_N10
\breg|ro1~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~493_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[18][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~493_combout\);

-- Location: LCFF_X62_Y39_N3
\breg|XREGS[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][3]~regout\);

-- Location: LCCOMB_X62_Y39_N4
\breg|ro1~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~494_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~493_combout\ & (\breg|XREGS[30][3]~regout\)) # (!\breg|ro1~493_combout\ & ((\breg|XREGS[26][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|ro1~493_combout\,
	datad => \breg|XREGS[26][3]~regout\,
	combout => \breg|ro1~494_combout\);

-- Location: LCCOMB_X62_Y42_N12
\breg|ro1~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~497_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|ro1~494_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~496_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~496_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~494_combout\,
	combout => \breg|ro1~497_combout\);

-- Location: LCCOMB_X62_Y42_N6
\breg|ro1~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~500_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~497_combout\ & (\breg|ro1~499_combout\)) # (!\breg|ro1~497_combout\ & ((\breg|ro1~492_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~499_combout\,
	datab => \breg|ro1~492_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~497_combout\,
	combout => \breg|ro1~500_combout\);

-- Location: LCCOMB_X61_Y39_N4
\breg|ro1~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~505_combout\ = (\breg|ro1[29]~13_combout\ & (\breg|ro1[29]~10_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & ((\breg|ro1~500_combout\))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~504_combout\,
	datad => \breg|ro1~500_combout\,
	combout => \breg|ro1~505_combout\);

-- Location: LCCOMB_X57_Y36_N18
\breg|XREGS[11][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[11][3]~feeder_combout\);

-- Location: LCFF_X57_Y36_N19
\breg|XREGS[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][3]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][3]~regout\);

-- Location: LCFF_X62_Y35_N29
\breg|XREGS[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][3]~regout\);

-- Location: LCCOMB_X62_Y35_N10
\breg|ro1~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~489_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|XREGS[9][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][3]~regout\,
	datad => \breg|XREGS[8][3]~regout\,
	combout => \breg|ro1~489_combout\);

-- Location: LCCOMB_X62_Y35_N8
\breg|ro1~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~490_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~489_combout\ & ((\breg|XREGS[11][3]~regout\))) # (!\breg|ro1~489_combout\ & (\breg|XREGS[10][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][3]~regout\,
	datad => \breg|ro1~489_combout\,
	combout => \breg|ro1~490_combout\);

-- Location: LCFF_X56_Y35_N7
\breg|XREGS[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][3]~regout\);

-- Location: LCCOMB_X61_Y37_N24
\breg|ro1~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~506_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[12][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~506_combout\);

-- Location: LCCOMB_X61_Y39_N26
\breg|XREGS[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[13][3]~feeder_combout\);

-- Location: LCFF_X61_Y39_N27
\breg|XREGS[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][3]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][3]~regout\);

-- Location: LCCOMB_X61_Y37_N2
\breg|ro1~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~507_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~506_combout\ & (\breg|XREGS[15][3]~regout\)) # (!\breg|ro1~506_combout\ & ((\breg|XREGS[13][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~506_combout\,
	datad => \breg|XREGS[13][3]~regout\,
	combout => \breg|ro1~507_combout\);

-- Location: LCCOMB_X61_Y39_N30
\breg|ro1~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~508_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~505_combout\ & ((\breg|ro1~507_combout\))) # (!\breg|ro1~505_combout\ & (\breg|ro1~490_combout\)))) # (!\breg|ro1[29]~13_combout\ & (\breg|ro1~505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~505_combout\,
	datac => \breg|ro1~490_combout\,
	datad => \breg|ro1~507_combout\,
	combout => \breg|ro1~508_combout\);

-- Location: LCCOMB_X61_Y39_N18
\breg|ro1~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~509_combout\ = (\contr|Mux10~1_combout\ & ((\Mux28~1_combout\) # ((\breg|ro1~508_combout\ & !\breg|ro1~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro1~508_combout\ & (!\breg|ro1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~508_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux28~1_combout\,
	combout => \breg|ro1~509_combout\);

-- Location: LCFF_X61_Y39_N19
\breg|ro1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(3));

-- Location: LCCOMB_X52_Y36_N28
\ula|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~18_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(2))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(2),
	datac => \breg|ro1\(3),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X52_Y36_N30
\ula|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~24_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~18_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~18_combout\,
	combout => \ula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X52_Y36_N0
\ula|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~25_combout\ = (\ulaB[2]~19_combout\ & (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~12_combout\))) # (!\ulaB[2]~19_combout\ & (((\ula|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~12_combout\,
	datad => \ula|ShiftLeft0~24_combout\,
	combout => \ula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X54_Y34_N2
\breg|ro1~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~383_combout\ = (\breg|ro1~382_combout\ & (((\contr|Mux10~1_combout\ & \Mux19~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~382_combout\ & (\contr|Mux10~1_combout\ & ((\Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~382_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux19~1_combout\,
	combout => \breg|ro1~383_combout\);

-- Location: LCFF_X54_Y34_N3
\breg|ro1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(12));

-- Location: LCCOMB_X49_Y36_N18
\ula|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~48_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(12)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datac => \breg|ro1\(12),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X50_Y36_N20
\ula|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~49_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~42_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~42_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftLeft0~48_combout\,
	combout => \ula|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X50_Y36_N10
\ula|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~0_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~37_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~49_combout\,
	datad => \ula|ShiftLeft0~37_combout\,
	combout => \ula|Selector10~0_combout\);

-- Location: LCCOMB_X50_Y37_N26
\ula|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~50_combout\ = (\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~25_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~25_combout\,
	datad => \ula|Selector10~0_combout\,
	combout => \ula|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X54_Y41_N30
\ula|Selector18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~5_combout\ = (\ula|Selector17~1_combout\ & ((\ula|Selector18~12_combout\) # ((\ula|Selector16~0_combout\ & \ula|ShiftLeft0~50_combout\)))) # (!\ula|Selector17~1_combout\ & (((\ula|Selector16~0_combout\ & \ula|ShiftLeft0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~1_combout\,
	datab => \ula|Selector18~12_combout\,
	datac => \ula|Selector16~0_combout\,
	datad => \ula|ShiftLeft0~50_combout\,
	combout => \ula|Selector18~5_combout\);

-- Location: LCFF_X50_Y44_N7
\breg|XREGS[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][16]~regout\);

-- Location: LCCOMB_X47_Y44_N6
\breg|XREGS[12][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[12][16]~feeder_combout\);

-- Location: LCFF_X47_Y44_N7
\breg|XREGS[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][16]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][16]~regout\);

-- Location: LCCOMB_X47_Y44_N4
\breg|ro2~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~191_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][16]~regout\,
	combout => \breg|ro2~191_combout\);

-- Location: LCCOMB_X50_Y44_N6
\breg|ro2~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~192_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~191_combout\ & (\breg|XREGS[15][16]~regout\)) # (!\breg|ro2~191_combout\ & ((\breg|XREGS[14][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[14][16]~regout\,
	datad => \breg|ro2~191_combout\,
	combout => \breg|ro2~192_combout\);

-- Location: LCFF_X56_Y44_N23
\breg|XREGS[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][16]~regout\);

-- Location: LCFF_X51_Y44_N7
\breg|XREGS[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][16]~regout\);

-- Location: LCCOMB_X51_Y44_N6
\breg|ro2~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~178_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~178_combout\);

-- Location: LCCOMB_X56_Y44_N22
\breg|ro2~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~179_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~178_combout\ & ((\breg|XREGS[29][16]~regout\))) # (!\breg|ro2~178_combout\ & (\breg|XREGS[21][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][16]~regout\,
	datad => \breg|ro2~178_combout\,
	combout => \breg|ro2~179_combout\);

-- Location: LCFF_X51_Y47_N9
\breg|XREGS[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][16]~regout\);

-- Location: LCFF_X51_Y47_N27
\breg|XREGS[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][16]~regout\);

-- Location: LCCOMB_X51_Y47_N8
\breg|ro2~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~181_combout\ = (\breg|ro2~180_combout\ & (((\breg|XREGS[28][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~180_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[20][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~180_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][16]~regout\,
	datad => \breg|XREGS[20][16]~regout\,
	combout => \breg|ro2~181_combout\);

-- Location: LCCOMB_X50_Y47_N20
\breg|ro2~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~182_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~179_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~179_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~181_combout\,
	combout => \breg|ro2~182_combout\);

-- Location: LCCOMB_X59_Y39_N26
\breg|XREGS[30][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[30][16]~feeder_combout\);

-- Location: LCFF_X59_Y39_N27
\breg|XREGS[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][16]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][16]~regout\);

-- Location: LCFF_X54_Y43_N3
\breg|XREGS[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][16]~regout\);

-- Location: LCFF_X54_Y43_N13
\breg|XREGS[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][16]~regout\);

-- Location: LCCOMB_X54_Y43_N12
\breg|ro2~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~176_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[22][16]~regout\,
	datac => \breg|XREGS[18][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~176_combout\);

-- Location: LCCOMB_X59_Y39_N12
\breg|ro2~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~177_combout\ = (\breg|ro2~176_combout\ & (((\breg|XREGS[30][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~176_combout\ & (\breg|XREGS[26][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][16]~regout\,
	datab => \breg|XREGS[30][16]~regout\,
	datac => \breg|ro2~176_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~177_combout\);

-- Location: LCCOMB_X47_Y44_N26
\breg|ro2~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~185_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~182_combout\ & (\breg|ro2~184_combout\)) # (!\breg|ro2~182_combout\ & ((\breg|ro2~177_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~184_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~182_combout\,
	datad => \breg|ro2~177_combout\,
	combout => \breg|ro2~185_combout\);

-- Location: LCCOMB_X47_Y44_N28
\breg|ro2~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~190_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~185_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~189_combout\,
	datab => \breg|ro2~185_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~190_combout\);

-- Location: LCCOMB_X47_Y44_N22
\breg|ro2~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~193_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~190_combout\ & ((\breg|ro2~192_combout\))) # (!\breg|ro2~190_combout\ & (\breg|ro2~175_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~175_combout\,
	datab => \breg|ro2~192_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~190_combout\,
	combout => \breg|ro2~193_combout\);

-- Location: LCCOMB_X47_Y42_N28
\breg|ro2~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~194_combout\ = (\contr|Mux10~1_combout\ & ((\Mux15~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~193_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & (\breg|ro2~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \breg|ro2~193_combout\,
	datad => \Mux15~1_combout\,
	combout => \breg|ro2~194_combout\);

-- Location: LCFF_X47_Y42_N29
\breg|ro2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(16));

-- Location: LCCOMB_X48_Y43_N24
\breg|ro2~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~173_combout\ = (\breg|ro2~172_combout\ & (((\contr|Mux10~1_combout\ & \Mux13~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~172_combout\ & (\contr|Mux10~1_combout\ & ((\Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~172_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux13~1_combout\,
	combout => \breg|ro2~173_combout\);

-- Location: LCFF_X48_Y43_N25
\breg|ro2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(18));

-- Location: LCFF_X52_Y45_N25
\breg|XREGS[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][20]~regout\);

-- Location: LCFF_X54_Y44_N31
\breg|XREGS[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][20]~regout\);

-- Location: LCFF_X50_Y44_N3
\breg|XREGS[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][20]~regout\);

-- Location: LCCOMB_X50_Y44_N2
\breg|ro2~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~128_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[12][20]~regout\,
	datac => \breg|XREGS[14][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~128_combout\);

-- Location: LCCOMB_X48_Y45_N18
\breg|ro2~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~129_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~128_combout\ & ((\breg|XREGS[15][20]~regout\))) # (!\breg|ro2~128_combout\ & (\breg|XREGS[13][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[15][20]~regout\,
	datad => \breg|ro2~128_combout\,
	combout => \breg|ro2~129_combout\);

-- Location: LCFF_X57_Y41_N29
\breg|XREGS[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][20]~regout\);

-- Location: LCFF_X51_Y44_N15
\breg|XREGS[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][20]~regout\);

-- Location: LCFF_X51_Y44_N9
\breg|XREGS[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][20]~regout\);

-- Location: LCCOMB_X51_Y44_N14
\breg|ro2~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~111_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][20]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][20]~regout\,
	datad => \breg|XREGS[17][20]~regout\,
	combout => \breg|ro2~111_combout\);

-- Location: LCCOMB_X57_Y41_N28
\breg|ro2~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~112_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~111_combout\ & (\breg|XREGS[29][20]~regout\)) # (!\breg|ro2~111_combout\ & ((\breg|XREGS[21][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][20]~regout\,
	datad => \breg|ro2~111_combout\,
	combout => \breg|ro2~112_combout\);

-- Location: LCFF_X50_Y43_N3
\breg|XREGS[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][20]~regout\);

-- Location: LCFF_X49_Y43_N23
\breg|XREGS[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][20]~regout\);

-- Location: LCCOMB_X49_Y43_N22
\breg|ro2~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~113_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~113_combout\);

-- Location: LCCOMB_X50_Y43_N2
\breg|ro2~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~114_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~113_combout\ & ((\breg|XREGS[30][20]~regout\))) # (!\breg|ro2~113_combout\ & (\breg|XREGS[26][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][20]~regout\,
	datad => \breg|ro2~113_combout\,
	combout => \breg|ro2~114_combout\);

-- Location: LCFF_X51_Y47_N21
\breg|XREGS[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][20]~regout\);

-- Location: LCFF_X50_Y45_N29
\breg|XREGS[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][20]~regout\);

-- Location: LCFF_X50_Y45_N3
\breg|XREGS[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][20]~regout\);

-- Location: LCCOMB_X50_Y45_N2
\breg|ro2~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~115_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][20]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][20]~regout\,
	datac => \breg|XREGS[16][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~115_combout\);

-- Location: LCCOMB_X51_Y47_N20
\breg|ro2~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~116_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~115_combout\ & (\breg|XREGS[28][20]~regout\)) # (!\breg|ro2~115_combout\ & ((\breg|XREGS[20][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][20]~regout\,
	datad => \breg|ro2~115_combout\,
	combout => \breg|ro2~116_combout\);

-- Location: LCCOMB_X50_Y47_N26
\breg|ro2~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~117_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~114_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~114_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~116_combout\,
	combout => \breg|ro2~117_combout\);

-- Location: LCCOMB_X48_Y45_N20
\breg|ro2~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~120_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~117_combout\ & (\breg|ro2~119_combout\)) # (!\breg|ro2~117_combout\ & ((\breg|ro2~112_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~119_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~112_combout\,
	datad => \breg|ro2~117_combout\,
	combout => \breg|ro2~120_combout\);

-- Location: LCFF_X59_Y38_N17
\breg|XREGS[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][20]~regout\);

-- Location: LCFF_X59_Y38_N15
\breg|XREGS[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][20]~regout\);

-- Location: LCCOMB_X59_Y38_N16
\breg|ro2~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~125_combout\ = (\breg|ro2[18]~17_combout\ & (\breg|ro2[18]~14_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|ro2[18]~14_combout\ & (\breg|XREGS[2][20]~regout\)) # (!\breg|ro2[18]~14_combout\ & ((\breg|XREGS[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][20]~regout\,
	datad => \breg|XREGS[1][20]~regout\,
	combout => \breg|ro2~125_combout\);

-- Location: LCFF_X50_Y46_N15
\breg|XREGS[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][20]~regout\);

-- Location: LCFF_X50_Y38_N7
\breg|XREGS[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux11~1_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][20]~regout\);

-- Location: LCCOMB_X50_Y46_N24
\breg|ro2~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~124_combout\ = (\breg|ro2~123_combout\ & (((\breg|XREGS[7][20]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~123_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~123_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][20]~regout\,
	datad => \breg|XREGS[5][20]~regout\,
	combout => \breg|ro2~124_combout\);

-- Location: LCCOMB_X51_Y46_N16
\breg|ro2~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~126_combout\ = (\breg|ro2~125_combout\ & ((\breg|XREGS[3][20]~regout\) # ((!\breg|ro2[18]~17_combout\)))) # (!\breg|ro2~125_combout\ & (((\breg|ro2[18]~17_combout\ & \breg|ro2~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][20]~regout\,
	datab => \breg|ro2~125_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~124_combout\,
	combout => \breg|ro2~126_combout\);

-- Location: LCCOMB_X48_Y45_N26
\breg|ro2~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~127_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~122_combout\) # ((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~126_combout\ & !\breg|ro2[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~122_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~126_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~127_combout\);

-- Location: LCCOMB_X48_Y45_N0
\breg|ro2~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~130_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~127_combout\ & (\breg|ro2~129_combout\)) # (!\breg|ro2~127_combout\ & ((\breg|ro2~120_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~129_combout\,
	datac => \breg|ro2~120_combout\,
	datad => \breg|ro2~127_combout\,
	combout => \breg|ro2~130_combout\);

-- Location: LCCOMB_X48_Y45_N16
\breg|ro2~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~131_combout\ = (\contr|Mux10~1_combout\ & ((\Mux11~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~130_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & ((\breg|ro2~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \Mux11~1_combout\,
	datad => \breg|ro2~130_combout\,
	combout => \breg|ro2~131_combout\);

-- Location: LCFF_X48_Y45_N17
\breg|ro2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(20));

-- Location: LCFF_X50_Y44_N29
\breg|XREGS[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][21]~regout\);

-- Location: LCCOMB_X50_Y44_N28
\breg|ro2~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~107_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[13][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~107_combout\);

-- Location: LCFF_X50_Y44_N19
\breg|XREGS[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][21]~regout\);

-- Location: LCCOMB_X50_Y44_N18
\breg|ro2~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~108_combout\ = (\breg|ro2~107_combout\ & ((\breg|XREGS[15][21]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~107_combout\ & (((\breg|XREGS[14][21]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][21]~regout\,
	datab => \breg|ro2~107_combout\,
	datac => \breg|XREGS[14][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~108_combout\);

-- Location: LCFF_X49_Y43_N11
\breg|XREGS[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][21]~regout\);

-- Location: LCFF_X49_Y43_N29
\breg|XREGS[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][21]~regout\);

-- Location: LCCOMB_X49_Y43_N28
\breg|ro2~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~92_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][21]~regout\,
	datac => \breg|XREGS[22][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~92_combout\);

-- Location: LCFF_X50_Y43_N19
\breg|XREGS[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][21]~regout\);

-- Location: LCFF_X50_Y43_N29
\breg|XREGS[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][21]~regout\);

-- Location: LCCOMB_X50_Y43_N18
\breg|ro2~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~93_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~92_combout\ & (\breg|XREGS[30][21]~regout\)) # (!\breg|ro2~92_combout\ & ((\breg|XREGS[26][21]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (\breg|ro2~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|ro2~92_combout\,
	datac => \breg|XREGS[30][21]~regout\,
	datad => \breg|XREGS[26][21]~regout\,
	combout => \breg|ro2~93_combout\);

-- Location: LCFF_X57_Y41_N17
\breg|XREGS[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][21]~regout\);

-- Location: LCFF_X57_Y41_N3
\breg|XREGS[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][21]~regout\);

-- Location: LCCOMB_X57_Y41_N16
\breg|ro2~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~95_combout\ = (\breg|ro2~94_combout\ & (((\breg|XREGS[29][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~94_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[21][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~94_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][21]~regout\,
	datad => \breg|XREGS[29][21]~regout\,
	combout => \breg|ro2~95_combout\);

-- Location: LCCOMB_X58_Y37_N0
\breg|ro2~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~98_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|ro2~95_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~97_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~95_combout\,
	combout => \breg|ro2~98_combout\);

-- Location: LCCOMB_X49_Y44_N22
\breg|XREGS[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[31][21]~feeder_combout\);

-- Location: LCFF_X49_Y44_N23
\breg|XREGS[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][21]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][21]~regout\);

-- Location: LCCOMB_X49_Y44_N16
\breg|XREGS[27][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[27][21]~feeder_combout\);

-- Location: LCFF_X49_Y44_N17
\breg|XREGS[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][21]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][21]~regout\);

-- Location: LCCOMB_X49_Y44_N20
\breg|ro2~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~100_combout\ = (\breg|ro2~99_combout\ & ((\breg|XREGS[31][21]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~99_combout\ & (((\breg|XREGS[27][21]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~99_combout\,
	datab => \breg|XREGS[31][21]~regout\,
	datac => \breg|XREGS[27][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~100_combout\);

-- Location: LCCOMB_X62_Y38_N4
\breg|ro2~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~101_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~98_combout\ & ((\breg|ro2~100_combout\))) # (!\breg|ro2~98_combout\ & (\breg|ro2~93_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~93_combout\,
	datac => \breg|ro2~98_combout\,
	datad => \breg|ro2~100_combout\,
	combout => \breg|ro2~101_combout\);

-- Location: LCFF_X58_Y36_N19
\breg|XREGS[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][21]~regout\);

-- Location: LCFF_X53_Y40_N9
\breg|XREGS[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][21]~regout\);

-- Location: LCCOMB_X59_Y36_N28
\breg|XREGS[5][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[5][21]~feeder_combout\);

-- Location: LCFF_X59_Y36_N29
\breg|XREGS[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][21]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][21]~regout\);

-- Location: LCFF_X58_Y36_N9
\breg|XREGS[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][21]~regout\);

-- Location: LCCOMB_X58_Y36_N8
\breg|ro2~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~102_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][21]~regout\,
	datac => \breg|XREGS[4][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~102_combout\);

-- Location: LCCOMB_X58_Y36_N0
\breg|ro2~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~103_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~102_combout\ & (\breg|XREGS[7][21]~regout\)) # (!\breg|ro2~102_combout\ & ((\breg|XREGS[6][21]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][21]~regout\,
	datac => \breg|XREGS[6][21]~regout\,
	datad => \breg|ro2~102_combout\,
	combout => \breg|ro2~103_combout\);

-- Location: LCCOMB_X59_Y37_N18
\breg|ro2~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~104_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & ((\breg|ro2~103_combout\))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][21]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|ro2~103_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~104_combout\);

-- Location: LCFF_X59_Y37_N27
\breg|XREGS[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][21]~regout\);

-- Location: LCCOMB_X59_Y37_N0
\breg|ro2~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~105_combout\ = (\breg|ro2~104_combout\ & ((\breg|XREGS[3][21]~regout\) # ((!\breg|ro2[18]~14_combout\)))) # (!\breg|ro2~104_combout\ & (((\breg|ro2[18]~14_combout\ & \breg|XREGS[2][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][21]~regout\,
	datab => \breg|ro2~104_combout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|XREGS[2][21]~regout\,
	combout => \breg|ro2~105_combout\);

-- Location: LCCOMB_X62_Y38_N2
\breg|ro2~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~106_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\) # ((\breg|ro2~101_combout\)))) # (!\breg|ro2[18]~13_combout\ & (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~101_combout\,
	datad => \breg|ro2~105_combout\,
	combout => \breg|ro2~106_combout\);

-- Location: LCCOMB_X62_Y38_N16
\breg|ro2~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~109_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~106_combout\ & ((\breg|ro2~108_combout\))) # (!\breg|ro2~106_combout\ & (\breg|ro2~91_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~91_combout\,
	datab => \breg|ro2~108_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~106_combout\,
	combout => \breg|ro2~109_combout\);

-- Location: LCCOMB_X50_Y37_N24
\breg|ro2~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~110_combout\ = (\breg|ro2~25_combout\ & (((\Mux10~1_combout\ & \contr|Mux10~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~109_combout\) # ((\Mux10~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~109_combout\,
	datac => \Mux10~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro2~110_combout\);

-- Location: LCFF_X50_Y37_N25
\breg|ro2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(21));

-- Location: LCCOMB_X49_Y34_N10
\PCmais4[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[22]~40_combout\ = (PC(22) & (\PCmais4[21]~39\ $ (GND))) # (!PC(22) & (!\PCmais4[21]~39\ & VCC))
-- \PCmais4[22]~41\ = CARRY((PC(22) & !\PCmais4[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(22),
	datad => VCC,
	cin => \PCmais4[21]~39\,
	combout => \PCmais4[22]~40_combout\,
	cout => \PCmais4[22]~41\);

-- Location: LCCOMB_X52_Y43_N8
\ula|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~39_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(9))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \breg|ro1\(10),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X52_Y43_N14
\ula|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~40_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~33_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~33_combout\,
	datab => \ula|ShiftLeft0~39_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~40_combout\);

-- Location: LCFF_X60_Y40_N13
\breg|XREGS[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][13]~regout\);

-- Location: LCFF_X58_Y41_N27
\breg|XREGS[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][13]~regout\);

-- Location: LCCOMB_X58_Y35_N0
\breg|ro1~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~312_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][13]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[4][13]~regout\,
	datac => \breg|XREGS[6][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~312_combout\);

-- Location: LCFF_X58_Y41_N21
\breg|XREGS[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][13]~regout\);

-- Location: LCCOMB_X59_Y42_N22
\breg|ro1~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~313_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~312_combout\ & (\breg|XREGS[7][13]~regout\)) # (!\breg|ro1~312_combout\ & ((\breg|XREGS[5][13]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~312_combout\,
	datad => \breg|XREGS[5][13]~regout\,
	combout => \breg|ro1~313_combout\);

-- Location: LCCOMB_X59_Y42_N24
\breg|ro1~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~314_combout\ = (\breg|ro1[29]~16_combout\ & (((\breg|ro1[29]~17_combout\) # (\breg|ro1~313_combout\)))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][13]~regout\ & (!\breg|ro1[29]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][13]~regout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1~313_combout\,
	combout => \breg|ro1~314_combout\);

-- Location: LCFF_X59_Y42_N17
\breg|XREGS[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][13]~regout\);

-- Location: LCCOMB_X59_Y42_N18
\breg|ro1~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~315_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~314_combout\ & ((\breg|XREGS[3][13]~regout\))) # (!\breg|ro1~314_combout\ & (\breg|XREGS[2][13]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][13]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|ro1~314_combout\,
	datad => \breg|XREGS[3][13]~regout\,
	combout => \breg|ro1~315_combout\);

-- Location: LCCOMB_X58_Y46_N30
\breg|ro1~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~316_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~311_combout\) # ((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((!\breg|ro1[29]~13_combout\ & \breg|ro1~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~311_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~315_combout\,
	combout => \breg|ro1~316_combout\);

-- Location: LCFF_X56_Y45_N5
\breg|XREGS[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][13]~regout\);

-- Location: LCCOMB_X57_Y42_N0
\breg|XREGS[11][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[11][13]~feeder_combout\);

-- Location: LCFF_X57_Y42_N1
\breg|XREGS[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][13]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][13]~regout\);

-- Location: LCCOMB_X57_Y42_N2
\breg|ro1~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~301_combout\ = (\breg|ro1~300_combout\ & (((\breg|XREGS[11][13]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~300_combout\ & (\breg|XREGS[10][13]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~300_combout\,
	datab => \breg|XREGS[10][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[11][13]~regout\,
	combout => \breg|ro1~301_combout\);

-- Location: LCCOMB_X58_Y46_N4
\breg|ro1~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~319_combout\ = (\breg|ro1~316_combout\ & ((\breg|ro1~318_combout\) # ((!\breg|ro1[29]~13_combout\)))) # (!\breg|ro1~316_combout\ & (((\breg|ro1[29]~13_combout\ & \breg|ro1~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~318_combout\,
	datab => \breg|ro1~316_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~301_combout\,
	combout => \breg|ro1~319_combout\);

-- Location: LCCOMB_X56_Y46_N20
\breg|ro1~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~320_combout\ = (\breg|ro1~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux18~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~319_combout\) # ((\contr|Mux10~1_combout\ & \Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~319_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux18~1_combout\,
	combout => \breg|ro1~320_combout\);

-- Location: LCFF_X56_Y46_N21
\breg|ro1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(13));

-- Location: LCCOMB_X52_Y44_N16
\ula|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~51_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(13)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datac => \breg|ro1\(13),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X52_Y43_N22
\ula|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~52_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~45_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~45_combout\,
	datac => \ula|ShiftLeft0~51_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X52_Y43_N20
\ula|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~0_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~40_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~40_combout\,
	datad => \ula|ShiftLeft0~52_combout\,
	combout => \ula|Selector9~0_combout\);

-- Location: LCFF_X51_Y44_N3
\breg|XREGS[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][22]~regout\);

-- Location: LCFF_X51_Y44_N25
\breg|XREGS[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][22]~regout\);

-- Location: LCCOMB_X51_Y44_N24
\breg|ro1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~71_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][22]~regout\,
	datac => \breg|XREGS[17][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~71_combout\);

-- Location: LCFF_X57_Y41_N9
\breg|XREGS[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][22]~regout\);

-- Location: LCCOMB_X57_Y41_N8
\breg|ro1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~72_combout\ = (\breg|ro1~71_combout\ & ((\breg|XREGS[29][22]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~71_combout\ & (((\breg|XREGS[21][22]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][22]~regout\,
	datab => \breg|ro1~71_combout\,
	datac => \breg|XREGS[21][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~72_combout\);

-- Location: LCFF_X51_Y47_N7
\breg|XREGS[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][22]~regout\);

-- Location: LCFF_X51_Y47_N29
\breg|XREGS[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][22]~regout\);

-- Location: LCCOMB_X51_Y47_N6
\breg|ro1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~74_combout\ = (\breg|ro1~73_combout\ & (((\breg|XREGS[28][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|ro1~73_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[20][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~73_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][22]~regout\,
	datad => \breg|XREGS[20][22]~regout\,
	combout => \breg|ro1~74_combout\);

-- Location: LCCOMB_X52_Y45_N18
\breg|ro1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~75_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~72_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~72_combout\,
	datac => \breg|ro1~74_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~75_combout\);

-- Location: LCFF_X58_Y42_N23
\breg|XREGS[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][22]~regout\);

-- Location: LCFF_X49_Y41_N27
\breg|XREGS[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][22]~regout\);

-- Location: LCCOMB_X49_Y41_N26
\breg|ro1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~76_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~76_combout\);

-- Location: LCCOMB_X58_Y42_N22
\breg|ro1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~77_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~76_combout\ & ((\breg|XREGS[31][22]~regout\))) # (!\breg|ro1~76_combout\ & (\breg|XREGS[27][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][22]~regout\,
	datad => \breg|ro1~76_combout\,
	combout => \breg|ro1~77_combout\);

-- Location: LCCOMB_X52_Y45_N0
\breg|ro1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~78_combout\ = (\breg|ro1~75_combout\ & (((\breg|ro1~77_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~75_combout\ & (\breg|ro1~70_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~70_combout\,
	datab => \breg|ro1~75_combout\,
	datac => \breg|ro1~77_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~78_combout\);

-- Location: LCCOMB_X52_Y45_N22
\breg|XREGS[15][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[15][22]~feeder_combout\);

-- Location: LCFF_X52_Y45_N23
\breg|XREGS[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][22]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][22]~regout\);

-- Location: LCCOMB_X52_Y45_N4
\breg|ro1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~87_combout\ = (\breg|ro1~86_combout\ & ((\breg|XREGS[15][22]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~86_combout\ & (((\breg|XREGS[14][22]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~86_combout\,
	datab => \breg|XREGS[15][22]~regout\,
	datac => \breg|XREGS[14][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~87_combout\);

-- Location: LCFF_X49_Y45_N19
\breg|XREGS[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][22]~regout\);

-- Location: LCFF_X49_Y45_N1
\breg|XREGS[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][22]~regout\);

-- Location: LCFF_X51_Y45_N5
\breg|XREGS[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][22]~regout\);

-- Location: LCCOMB_X57_Y45_N24
\breg|XREGS[10][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[10][22]~feeder_combout\);

-- Location: LCFF_X57_Y45_N25
\breg|XREGS[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][22]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][22]~regout\);

-- Location: LCCOMB_X51_Y45_N4
\breg|ro1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~79_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|XREGS[10][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][22]~regout\,
	datad => \breg|XREGS[10][22]~regout\,
	combout => \breg|ro1~79_combout\);

-- Location: LCCOMB_X49_Y45_N0
\breg|ro1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~80_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~79_combout\ & ((\breg|XREGS[11][22]~regout\))) # (!\breg|ro1~79_combout\ & (\breg|XREGS[9][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[9][22]~regout\,
	datac => \breg|XREGS[11][22]~regout\,
	datad => \breg|ro1~79_combout\,
	combout => \breg|ro1~80_combout\);

-- Location: LCFF_X51_Y45_N19
\breg|XREGS[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][22]~regout\);

-- Location: LCCOMB_X50_Y46_N30
\breg|ro1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~81_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # (\breg|XREGS[5][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][22]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[5][22]~regout\,
	combout => \breg|ro1~81_combout\);

-- Location: LCFF_X50_Y46_N5
\breg|XREGS[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][22]~regout\);

-- Location: LCCOMB_X51_Y46_N28
\breg|XREGS[6][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[6][22]~feeder_combout\);

-- Location: LCFF_X51_Y46_N29
\breg|XREGS[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][22]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][22]~regout\);

-- Location: LCCOMB_X50_Y46_N4
\breg|ro1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~82_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~81_combout\ & (\breg|XREGS[7][22]~regout\)) # (!\breg|ro1~81_combout\ & ((\breg|XREGS[6][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|ro1~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~81_combout\,
	datac => \breg|XREGS[7][22]~regout\,
	datad => \breg|XREGS[6][22]~regout\,
	combout => \breg|ro1~82_combout\);

-- Location: LCFF_X59_Y38_N3
\breg|XREGS[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][22]~regout\);

-- Location: LCFF_X59_Y38_N1
\breg|XREGS[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][22]~regout\);

-- Location: LCCOMB_X59_Y38_N2
\breg|ro1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~83_combout\ = (\breg|ro1[29]~16_combout\ & (\breg|ro1[29]~17_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][22]~regout\))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[1][22]~regout\,
	datad => \breg|XREGS[2][22]~regout\,
	combout => \breg|ro1~83_combout\);

-- Location: LCCOMB_X51_Y46_N10
\breg|XREGS[3][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[3][22]~feeder_combout\);

-- Location: LCFF_X51_Y46_N11
\breg|XREGS[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][22]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][22]~regout\);

-- Location: LCCOMB_X51_Y46_N12
\breg|ro1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~84_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~83_combout\ & ((\breg|XREGS[3][22]~regout\))) # (!\breg|ro1~83_combout\ & (\breg|ro1~82_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1~82_combout\,
	datac => \breg|ro1~83_combout\,
	datad => \breg|XREGS[3][22]~regout\,
	combout => \breg|ro1~84_combout\);

-- Location: LCCOMB_X52_Y45_N30
\breg|ro1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~85_combout\ = (\breg|ro1[29]~10_combout\ & (\breg|ro1[29]~13_combout\)) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & (\breg|ro1~80_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~80_combout\,
	datad => \breg|ro1~84_combout\,
	combout => \breg|ro1~85_combout\);

-- Location: LCCOMB_X52_Y45_N14
\breg|ro1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~88_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~85_combout\ & ((\breg|ro1~87_combout\))) # (!\breg|ro1~85_combout\ & (\breg|ro1~78_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1~78_combout\,
	datac => \breg|ro1~87_combout\,
	datad => \breg|ro1~85_combout\,
	combout => \breg|ro1~88_combout\);

-- Location: LCCOMB_X52_Y45_N8
\breg|ro1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~89_combout\ = (\contr|Mux10~1_combout\ & ((\Mux9~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~88_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & (\breg|ro1~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \breg|ro1~88_combout\,
	datad => \Mux9~1_combout\,
	combout => \breg|ro1~89_combout\);

-- Location: LCFF_X52_Y45_N9
\breg|ro1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(22));

-- Location: LCCOMB_X51_Y41_N30
\ulaB[22]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[22]~34_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \ulaB[22]~34_combout\);

-- Location: LCCOMB_X51_Y41_N8
\ulaB[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[22]~35_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[22]~34_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \breg|ro2\(22),
	datad => \ulaB[22]~34_combout\,
	combout => \ulaB[22]~35_combout\);

-- Location: LCCOMB_X51_Y41_N14
\ula|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|ro1\(22)) # (\ulaB[22]~35_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(22) $ (\ulaB[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|ro1\(22),
	datac => \ulaB[22]~35_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector9~3_combout\);

-- Location: LCCOMB_X51_Y39_N24
\ula|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~0_combout\ = (\ula|Selector0~0_combout\ & (!\ula|Selector21~0_combout\ & ((!\ula|ShiftRight1~52_combout\) # (!\ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector21~0_combout\,
	datad => \ula|ShiftRight1~52_combout\,
	combout => \ula|Selector14~0_combout\);

-- Location: LCCOMB_X49_Y40_N2
\ulaB[20]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[20]~30_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & \gerador_imm|Mux6~1_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \ulaB[20]~30_combout\);

-- Location: LCCOMB_X49_Y40_N0
\ulaB[20]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[20]~31_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[20]~30_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(20),
	datab => \contr|Mux7~1_combout\,
	datad => \ulaB[20]~30_combout\,
	combout => \ulaB[20]~31_combout\);

-- Location: LCCOMB_X51_Y43_N26
\gerador_imm|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector11~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(19) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector11~2_combout\);

-- Location: LCCOMB_X51_Y43_N0
\ulaB[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[19]~0_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector11~2_combout\) # ((\gerador_imm|Selector11~3_combout\)))) # (!\contr|Mux7~1_combout\ & (((\breg|ro2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector11~2_combout\,
	datac => \breg|ro2\(19),
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \ulaB[19]~0_combout\);

-- Location: LCCOMB_X48_Y40_N24
\gerador_imm|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector13~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector13~2_combout\);

-- Location: LCCOMB_X48_Y40_N30
\ulaB[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[17]~15_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector11~3_combout\) # (\gerador_imm|Selector13~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(17),
	datab => \gerador_imm|Selector11~3_combout\,
	datac => \gerador_imm|Selector13~2_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ulaB[17]~15_combout\);

-- Location: LCCOMB_X48_Y40_N6
\gerador_imm|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector15~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector15~2_combout\);

-- Location: LCCOMB_X48_Y40_N20
\ulaB[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[15]~3_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector11~3_combout\) # (\gerador_imm|Selector15~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(15),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Selector15~2_combout\,
	combout => \ulaB[15]~3_combout\);

-- Location: LCFF_X52_Y43_N7
\breg|XREGS[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][14]~regout\);

-- Location: LCCOMB_X58_Y45_N12
\breg|XREGS[23][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[23][14]~feeder_combout\);

-- Location: LCFF_X58_Y45_N13
\breg|XREGS[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][14]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][14]~regout\);

-- Location: LCCOMB_X58_Y45_N6
\breg|ro1~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~328_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # (\breg|XREGS[23][14]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][14]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[23][14]~regout\,
	combout => \breg|ro1~328_combout\);

-- Location: LCFF_X57_Y43_N17
\breg|XREGS[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][14]~regout\);

-- Location: LCCOMB_X57_Y43_N26
\breg|ro1~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~329_combout\ = (\breg|ro1~328_combout\ & ((\breg|XREGS[31][14]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~328_combout\ & (((\breg|XREGS[27][14]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][14]~regout\,
	datab => \breg|ro1~328_combout\,
	datac => \breg|XREGS[27][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~329_combout\);

-- Location: LCFF_X51_Y47_N1
\breg|XREGS[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][14]~regout\);

-- Location: LCFF_X51_Y47_N31
\breg|XREGS[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][14]~regout\);

-- Location: LCCOMB_X51_Y47_N30
\breg|ro1~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~326_combout\ = (\breg|ro1~325_combout\ & ((\breg|XREGS[28][14]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~325_combout\ & (((\breg|XREGS[20][14]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~325_combout\,
	datab => \breg|XREGS[28][14]~regout\,
	datac => \breg|XREGS[20][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~326_combout\);

-- Location: LCCOMB_X54_Y48_N14
\breg|XREGS[29][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[29][14]~feeder_combout\);

-- Location: LCFF_X54_Y48_N15
\breg|XREGS[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][14]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][14]~regout\);

-- Location: LCFF_X54_Y47_N27
\breg|XREGS[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][14]~regout\);

-- Location: LCCOMB_X54_Y48_N18
\breg|ro1~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~323_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~323_combout\);

-- Location: LCCOMB_X54_Y48_N4
\breg|ro1~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~324_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~323_combout\ & ((\breg|XREGS[29][14]~regout\))) # (!\breg|ro1~323_combout\ & (\breg|XREGS[21][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][14]~regout\,
	datab => \breg|XREGS[29][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~323_combout\,
	combout => \breg|ro1~324_combout\);

-- Location: LCCOMB_X52_Y47_N22
\breg|ro1~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~327_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|ro1~324_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~326_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~326_combout\,
	datad => \breg|ro1~324_combout\,
	combout => \breg|ro1~327_combout\);

-- Location: LCCOMB_X57_Y43_N4
\breg|ro1~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~330_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~327_combout\ & ((\breg|ro1~329_combout\))) # (!\breg|ro1~327_combout\ & (\breg|ro1~322_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~322_combout\,
	datab => \breg|ro1~329_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~327_combout\,
	combout => \breg|ro1~330_combout\);

-- Location: LCFF_X52_Y44_N11
\breg|XREGS[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][14]~regout\);

-- Location: LCFF_X53_Y44_N23
\breg|XREGS[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][14]~regout\);

-- Location: LCFF_X53_Y44_N29
\breg|XREGS[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][14]~regout\);

-- Location: LCCOMB_X53_Y44_N22
\breg|ro1~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~331_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|XREGS[10][14]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][14]~regout\,
	datad => \breg|XREGS[10][14]~regout\,
	combout => \breg|ro1~331_combout\);

-- Location: LCCOMB_X57_Y46_N22
\breg|ro1~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~332_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~331_combout\ & ((\breg|XREGS[11][14]~regout\))) # (!\breg|ro1~331_combout\ & (\breg|XREGS[9][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|ro1~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[9][14]~regout\,
	datac => \breg|XREGS[11][14]~regout\,
	datad => \breg|ro1~331_combout\,
	combout => \breg|ro1~332_combout\);

-- Location: LCCOMB_X61_Y39_N28
\breg|ro1~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~337_combout\ = (\breg|ro1[29]~10_combout\ & (((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & ((\breg|ro1~332_combout\))) # (!\breg|ro1[29]~13_combout\ & (\breg|ro1~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~336_combout\,
	datab => \breg|ro1~332_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1[29]~13_combout\,
	combout => \breg|ro1~337_combout\);

-- Location: LCCOMB_X61_Y39_N14
\breg|ro1~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~340_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~337_combout\ & (\breg|ro1~339_combout\)) # (!\breg|ro1~337_combout\ & ((\breg|ro1~330_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~339_combout\,
	datab => \breg|ro1~330_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~337_combout\,
	combout => \breg|ro1~340_combout\);

-- Location: LCCOMB_X61_Y39_N10
\breg|ro1~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~341_combout\ = (\contr|Mux10~1_combout\ & ((\Mux17~1_combout\) # ((\breg|ro1~340_combout\ & !\breg|ro1~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro1~340_combout\ & (!\breg|ro1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~340_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux17~1_combout\,
	combout => \breg|ro1~341_combout\);

-- Location: LCFF_X61_Y39_N11
\breg|ro1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(14));

-- Location: LCCOMB_X48_Y40_N22
\gerador_imm|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector17~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(13) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector17~2_combout\);

-- Location: LCCOMB_X48_Y40_N4
\ulaB[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[13]~5_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector11~3_combout\) # (\gerador_imm|Selector17~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(13),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Selector17~2_combout\,
	combout => \ulaB[13]~5_combout\);

-- Location: LCCOMB_X51_Y39_N18
\gerador_imm|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector19~0_combout\ = (\gerador_imm|Mux4~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & \gerador_imm|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux4~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datad => \gerador_imm|Mux3~2_combout\,
	combout => \gerador_imm|Selector19~0_combout\);

-- Location: LCCOMB_X51_Y39_N16
\gerador_imm|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux3~3_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\gerador_imm|Mux4~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \gerador_imm|Mux4~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \gerador_imm|Mux3~3_combout\);

-- Location: LCCOMB_X51_Y39_N8
\gerador_imm|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector19~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux3~3_combout\) # (\gerador_imm|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux2~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux3~3_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector19~1_combout\);

-- Location: LCCOMB_X51_Y43_N24
\ulaB[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[11]~7_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Mux5~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(11),
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \ulaB[11]~7_combout\);

-- Location: LCCOMB_X51_Y39_N22
\ulaB[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[11]~8_combout\ = (\ulaB[11]~7_combout\) # ((\contr|Mux7~1_combout\ & ((\gerador_imm|Selector19~0_combout\) # (\gerador_imm|Selector19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector19~0_combout\,
	datac => \gerador_imm|Selector19~1_combout\,
	datad => \ulaB[11]~7_combout\,
	combout => \ulaB[11]~8_combout\);

-- Location: LCCOMB_X52_Y40_N8
\gerador_imm|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector20~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(30) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux5~0_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|imm32~4_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector20~0_combout\);

-- Location: LCCOMB_X52_Y40_N18
\gerador_imm|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector20~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))) # (!\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux1~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \gerador_imm|Mux7~0_combout\,
	combout => \gerador_imm|Selector20~1_combout\);

-- Location: LCCOMB_X52_Y40_N0
\ulaB[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[10]~14_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector20~0_combout\) # ((\gerador_imm|Selector20~1_combout\)))) # (!\contr|Mux7~1_combout\ & (((\breg|ro2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector20~0_combout\,
	datac => \breg|ro2\(10),
	datad => \gerador_imm|Selector20~1_combout\,
	combout => \ulaB[10]~14_combout\);

-- Location: LCCOMB_X47_Y40_N16
\ulaB[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[8]~10_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector22~1_combout\) # (\gerador_imm|Selector22~0_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(8),
	datac => \gerador_imm|Selector22~1_combout\,
	datad => \gerador_imm|Selector22~0_combout\,
	combout => \ulaB[8]~10_combout\);

-- Location: LCCOMB_X47_Y40_N24
\gerador_imm|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector23~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(31))) # (!\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux7~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector23~1_combout\);

-- Location: LCCOMB_X47_Y40_N2
\gerador_imm|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector23~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(27) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux5~0_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux2~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|imm32~4_combout\,
	combout => \gerador_imm|Selector23~0_combout\);

-- Location: LCCOMB_X47_Y40_N10
\ulaB[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[7]~11_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector23~1_combout\) # (\gerador_imm|Selector23~0_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(7),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector23~1_combout\,
	datad => \gerador_imm|Selector23~0_combout\,
	combout => \ulaB[7]~11_combout\);

-- Location: LCCOMB_X47_Y40_N12
\ulaB[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[6]~12_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector24~0_combout\) # (\gerador_imm|Selector24~1_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(6),
	datac => \gerador_imm|Selector24~0_combout\,
	datad => \gerador_imm|Selector24~1_combout\,
	combout => \ulaB[6]~12_combout\);

-- Location: LCFF_X60_Y34_N25
\breg|XREGS[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][5]~regout\);

-- Location: LCFF_X60_Y34_N23
\breg|XREGS[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][5]~regout\);

-- Location: LCCOMB_X60_Y34_N24
\breg|ro1~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~252_combout\ = (\breg|ro1~251_combout\ & (((\breg|XREGS[3][5]~regout\)) # (!\breg|ro1[29]~17_combout\))) # (!\breg|ro1~251_combout\ & (\breg|ro1[29]~17_combout\ & (\breg|XREGS[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~251_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][5]~regout\,
	datad => \breg|XREGS[3][5]~regout\,
	combout => \breg|ro1~252_combout\);

-- Location: LCCOMB_X52_Y47_N30
\breg|XREGS[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[29][5]~feeder_combout\);

-- Location: LCFF_X52_Y47_N31
\breg|XREGS[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][5]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][5]~regout\);

-- Location: LCCOMB_X57_Y44_N24
\breg|XREGS[25][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[25][5]~feeder_combout\);

-- Location: LCFF_X57_Y44_N25
\breg|XREGS[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][5]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][5]~regout\);

-- Location: LCCOMB_X53_Y47_N16
\breg|ro1~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~239_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][5]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][5]~regout\,
	datab => \breg|XREGS[25][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~239_combout\);

-- Location: LCCOMB_X52_Y47_N8
\breg|ro1~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~240_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~239_combout\ & ((\breg|XREGS[29][5]~regout\))) # (!\breg|ro1~239_combout\ & (\breg|XREGS[21][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][5]~regout\,
	datab => \breg|XREGS[29][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~239_combout\,
	combout => \breg|ro1~240_combout\);

-- Location: LCCOMB_X57_Y47_N18
\breg|XREGS[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[28][5]~feeder_combout\);

-- Location: LCFF_X57_Y47_N19
\breg|XREGS[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][5]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][5]~regout\);

-- Location: LCFF_X56_Y42_N29
\breg|XREGS[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][5]~regout\);

-- Location: LCFF_X56_Y42_N23
\breg|XREGS[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][5]~regout\);

-- Location: LCCOMB_X56_Y42_N22
\breg|ro1~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~243_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][5]~regout\,
	datac => \breg|XREGS[16][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~243_combout\);

-- Location: LCCOMB_X57_Y47_N6
\breg|ro1~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~244_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~243_combout\ & ((\breg|XREGS[28][5]~regout\))) # (!\breg|ro1~243_combout\ & (\breg|XREGS[20][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][5]~regout\,
	datab => \breg|XREGS[28][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~243_combout\,
	combout => \breg|ro1~244_combout\);

-- Location: LCCOMB_X59_Y45_N8
\breg|ro1~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~245_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~242_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~244_combout\ & 
-- !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~242_combout\,
	datab => \breg|ro1~244_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~245_combout\);

-- Location: LCCOMB_X59_Y45_N2
\breg|ro1~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~248_combout\ = (\breg|ro1~245_combout\ & ((\breg|ro1~247_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~245_combout\ & (((\breg|ro1~240_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~247_combout\,
	datab => \breg|ro1~240_combout\,
	datac => \breg|ro1~245_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~248_combout\);

-- Location: LCCOMB_X59_Y45_N24
\breg|ro1~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~253_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~248_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & (\breg|ro1~252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~252_combout\,
	datad => \breg|ro1~248_combout\,
	combout => \breg|ro1~253_combout\);

-- Location: LCCOMB_X57_Y45_N20
\breg|XREGS[10][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[10][5]~feeder_combout\);

-- Location: LCFF_X57_Y45_N21
\breg|XREGS[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][5]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][5]~regout\);

-- Location: LCCOMB_X59_Y45_N22
\breg|ro1~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~238_combout\ = (\breg|ro1~237_combout\ & (((\breg|XREGS[11][5]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~237_combout\ & (\breg|XREGS[10][5]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~237_combout\,
	datab => \breg|XREGS[10][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[11][5]~regout\,
	combout => \breg|ro1~238_combout\);

-- Location: LCCOMB_X59_Y45_N14
\breg|ro1~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~256_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~253_combout\ & (\breg|ro1~255_combout\)) # (!\breg|ro1~253_combout\ & ((\breg|ro1~238_combout\))))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~255_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~253_combout\,
	datad => \breg|ro1~238_combout\,
	combout => \breg|ro1~256_combout\);

-- Location: LCCOMB_X59_Y45_N10
\breg|ro1~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~257_combout\ = (\breg|ro1~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux26~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~256_combout\) # ((\contr|Mux10~1_combout\ & \Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~256_combout\,
	datad => \Mux26~1_combout\,
	combout => \breg|ro1~257_combout\);

-- Location: LCFF_X59_Y45_N11
\breg|ro1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(5));

-- Location: LCCOMB_X48_Y42_N0
\ula|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~0_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(0) $ (VCC))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(0)) # (GND)))
-- \ula|Add1~1\ = CARRY((\breg|ro1\(0)) # (!\ulaB[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(0),
	datad => VCC,
	combout => \ula|Add1~0_combout\,
	cout => \ula|Add1~1\);

-- Location: LCCOMB_X48_Y42_N2
\ula|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~2_combout\ = (\ulaB[1]~18_combout\ & ((\breg|ro1\(1) & (!\ula|Add1~1\)) # (!\breg|ro1\(1) & ((\ula|Add1~1\) # (GND))))) # (!\ulaB[1]~18_combout\ & ((\breg|ro1\(1) & (\ula|Add1~1\ & VCC)) # (!\breg|ro1\(1) & (!\ula|Add1~1\))))
-- \ula|Add1~3\ = CARRY((\ulaB[1]~18_combout\ & ((!\ula|Add1~1\) # (!\breg|ro1\(1)))) # (!\ulaB[1]~18_combout\ & (!\breg|ro1\(1) & !\ula|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(1),
	datad => VCC,
	cin => \ula|Add1~1\,
	combout => \ula|Add1~2_combout\,
	cout => \ula|Add1~3\);

-- Location: LCCOMB_X48_Y42_N4
\ula|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~4_combout\ = ((\breg|ro1\(2) $ (\ulaB[2]~19_combout\ $ (\ula|Add1~3\)))) # (GND)
-- \ula|Add1~5\ = CARRY((\breg|ro1\(2) & ((!\ula|Add1~3\) # (!\ulaB[2]~19_combout\))) # (!\breg|ro1\(2) & (!\ulaB[2]~19_combout\ & !\ula|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \ulaB[2]~19_combout\,
	datad => VCC,
	cin => \ula|Add1~3\,
	combout => \ula|Add1~4_combout\,
	cout => \ula|Add1~5\);

-- Location: LCCOMB_X48_Y42_N6
\ula|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~6_combout\ = (\breg|ro1\(3) & ((\ulaB[3]~20_combout\ & (!\ula|Add1~5\)) # (!\ulaB[3]~20_combout\ & (\ula|Add1~5\ & VCC)))) # (!\breg|ro1\(3) & ((\ulaB[3]~20_combout\ & ((\ula|Add1~5\) # (GND))) # (!\ulaB[3]~20_combout\ & (!\ula|Add1~5\))))
-- \ula|Add1~7\ = CARRY((\breg|ro1\(3) & (\ulaB[3]~20_combout\ & !\ula|Add1~5\)) # (!\breg|ro1\(3) & ((\ulaB[3]~20_combout\) # (!\ula|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(3),
	datab => \ulaB[3]~20_combout\,
	datad => VCC,
	cin => \ula|Add1~5\,
	combout => \ula|Add1~6_combout\,
	cout => \ula|Add1~7\);

-- Location: LCCOMB_X48_Y42_N8
\ula|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~8_combout\ = ((\ulaB[4]~22_combout\ $ (\breg|ro1\(4) $ (\ula|Add1~7\)))) # (GND)
-- \ula|Add1~9\ = CARRY((\ulaB[4]~22_combout\ & (\breg|ro1\(4) & !\ula|Add1~7\)) # (!\ulaB[4]~22_combout\ & ((\breg|ro1\(4)) # (!\ula|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \breg|ro1\(4),
	datad => VCC,
	cin => \ula|Add1~7\,
	combout => \ula|Add1~8_combout\,
	cout => \ula|Add1~9\);

-- Location: LCCOMB_X48_Y42_N10
\ula|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~10_combout\ = (\ulaB[5]~13_combout\ & ((\breg|ro1\(5) & (!\ula|Add1~9\)) # (!\breg|ro1\(5) & ((\ula|Add1~9\) # (GND))))) # (!\ulaB[5]~13_combout\ & ((\breg|ro1\(5) & (\ula|Add1~9\ & VCC)) # (!\breg|ro1\(5) & (!\ula|Add1~9\))))
-- \ula|Add1~11\ = CARRY((\ulaB[5]~13_combout\ & ((!\ula|Add1~9\) # (!\breg|ro1\(5)))) # (!\ulaB[5]~13_combout\ & (!\breg|ro1\(5) & !\ula|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~13_combout\,
	datab => \breg|ro1\(5),
	datad => VCC,
	cin => \ula|Add1~9\,
	combout => \ula|Add1~10_combout\,
	cout => \ula|Add1~11\);

-- Location: LCCOMB_X48_Y42_N14
\ula|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~14_combout\ = (\breg|ro1\(7) & ((\ulaB[7]~11_combout\ & (!\ula|Add1~13\)) # (!\ulaB[7]~11_combout\ & (\ula|Add1~13\ & VCC)))) # (!\breg|ro1\(7) & ((\ulaB[7]~11_combout\ & ((\ula|Add1~13\) # (GND))) # (!\ulaB[7]~11_combout\ & (!\ula|Add1~13\))))
-- \ula|Add1~15\ = CARRY((\breg|ro1\(7) & (\ulaB[7]~11_combout\ & !\ula|Add1~13\)) # (!\breg|ro1\(7) & ((\ulaB[7]~11_combout\) # (!\ula|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \ulaB[7]~11_combout\,
	datad => VCC,
	cin => \ula|Add1~13\,
	combout => \ula|Add1~14_combout\,
	cout => \ula|Add1~15\);

-- Location: LCCOMB_X48_Y42_N16
\ula|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~16_combout\ = ((\breg|ro1\(8) $ (\ulaB[8]~10_combout\ $ (\ula|Add1~15\)))) # (GND)
-- \ula|Add1~17\ = CARRY((\breg|ro1\(8) & ((!\ula|Add1~15\) # (!\ulaB[8]~10_combout\))) # (!\breg|ro1\(8) & (!\ulaB[8]~10_combout\ & !\ula|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(8),
	datab => \ulaB[8]~10_combout\,
	datad => VCC,
	cin => \ula|Add1~15\,
	combout => \ula|Add1~16_combout\,
	cout => \ula|Add1~17\);

-- Location: LCCOMB_X48_Y42_N18
\ula|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~18_combout\ = (\ulaB[9]~9_combout\ & ((\breg|ro1\(9) & (!\ula|Add1~17\)) # (!\breg|ro1\(9) & ((\ula|Add1~17\) # (GND))))) # (!\ulaB[9]~9_combout\ & ((\breg|ro1\(9) & (\ula|Add1~17\ & VCC)) # (!\breg|ro1\(9) & (!\ula|Add1~17\))))
-- \ula|Add1~19\ = CARRY((\ulaB[9]~9_combout\ & ((!\ula|Add1~17\) # (!\breg|ro1\(9)))) # (!\ulaB[9]~9_combout\ & (!\breg|ro1\(9) & !\ula|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[9]~9_combout\,
	datab => \breg|ro1\(9),
	datad => VCC,
	cin => \ula|Add1~17\,
	combout => \ula|Add1~18_combout\,
	cout => \ula|Add1~19\);

-- Location: LCCOMB_X48_Y42_N20
\ula|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~20_combout\ = ((\breg|ro1\(10) $ (\ulaB[10]~14_combout\ $ (\ula|Add1~19\)))) # (GND)
-- \ula|Add1~21\ = CARRY((\breg|ro1\(10) & ((!\ula|Add1~19\) # (!\ulaB[10]~14_combout\))) # (!\breg|ro1\(10) & (!\ulaB[10]~14_combout\ & !\ula|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(10),
	datab => \ulaB[10]~14_combout\,
	datad => VCC,
	cin => \ula|Add1~19\,
	combout => \ula|Add1~20_combout\,
	cout => \ula|Add1~21\);

-- Location: LCCOMB_X48_Y42_N22
\ula|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~22_combout\ = (\breg|ro1\(11) & ((\ulaB[11]~8_combout\ & (!\ula|Add1~21\)) # (!\ulaB[11]~8_combout\ & (\ula|Add1~21\ & VCC)))) # (!\breg|ro1\(11) & ((\ulaB[11]~8_combout\ & ((\ula|Add1~21\) # (GND))) # (!\ulaB[11]~8_combout\ & 
-- (!\ula|Add1~21\))))
-- \ula|Add1~23\ = CARRY((\breg|ro1\(11) & (\ulaB[11]~8_combout\ & !\ula|Add1~21\)) # (!\breg|ro1\(11) & ((\ulaB[11]~8_combout\) # (!\ula|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \ulaB[11]~8_combout\,
	datad => VCC,
	cin => \ula|Add1~21\,
	combout => \ula|Add1~22_combout\,
	cout => \ula|Add1~23\);

-- Location: LCCOMB_X48_Y42_N24
\ula|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~24_combout\ = ((\ulaB[12]~6_combout\ $ (\breg|ro1\(12) $ (\ula|Add1~23\)))) # (GND)
-- \ula|Add1~25\ = CARRY((\ulaB[12]~6_combout\ & (\breg|ro1\(12) & !\ula|Add1~23\)) # (!\ulaB[12]~6_combout\ & ((\breg|ro1\(12)) # (!\ula|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[12]~6_combout\,
	datab => \breg|ro1\(12),
	datad => VCC,
	cin => \ula|Add1~23\,
	combout => \ula|Add1~24_combout\,
	cout => \ula|Add1~25\);

-- Location: LCCOMB_X48_Y42_N28
\ula|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~28_combout\ = ((\ulaB[14]~4_combout\ $ (\breg|ro1\(14) $ (\ula|Add1~27\)))) # (GND)
-- \ula|Add1~29\ = CARRY((\ulaB[14]~4_combout\ & (\breg|ro1\(14) & !\ula|Add1~27\)) # (!\ulaB[14]~4_combout\ & ((\breg|ro1\(14)) # (!\ula|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~4_combout\,
	datab => \breg|ro1\(14),
	datad => VCC,
	cin => \ula|Add1~27\,
	combout => \ula|Add1~28_combout\,
	cout => \ula|Add1~29\);

-- Location: LCCOMB_X48_Y42_N30
\ula|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~30_combout\ = (\breg|ro1\(15) & ((\ulaB[15]~3_combout\ & (!\ula|Add1~29\)) # (!\ulaB[15]~3_combout\ & (\ula|Add1~29\ & VCC)))) # (!\breg|ro1\(15) & ((\ulaB[15]~3_combout\ & ((\ula|Add1~29\) # (GND))) # (!\ulaB[15]~3_combout\ & 
-- (!\ula|Add1~29\))))
-- \ula|Add1~31\ = CARRY((\breg|ro1\(15) & (\ulaB[15]~3_combout\ & !\ula|Add1~29\)) # (!\breg|ro1\(15) & ((\ulaB[15]~3_combout\) # (!\ula|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(15),
	datab => \ulaB[15]~3_combout\,
	datad => VCC,
	cin => \ula|Add1~29\,
	combout => \ula|Add1~30_combout\,
	cout => \ula|Add1~31\);

-- Location: LCCOMB_X48_Y41_N0
\ula|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~32_combout\ = ((\breg|ro1\(16) $ (\ulaB[16]~2_combout\ $ (\ula|Add1~31\)))) # (GND)
-- \ula|Add1~33\ = CARRY((\breg|ro1\(16) & ((!\ula|Add1~31\) # (!\ulaB[16]~2_combout\))) # (!\breg|ro1\(16) & (!\ulaB[16]~2_combout\ & !\ula|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(16),
	datab => \ulaB[16]~2_combout\,
	datad => VCC,
	cin => \ula|Add1~31\,
	combout => \ula|Add1~32_combout\,
	cout => \ula|Add1~33\);

-- Location: LCCOMB_X48_Y41_N2
\ula|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~34_combout\ = (\breg|ro1\(17) & ((\ulaB[17]~15_combout\ & (!\ula|Add1~33\)) # (!\ulaB[17]~15_combout\ & (\ula|Add1~33\ & VCC)))) # (!\breg|ro1\(17) & ((\ulaB[17]~15_combout\ & ((\ula|Add1~33\) # (GND))) # (!\ulaB[17]~15_combout\ & 
-- (!\ula|Add1~33\))))
-- \ula|Add1~35\ = CARRY((\breg|ro1\(17) & (\ulaB[17]~15_combout\ & !\ula|Add1~33\)) # (!\breg|ro1\(17) & ((\ulaB[17]~15_combout\) # (!\ula|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(17),
	datab => \ulaB[17]~15_combout\,
	datad => VCC,
	cin => \ula|Add1~33\,
	combout => \ula|Add1~34_combout\,
	cout => \ula|Add1~35\);

-- Location: LCCOMB_X48_Y41_N4
\ula|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~36_combout\ = ((\ulaB[18]~1_combout\ $ (\breg|ro1\(18) $ (\ula|Add1~35\)))) # (GND)
-- \ula|Add1~37\ = CARRY((\ulaB[18]~1_combout\ & (\breg|ro1\(18) & !\ula|Add1~35\)) # (!\ulaB[18]~1_combout\ & ((\breg|ro1\(18)) # (!\ula|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~1_combout\,
	datab => \breg|ro1\(18),
	datad => VCC,
	cin => \ula|Add1~35\,
	combout => \ula|Add1~36_combout\,
	cout => \ula|Add1~37\);

-- Location: LCCOMB_X48_Y41_N6
\ula|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~38_combout\ = (\breg|ro1\(19) & ((\ulaB[19]~0_combout\ & (!\ula|Add1~37\)) # (!\ulaB[19]~0_combout\ & (\ula|Add1~37\ & VCC)))) # (!\breg|ro1\(19) & ((\ulaB[19]~0_combout\ & ((\ula|Add1~37\) # (GND))) # (!\ulaB[19]~0_combout\ & 
-- (!\ula|Add1~37\))))
-- \ula|Add1~39\ = CARRY((\breg|ro1\(19) & (\ulaB[19]~0_combout\ & !\ula|Add1~37\)) # (!\breg|ro1\(19) & ((\ulaB[19]~0_combout\) # (!\ula|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datad => VCC,
	cin => \ula|Add1~37\,
	combout => \ula|Add1~38_combout\,
	cout => \ula|Add1~39\);

-- Location: LCCOMB_X48_Y41_N8
\ula|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~40_combout\ = ((\breg|ro1\(20) $ (\ulaB[20]~31_combout\ $ (\ula|Add1~39\)))) # (GND)
-- \ula|Add1~41\ = CARRY((\breg|ro1\(20) & ((!\ula|Add1~39\) # (!\ulaB[20]~31_combout\))) # (!\breg|ro1\(20) & (!\ulaB[20]~31_combout\ & !\ula|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ulaB[20]~31_combout\,
	datad => VCC,
	cin => \ula|Add1~39\,
	combout => \ula|Add1~40_combout\,
	cout => \ula|Add1~41\);

-- Location: LCCOMB_X48_Y41_N10
\ula|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~42_combout\ = (\ulaB[21]~33_combout\ & ((\breg|ro1\(21) & (!\ula|Add1~41\)) # (!\breg|ro1\(21) & ((\ula|Add1~41\) # (GND))))) # (!\ulaB[21]~33_combout\ & ((\breg|ro1\(21) & (\ula|Add1~41\ & VCC)) # (!\breg|ro1\(21) & (!\ula|Add1~41\))))
-- \ula|Add1~43\ = CARRY((\ulaB[21]~33_combout\ & ((!\ula|Add1~41\) # (!\breg|ro1\(21)))) # (!\ulaB[21]~33_combout\ & (!\breg|ro1\(21) & !\ula|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~33_combout\,
	datab => \breg|ro1\(21),
	datad => VCC,
	cin => \ula|Add1~41\,
	combout => \ula|Add1~42_combout\,
	cout => \ula|Add1~43\);

-- Location: LCCOMB_X48_Y41_N12
\ula|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~44_combout\ = ((\ulaB[22]~35_combout\ $ (\breg|ro1\(22) $ (\ula|Add1~43\)))) # (GND)
-- \ula|Add1~45\ = CARRY((\ulaB[22]~35_combout\ & (\breg|ro1\(22) & !\ula|Add1~43\)) # (!\ulaB[22]~35_combout\ & ((\breg|ro1\(22)) # (!\ula|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~35_combout\,
	datab => \breg|ro1\(22),
	datad => VCC,
	cin => \ula|Add1~43\,
	combout => \ula|Add1~44_combout\,
	cout => \ula|Add1~45\);

-- Location: LCCOMB_X51_Y41_N22
\ulaB[21]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[21]~32_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \ulaB[21]~32_combout\);

-- Location: LCCOMB_X51_Y41_N4
\ulaB[21]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[21]~33_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[21]~32_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \breg|ro2\(21),
	datad => \ulaB[21]~32_combout\,
	combout => \ulaB[21]~33_combout\);

-- Location: LCCOMB_X48_Y40_N14
\gerador_imm|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector12~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector12~2_combout\);

-- Location: LCCOMB_X48_Y40_N16
\ulaB[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[18]~1_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector12~2_combout\) # (\gerador_imm|Selector11~3_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(18),
	datac => \gerador_imm|Selector12~2_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \ulaB[18]~1_combout\);

-- Location: LCCOMB_X52_Y45_N16
\breg|ro1~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~152_combout\ = (\breg|ro1~151_combout\ & (((\Mux14~1_combout\ & \contr|Mux10~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~151_combout\ & (((\Mux14~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~151_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \Mux14~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro1~152_combout\);

-- Location: LCFF_X52_Y45_N17
\breg|ro1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(17));

-- Location: LCCOMB_X59_Y40_N12
\breg|XREGS[12][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[12][15]~feeder_combout\);

-- Location: LCFF_X59_Y40_N13
\breg|XREGS[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][15]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][15]~regout\);

-- Location: LCCOMB_X58_Y44_N8
\breg|XREGS[14][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[14][15]~feeder_combout\);

-- Location: LCFF_X58_Y44_N9
\breg|XREGS[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][15]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][15]~regout\);

-- Location: LCCOMB_X58_Y44_N18
\breg|ro1~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~275_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][15]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[12][15]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[12][15]~regout\,
	datac => \breg|XREGS[14][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~275_combout\);

-- Location: LCFF_X52_Y43_N3
\breg|XREGS[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][15]~regout\);

-- Location: LCCOMB_X58_Y44_N24
\breg|ro1~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~276_combout\ = (\breg|ro1~275_combout\ & ((\breg|XREGS[15][15]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~275_combout\ & (((\breg|XREGS[13][15]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][15]~regout\,
	datab => \breg|ro1~275_combout\,
	datac => \breg|XREGS[13][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~276_combout\);

-- Location: LCCOMB_X53_Y34_N2
\breg|XREGS[1][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[1][15]~feeder_combout\);

-- Location: LCFF_X53_Y34_N3
\breg|XREGS[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][15]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][15]~regout\);

-- Location: LCCOMB_X59_Y34_N8
\breg|XREGS[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[7][15]~feeder_combout\);

-- Location: LCFF_X59_Y34_N9
\breg|XREGS[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][15]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][15]~regout\);

-- Location: LCFF_X59_Y36_N5
\breg|XREGS[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][15]~regout\);

-- Location: LCCOMB_X59_Y34_N30
\breg|ro1~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~270_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][15]~regout\,
	datab => \breg|XREGS[6][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~270_combout\);

-- Location: LCCOMB_X59_Y34_N12
\breg|ro1~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~271_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~270_combout\ & ((\breg|XREGS[7][15]~regout\))) # (!\breg|ro1~270_combout\ & (\breg|XREGS[5][15]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[7][15]~regout\,
	datad => \breg|ro1~270_combout\,
	combout => \breg|ro1~271_combout\);

-- Location: LCCOMB_X59_Y35_N4
\breg|ro1~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~272_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & ((\breg|ro1~271_combout\))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[1][15]~regout\,
	datac => \breg|ro1~271_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~272_combout\);

-- Location: LCCOMB_X53_Y34_N4
\breg|XREGS[2][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[2][15]~feeder_combout\);

-- Location: LCFF_X53_Y34_N5
\breg|XREGS[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][15]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][15]~regout\);

-- Location: LCCOMB_X59_Y35_N2
\breg|ro1~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~273_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~272_combout\ & (\breg|XREGS[3][15]~regout\)) # (!\breg|ro1~272_combout\ & ((\breg|XREGS[2][15]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[3][15]~regout\,
	datac => \breg|ro1~272_combout\,
	datad => \breg|XREGS[2][15]~regout\,
	combout => \breg|ro1~273_combout\);

-- Location: LCFF_X54_Y45_N31
\breg|XREGS[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][15]~regout\);

-- Location: LCFF_X56_Y43_N5
\breg|XREGS[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][15]~regout\);

-- Location: LCFF_X56_Y43_N11
\breg|XREGS[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][15]~regout\);

-- Location: LCCOMB_X56_Y43_N4
\breg|ro1~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~267_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][15]~regout\,
	datad => \breg|XREGS[23][15]~regout\,
	combout => \breg|ro1~267_combout\);

-- Location: LCCOMB_X54_Y45_N22
\breg|ro1~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~268_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~267_combout\ & ((\breg|XREGS[31][15]~regout\))) # (!\breg|ro1~267_combout\ & (\breg|XREGS[27][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][15]~regout\,
	datab => \breg|XREGS[31][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|ro1~267_combout\,
	combout => \breg|ro1~268_combout\);

-- Location: LCCOMB_X60_Y41_N2
\breg|XREGS[30][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[30][15]~feeder_combout\);

-- Location: LCFF_X60_Y41_N3
\breg|XREGS[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][15]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][15]~regout\);

-- Location: LCCOMB_X60_Y41_N16
\breg|XREGS[26][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[26][15]~feeder_combout\);

-- Location: LCFF_X60_Y41_N17
\breg|XREGS[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][15]~feeder_combout\,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][15]~regout\);

-- Location: LCCOMB_X60_Y41_N0
\breg|ro1~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~263_combout\ = (\breg|ro1~262_combout\ & ((\breg|XREGS[30][15]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~262_combout\ & (((\breg|XREGS[26][15]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~262_combout\,
	datab => \breg|XREGS[30][15]~regout\,
	datac => \breg|XREGS[26][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~263_combout\);

-- Location: LCCOMB_X60_Y38_N0
\breg|XREGS[20][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[20][15]~feeder_combout\);

-- Location: LCFF_X60_Y38_N1
\breg|XREGS[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][15]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][15]~regout\);

-- Location: LCFF_X60_Y46_N17
\breg|XREGS[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][15]~regout\);

-- Location: LCCOMB_X60_Y45_N6
\breg|ro1~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~264_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[16][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~264_combout\);

-- Location: LCCOMB_X60_Y46_N22
\breg|ro1~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~265_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~264_combout\ & (\breg|XREGS[28][15]~regout\)) # (!\breg|ro1~264_combout\ & ((\breg|XREGS[20][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][15]~regout\,
	datab => \breg|XREGS[20][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~264_combout\,
	combout => \breg|ro1~265_combout\);

-- Location: LCCOMB_X60_Y46_N12
\breg|ro1~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~266_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|ro1~263_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~265_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~263_combout\,
	datad => \breg|ro1~265_combout\,
	combout => \breg|ro1~266_combout\);

-- Location: LCCOMB_X60_Y46_N18
\breg|ro1~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~269_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~266_combout\ & ((\breg|ro1~268_combout\))) # (!\breg|ro1~266_combout\ & (\breg|ro1~261_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~261_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~268_combout\,
	datad => \breg|ro1~266_combout\,
	combout => \breg|ro1~269_combout\);

-- Location: LCCOMB_X59_Y45_N20
\breg|ro1~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~274_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~269_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & (\breg|ro1~273_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~273_combout\,
	datad => \breg|ro1~269_combout\,
	combout => \breg|ro1~274_combout\);

-- Location: LCCOMB_X59_Y45_N18
\breg|ro1~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~277_combout\ = (\breg|ro1~274_combout\ & (((\breg|ro1~276_combout\) # (!\breg|ro1[29]~13_combout\)))) # (!\breg|ro1~274_combout\ & (\breg|ro1~259_combout\ & ((\breg|ro1[29]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~259_combout\,
	datab => \breg|ro1~276_combout\,
	datac => \breg|ro1~274_combout\,
	datad => \breg|ro1[29]~13_combout\,
	combout => \breg|ro1~277_combout\);

-- Location: LCCOMB_X59_Y45_N4
\breg|ro1~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~278_combout\ = (\breg|ro1~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux16~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~277_combout\) # ((\contr|Mux10~1_combout\ & \Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~277_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \breg|ro1~278_combout\);

-- Location: LCFF_X59_Y45_N5
\breg|ro1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(15));

-- Location: LCCOMB_X48_Y40_N10
\gerador_imm|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector16~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector16~2_combout\);

-- Location: LCCOMB_X48_Y40_N12
\ulaB[14]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[14]~4_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector11~3_combout\) # (\gerador_imm|Selector16~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(14),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Selector16~2_combout\,
	combout => \ulaB[14]~4_combout\);

-- Location: LCCOMB_X49_Y40_N16
\gerador_imm|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector18~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(12) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector18~2_combout\);

-- Location: LCCOMB_X49_Y40_N12
\ulaB[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[12]~6_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector18~2_combout\) # (\gerador_imm|Selector11~3_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(12),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector18~2_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \ulaB[12]~6_combout\);

-- Location: LCFF_X59_Y39_N19
\breg|XREGS[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][6]~regout\);

-- Location: LCFF_X56_Y36_N29
\breg|XREGS[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][6]~regout\);

-- Location: LCFF_X56_Y36_N7
\breg|XREGS[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][6]~regout\);

-- Location: LCCOMB_X56_Y36_N28
\breg|ro1~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~216_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][6]~regout\,
	datad => \breg|XREGS[18][6]~regout\,
	combout => \breg|ro1~216_combout\);

-- Location: LCCOMB_X59_Y39_N18
\breg|ro1~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~217_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~216_combout\ & (\breg|XREGS[30][6]~regout\)) # (!\breg|ro1~216_combout\ & ((\breg|XREGS[26][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][6]~regout\,
	datad => \breg|ro1~216_combout\,
	combout => \breg|ro1~217_combout\);

-- Location: LCFF_X56_Y44_N5
\breg|XREGS[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][6]~regout\);

-- Location: LCFF_X56_Y44_N27
\breg|XREGS[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][6]~regout\);

-- Location: LCFF_X57_Y44_N9
\breg|XREGS[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][6]~regout\);

-- Location: LCFF_X57_Y44_N3
\breg|XREGS[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][6]~regout\);

-- Location: LCCOMB_X57_Y44_N2
\breg|ro1~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~218_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][6]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][6]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][6]~regout\,
	datac => \breg|XREGS[17][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~218_combout\);

-- Location: LCCOMB_X56_Y44_N26
\breg|ro1~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~219_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~218_combout\ & ((\breg|XREGS[29][6]~regout\))) # (!\breg|ro1~218_combout\ & (\breg|XREGS[21][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][6]~regout\,
	datac => \breg|XREGS[29][6]~regout\,
	datad => \breg|ro1~218_combout\,
	combout => \breg|ro1~219_combout\);

-- Location: LCCOMB_X57_Y47_N8
\breg|XREGS[28][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[28][6]~feeder_combout\);

-- Location: LCFF_X57_Y47_N9
\breg|XREGS[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][6]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][6]~regout\);

-- Location: LCFF_X59_Y44_N9
\breg|XREGS[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][6]~regout\);

-- Location: LCFF_X56_Y42_N31
\breg|XREGS[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][6]~regout\);

-- Location: LCFF_X56_Y42_N13
\breg|XREGS[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][6]~regout\);

-- Location: LCCOMB_X56_Y42_N12
\breg|ro1~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~220_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][6]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][6]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][6]~regout\,
	datac => \breg|XREGS[24][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~220_combout\);

-- Location: LCCOMB_X59_Y44_N8
\breg|ro1~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~221_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~220_combout\ & (\breg|XREGS[28][6]~regout\)) # (!\breg|ro1~220_combout\ & ((\breg|XREGS[20][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][6]~regout\,
	datac => \breg|XREGS[20][6]~regout\,
	datad => \breg|ro1~220_combout\,
	combout => \breg|ro1~221_combout\);

-- Location: LCCOMB_X54_Y44_N2
\breg|ro1~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~222_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|ro1~219_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~219_combout\,
	datad => \breg|ro1~221_combout\,
	combout => \breg|ro1~222_combout\);

-- Location: LCCOMB_X54_Y44_N28
\breg|ro1~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~225_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~222_combout\ & (\breg|ro1~224_combout\)) # (!\breg|ro1~222_combout\ & ((\breg|ro1~217_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~224_combout\,
	datab => \breg|ro1~217_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~222_combout\,
	combout => \breg|ro1~225_combout\);

-- Location: LCCOMB_X57_Y46_N10
\breg|XREGS[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[11][6]~feeder_combout\);

-- Location: LCFF_X57_Y46_N11
\breg|XREGS[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][6]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][6]~regout\);

-- Location: LCFF_X57_Y45_N19
\breg|XREGS[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][6]~regout\);

-- Location: LCFF_X57_Y45_N13
\breg|XREGS[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][6]~regout\);

-- Location: LCFF_X56_Y45_N15
\breg|XREGS[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][6]~regout\);

-- Location: LCCOMB_X57_Y45_N12
\breg|ro1~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~226_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[10][6]~regout\,
	datad => \breg|XREGS[8][6]~regout\,
	combout => \breg|ro1~226_combout\);

-- Location: LCCOMB_X57_Y45_N18
\breg|ro1~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~227_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~226_combout\ & (\breg|XREGS[11][6]~regout\)) # (!\breg|ro1~226_combout\ & ((\breg|XREGS[9][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[11][6]~regout\,
	datac => \breg|XREGS[9][6]~regout\,
	datad => \breg|ro1~226_combout\,
	combout => \breg|ro1~227_combout\);

-- Location: LCCOMB_X60_Y39_N28
\breg|XREGS[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[3][6]~feeder_combout\);

-- Location: LCFF_X60_Y39_N29
\breg|XREGS[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][6]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][6]~regout\);

-- Location: LCFF_X59_Y37_N11
\breg|XREGS[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][6]~regout\);

-- Location: LCFF_X59_Y37_N29
\breg|XREGS[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][6]~regout\);

-- Location: LCCOMB_X59_Y37_N10
\breg|ro1~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~230_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\) # ((\breg|XREGS[2][6]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|XREGS[1][6]~regout\,
	datad => \breg|XREGS[2][6]~regout\,
	combout => \breg|ro1~230_combout\);

-- Location: LCCOMB_X59_Y37_N14
\breg|ro1~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~231_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~230_combout\ & ((\breg|XREGS[3][6]~regout\))) # (!\breg|ro1~230_combout\ & (\breg|ro1~229_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~229_combout\,
	datab => \breg|XREGS[3][6]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~230_combout\,
	combout => \breg|ro1~231_combout\);

-- Location: LCCOMB_X54_Y44_N26
\breg|ro1~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~232_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~227_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~227_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~231_combout\,
	combout => \breg|ro1~232_combout\);

-- Location: LCCOMB_X54_Y44_N20
\breg|ro1~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~235_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~232_combout\ & (\breg|ro1~234_combout\)) # (!\breg|ro1~232_combout\ & ((\breg|ro1~225_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~234_combout\,
	datab => \breg|ro1~225_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~232_combout\,
	combout => \breg|ro1~235_combout\);

-- Location: LCCOMB_X61_Y39_N8
\breg|ro1~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~236_combout\ = (\contr|Mux10~1_combout\ & ((\Mux25~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~235_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & (\breg|ro1~235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \breg|ro1~235_combout\,
	datad => \Mux25~1_combout\,
	combout => \breg|ro1~236_combout\);

-- Location: LCFF_X61_Y39_N9
\breg|ro1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(6));

-- Location: LCCOMB_X48_Y39_N0
\ula|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~0_combout\ = (\breg|ro1\(0) & (\ulaB[0]~21_combout\ $ (VCC))) # (!\breg|ro1\(0) & (\ulaB[0]~21_combout\ & VCC))
-- \ula|Add0~1\ = CARRY((\breg|ro1\(0) & \ulaB[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(0),
	datab => \ulaB[0]~21_combout\,
	datad => VCC,
	combout => \ula|Add0~0_combout\,
	cout => \ula|Add0~1\);

-- Location: LCCOMB_X48_Y39_N6
\ula|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~6_combout\ = (\breg|ro1\(3) & ((\ulaB[3]~20_combout\ & (\ula|Add0~5\ & VCC)) # (!\ulaB[3]~20_combout\ & (!\ula|Add0~5\)))) # (!\breg|ro1\(3) & ((\ulaB[3]~20_combout\ & (!\ula|Add0~5\)) # (!\ulaB[3]~20_combout\ & ((\ula|Add0~5\) # (GND)))))
-- \ula|Add0~7\ = CARRY((\breg|ro1\(3) & (!\ulaB[3]~20_combout\ & !\ula|Add0~5\)) # (!\breg|ro1\(3) & ((!\ula|Add0~5\) # (!\ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(3),
	datab => \ulaB[3]~20_combout\,
	datad => VCC,
	cin => \ula|Add0~5\,
	combout => \ula|Add0~6_combout\,
	cout => \ula|Add0~7\);

-- Location: LCCOMB_X48_Y39_N10
\ula|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~10_combout\ = (\breg|ro1\(5) & ((\ulaB[5]~13_combout\ & (\ula|Add0~9\ & VCC)) # (!\ulaB[5]~13_combout\ & (!\ula|Add0~9\)))) # (!\breg|ro1\(5) & ((\ulaB[5]~13_combout\ & (!\ula|Add0~9\)) # (!\ulaB[5]~13_combout\ & ((\ula|Add0~9\) # (GND)))))
-- \ula|Add0~11\ = CARRY((\breg|ro1\(5) & (!\ulaB[5]~13_combout\ & !\ula|Add0~9\)) # (!\breg|ro1\(5) & ((!\ula|Add0~9\) # (!\ulaB[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datab => \ulaB[5]~13_combout\,
	datad => VCC,
	cin => \ula|Add0~9\,
	combout => \ula|Add0~10_combout\,
	cout => \ula|Add0~11\);

-- Location: LCCOMB_X48_Y39_N14
\ula|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~14_combout\ = (\breg|ro1\(7) & ((\ulaB[7]~11_combout\ & (\ula|Add0~13\ & VCC)) # (!\ulaB[7]~11_combout\ & (!\ula|Add0~13\)))) # (!\breg|ro1\(7) & ((\ulaB[7]~11_combout\ & (!\ula|Add0~13\)) # (!\ulaB[7]~11_combout\ & ((\ula|Add0~13\) # (GND)))))
-- \ula|Add0~15\ = CARRY((\breg|ro1\(7) & (!\ulaB[7]~11_combout\ & !\ula|Add0~13\)) # (!\breg|ro1\(7) & ((!\ula|Add0~13\) # (!\ulaB[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \ulaB[7]~11_combout\,
	datad => VCC,
	cin => \ula|Add0~13\,
	combout => \ula|Add0~14_combout\,
	cout => \ula|Add0~15\);

-- Location: LCCOMB_X48_Y39_N16
\ula|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~16_combout\ = ((\ulaB[8]~10_combout\ $ (\breg|ro1\(8) $ (!\ula|Add0~15\)))) # (GND)
-- \ula|Add0~17\ = CARRY((\ulaB[8]~10_combout\ & ((\breg|ro1\(8)) # (!\ula|Add0~15\))) # (!\ulaB[8]~10_combout\ & (\breg|ro1\(8) & !\ula|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datad => VCC,
	cin => \ula|Add0~15\,
	combout => \ula|Add0~16_combout\,
	cout => \ula|Add0~17\);

-- Location: LCCOMB_X48_Y39_N18
\ula|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~18_combout\ = (\ulaB[9]~9_combout\ & ((\breg|ro1\(9) & (\ula|Add0~17\ & VCC)) # (!\breg|ro1\(9) & (!\ula|Add0~17\)))) # (!\ulaB[9]~9_combout\ & ((\breg|ro1\(9) & (!\ula|Add0~17\)) # (!\breg|ro1\(9) & ((\ula|Add0~17\) # (GND)))))
-- \ula|Add0~19\ = CARRY((\ulaB[9]~9_combout\ & (!\breg|ro1\(9) & !\ula|Add0~17\)) # (!\ulaB[9]~9_combout\ & ((!\ula|Add0~17\) # (!\breg|ro1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[9]~9_combout\,
	datab => \breg|ro1\(9),
	datad => VCC,
	cin => \ula|Add0~17\,
	combout => \ula|Add0~18_combout\,
	cout => \ula|Add0~19\);

-- Location: LCCOMB_X48_Y39_N20
\ula|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~20_combout\ = ((\breg|ro1\(10) $ (\ulaB[10]~14_combout\ $ (!\ula|Add0~19\)))) # (GND)
-- \ula|Add0~21\ = CARRY((\breg|ro1\(10) & ((\ulaB[10]~14_combout\) # (!\ula|Add0~19\))) # (!\breg|ro1\(10) & (\ulaB[10]~14_combout\ & !\ula|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(10),
	datab => \ulaB[10]~14_combout\,
	datad => VCC,
	cin => \ula|Add0~19\,
	combout => \ula|Add0~20_combout\,
	cout => \ula|Add0~21\);

-- Location: LCCOMB_X48_Y39_N22
\ula|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~22_combout\ = (\breg|ro1\(11) & ((\ulaB[11]~8_combout\ & (\ula|Add0~21\ & VCC)) # (!\ulaB[11]~8_combout\ & (!\ula|Add0~21\)))) # (!\breg|ro1\(11) & ((\ulaB[11]~8_combout\ & (!\ula|Add0~21\)) # (!\ulaB[11]~8_combout\ & ((\ula|Add0~21\) # 
-- (GND)))))
-- \ula|Add0~23\ = CARRY((\breg|ro1\(11) & (!\ulaB[11]~8_combout\ & !\ula|Add0~21\)) # (!\breg|ro1\(11) & ((!\ula|Add0~21\) # (!\ulaB[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \ulaB[11]~8_combout\,
	datad => VCC,
	cin => \ula|Add0~21\,
	combout => \ula|Add0~22_combout\,
	cout => \ula|Add0~23\);

-- Location: LCCOMB_X48_Y39_N26
\ula|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~26_combout\ = (\breg|ro1\(13) & ((\ulaB[13]~5_combout\ & (\ula|Add0~25\ & VCC)) # (!\ulaB[13]~5_combout\ & (!\ula|Add0~25\)))) # (!\breg|ro1\(13) & ((\ulaB[13]~5_combout\ & (!\ula|Add0~25\)) # (!\ulaB[13]~5_combout\ & ((\ula|Add0~25\) # 
-- (GND)))))
-- \ula|Add0~27\ = CARRY((\breg|ro1\(13) & (!\ulaB[13]~5_combout\ & !\ula|Add0~25\)) # (!\breg|ro1\(13) & ((!\ula|Add0~25\) # (!\ulaB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \ulaB[13]~5_combout\,
	datad => VCC,
	cin => \ula|Add0~25\,
	combout => \ula|Add0~26_combout\,
	cout => \ula|Add0~27\);

-- Location: LCCOMB_X48_Y39_N28
\ula|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~28_combout\ = ((\breg|ro1\(14) $ (\ulaB[14]~4_combout\ $ (!\ula|Add0~27\)))) # (GND)
-- \ula|Add0~29\ = CARRY((\breg|ro1\(14) & ((\ulaB[14]~4_combout\) # (!\ula|Add0~27\))) # (!\breg|ro1\(14) & (\ulaB[14]~4_combout\ & !\ula|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datab => \ulaB[14]~4_combout\,
	datad => VCC,
	cin => \ula|Add0~27\,
	combout => \ula|Add0~28_combout\,
	cout => \ula|Add0~29\);

-- Location: LCCOMB_X48_Y39_N30
\ula|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~30_combout\ = (\ulaB[15]~3_combout\ & ((\breg|ro1\(15) & (\ula|Add0~29\ & VCC)) # (!\breg|ro1\(15) & (!\ula|Add0~29\)))) # (!\ulaB[15]~3_combout\ & ((\breg|ro1\(15) & (!\ula|Add0~29\)) # (!\breg|ro1\(15) & ((\ula|Add0~29\) # (GND)))))
-- \ula|Add0~31\ = CARRY((\ulaB[15]~3_combout\ & (!\breg|ro1\(15) & !\ula|Add0~29\)) # (!\ulaB[15]~3_combout\ & ((!\ula|Add0~29\) # (!\breg|ro1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \breg|ro1\(15),
	datad => VCC,
	cin => \ula|Add0~29\,
	combout => \ula|Add0~30_combout\,
	cout => \ula|Add0~31\);

-- Location: LCCOMB_X48_Y38_N2
\ula|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~34_combout\ = (\ulaB[17]~15_combout\ & ((\breg|ro1\(17) & (\ula|Add0~33\ & VCC)) # (!\breg|ro1\(17) & (!\ula|Add0~33\)))) # (!\ulaB[17]~15_combout\ & ((\breg|ro1\(17) & (!\ula|Add0~33\)) # (!\breg|ro1\(17) & ((\ula|Add0~33\) # (GND)))))
-- \ula|Add0~35\ = CARRY((\ulaB[17]~15_combout\ & (!\breg|ro1\(17) & !\ula|Add0~33\)) # (!\ulaB[17]~15_combout\ & ((!\ula|Add0~33\) # (!\breg|ro1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~15_combout\,
	datab => \breg|ro1\(17),
	datad => VCC,
	cin => \ula|Add0~33\,
	combout => \ula|Add0~34_combout\,
	cout => \ula|Add0~35\);

-- Location: LCCOMB_X48_Y38_N4
\ula|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~36_combout\ = ((\breg|ro1\(18) $ (\ulaB[18]~1_combout\ $ (!\ula|Add0~35\)))) # (GND)
-- \ula|Add0~37\ = CARRY((\breg|ro1\(18) & ((\ulaB[18]~1_combout\) # (!\ula|Add0~35\))) # (!\breg|ro1\(18) & (\ulaB[18]~1_combout\ & !\ula|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(18),
	datab => \ulaB[18]~1_combout\,
	datad => VCC,
	cin => \ula|Add0~35\,
	combout => \ula|Add0~36_combout\,
	cout => \ula|Add0~37\);

-- Location: LCCOMB_X48_Y38_N6
\ula|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~38_combout\ = (\breg|ro1\(19) & ((\ulaB[19]~0_combout\ & (\ula|Add0~37\ & VCC)) # (!\ulaB[19]~0_combout\ & (!\ula|Add0~37\)))) # (!\breg|ro1\(19) & ((\ulaB[19]~0_combout\ & (!\ula|Add0~37\)) # (!\ulaB[19]~0_combout\ & ((\ula|Add0~37\) # 
-- (GND)))))
-- \ula|Add0~39\ = CARRY((\breg|ro1\(19) & (!\ulaB[19]~0_combout\ & !\ula|Add0~37\)) # (!\breg|ro1\(19) & ((!\ula|Add0~37\) # (!\ulaB[19]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datad => VCC,
	cin => \ula|Add0~37\,
	combout => \ula|Add0~38_combout\,
	cout => \ula|Add0~39\);

-- Location: LCCOMB_X48_Y38_N8
\ula|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~40_combout\ = ((\breg|ro1\(20) $ (\ulaB[20]~31_combout\ $ (!\ula|Add0~39\)))) # (GND)
-- \ula|Add0~41\ = CARRY((\breg|ro1\(20) & ((\ulaB[20]~31_combout\) # (!\ula|Add0~39\))) # (!\breg|ro1\(20) & (\ulaB[20]~31_combout\ & !\ula|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ulaB[20]~31_combout\,
	datad => VCC,
	cin => \ula|Add0~39\,
	combout => \ula|Add0~40_combout\,
	cout => \ula|Add0~41\);

-- Location: LCCOMB_X48_Y38_N10
\ula|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~42_combout\ = (\breg|ro1\(21) & ((\ulaB[21]~33_combout\ & (\ula|Add0~41\ & VCC)) # (!\ulaB[21]~33_combout\ & (!\ula|Add0~41\)))) # (!\breg|ro1\(21) & ((\ulaB[21]~33_combout\ & (!\ula|Add0~41\)) # (!\ulaB[21]~33_combout\ & ((\ula|Add0~41\) # 
-- (GND)))))
-- \ula|Add0~43\ = CARRY((\breg|ro1\(21) & (!\ulaB[21]~33_combout\ & !\ula|Add0~41\)) # (!\breg|ro1\(21) & ((!\ula|Add0~41\) # (!\ulaB[21]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(21),
	datab => \ulaB[21]~33_combout\,
	datad => VCC,
	cin => \ula|Add0~41\,
	combout => \ula|Add0~42_combout\,
	cout => \ula|Add0~43\);

-- Location: LCCOMB_X48_Y38_N12
\ula|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~44_combout\ = ((\breg|ro1\(22) $ (\ulaB[22]~35_combout\ $ (!\ula|Add0~43\)))) # (GND)
-- \ula|Add0~45\ = CARRY((\breg|ro1\(22) & ((\ulaB[22]~35_combout\) # (!\ula|Add0~43\))) # (!\breg|ro1\(22) & (\ulaB[22]~35_combout\ & !\ula|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(22),
	datab => \ulaB[22]~35_combout\,
	datad => VCC,
	cin => \ula|Add0~43\,
	combout => \ula|Add0~44_combout\,
	cout => \ula|Add0~45\);

-- Location: LCCOMB_X51_Y41_N12
\ula|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~4_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~44_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~44_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~44_combout\,
	datad => \ula|Add0~44_combout\,
	combout => \ula|Selector9~4_combout\);

-- Location: LCCOMB_X51_Y41_N18
\ula|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~5_combout\ = (\ula|Selector9~4_combout\) # ((\breg|ro1\(22) & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[22]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(22),
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[22]~35_combout\,
	datad => \ula|Selector9~4_combout\,
	combout => \ula|Selector9~5_combout\);

-- Location: LCCOMB_X51_Y41_N16
\ula|Selector9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~7_combout\ = (\ula|Selector9~3_combout\) # ((\ula|Selector9~5_combout\) # ((\ula|Selector9~6_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector9~6_combout\,
	datab => \ula|Selector9~3_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|Selector9~5_combout\,
	combout => \ula|Selector9~7_combout\);

-- Location: LCCOMB_X53_Y40_N2
\ula|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~0_combout\ = (\breg|ro1\(31) & \ula_cnt|opcode.SRA_OP~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	combout => \ula|Selector2~0_combout\);

-- Location: LCCOMB_X52_Y38_N28
\ula|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~1_combout\ = (\ula|Selector2~0_combout\ & ((\ulaB[4]~22_combout\) # ((!\ula|ShiftRight1~6_combout\) # (!\ula|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftRight1~9_combout\,
	datac => \ula|Selector2~0_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector2~1_combout\);

-- Location: LCCOMB_X50_Y38_N16
\ula|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~2_combout\ = (!\ulaB[3]~20_combout\ & (\ula_cnt|opcode.SLL_OP~combout\ & \ula|Selector21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula_cnt|opcode.SLL_OP~combout\,
	datad => \ula|Selector21~0_combout\,
	combout => \ula|Selector11~2_combout\);

-- Location: LCCOMB_X52_Y39_N26
\ula|Selector16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~7_combout\ = (\ula_cnt|opcode.SRL_OP~combout\ & (\ula|ShiftRight1~6_combout\ & (!\ulaB[4]~22_combout\ & \ula|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula|ShiftRight1~6_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|Selector16~7_combout\);

-- Location: LCCOMB_X51_Y36_N14
\ula|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~29_combout\ = (!\ulaB[1]~18_combout\ & (\ulaB[3]~20_combout\ & !\ulaB[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftLeft0~29_combout\);

-- Location: LCFF_X60_Y34_N15
\breg|XREGS[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][27]~regout\);

-- Location: LCFF_X53_Y34_N31
\breg|XREGS[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][27]~regout\);

-- Location: LCCOMB_X53_Y34_N30
\breg|ro1~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~608_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][27]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][27]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][27]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][27]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~608_combout\);

-- Location: LCCOMB_X59_Y34_N10
\breg|ro1~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~609_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~608_combout\ & ((\breg|XREGS[3][27]~regout\))) # (!\breg|ro1~608_combout\ & (\breg|ro1~607_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~607_combout\,
	datab => \breg|XREGS[3][27]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~608_combout\,
	combout => \breg|ro1~609_combout\);

-- Location: LCCOMB_X60_Y36_N24
\breg|ro1~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~610_combout\ = (\breg|ro1[29]~10_combout\ & (((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & (\breg|ro1~605_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1~609_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~605_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~609_combout\,
	combout => \breg|ro1~610_combout\);

-- Location: LCFF_X60_Y37_N31
\breg|XREGS[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][27]~regout\);

-- Location: LCCOMB_X60_Y37_N14
\breg|ro1~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~594_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[22][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~594_combout\);

-- Location: LCFF_X59_Y39_N23
\breg|XREGS[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][27]~regout\);

-- Location: LCCOMB_X59_Y39_N22
\breg|ro1~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~595_combout\ = (\breg|ro1~594_combout\ & ((\breg|XREGS[30][27]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~594_combout\ & (((\breg|XREGS[26][27]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][27]~regout\,
	datab => \breg|ro1~594_combout\,
	datac => \breg|XREGS[26][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~595_combout\);

-- Location: LCFF_X52_Y46_N9
\breg|XREGS[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][27]~regout\);

-- Location: LCFF_X53_Y46_N5
\breg|XREGS[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][27]~regout\);

-- Location: LCFF_X53_Y46_N3
\breg|XREGS[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][27]~regout\);

-- Location: LCFF_X52_Y46_N27
\breg|XREGS[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][27]~regout\);

-- Location: LCCOMB_X52_Y46_N26
\breg|ro1~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~596_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][27]~regout\,
	datac => \breg|XREGS[17][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~596_combout\);

-- Location: LCCOMB_X53_Y46_N18
\breg|ro1~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~597_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~596_combout\ & (\breg|XREGS[29][27]~regout\)) # (!\breg|ro1~596_combout\ & ((\breg|XREGS[21][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][27]~regout\,
	datac => \breg|XREGS[21][27]~regout\,
	datad => \breg|ro1~596_combout\,
	combout => \breg|ro1~597_combout\);

-- Location: LCFF_X56_Y42_N27
\breg|XREGS[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][27]~regout\);

-- Location: LCFF_X56_Y42_N21
\breg|XREGS[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][27]~regout\);

-- Location: LCCOMB_X56_Y42_N20
\breg|ro1~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~598_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][27]~regout\,
	datac => \breg|XREGS[24][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~598_combout\);

-- Location: LCFF_X58_Y39_N23
\breg|XREGS[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][27]~regout\);

-- Location: LCCOMB_X57_Y47_N30
\breg|ro1~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~599_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~598_combout\ & (\breg|XREGS[28][27]~regout\)) # (!\breg|ro1~598_combout\ & ((\breg|XREGS[20][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|ro1~598_combout\,
	datad => \breg|XREGS[20][27]~regout\,
	combout => \breg|ro1~599_combout\);

-- Location: LCCOMB_X57_Y47_N24
\breg|ro1~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~600_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~597_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|ro1~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~597_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~599_combout\,
	combout => \breg|ro1~600_combout\);

-- Location: LCCOMB_X60_Y35_N2
\breg|ro1~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~603_combout\ = (\breg|ro1~600_combout\ & ((\breg|ro1~602_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~600_combout\ & (((\breg|ro1~595_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~602_combout\,
	datab => \breg|ro1~595_combout\,
	datac => \breg|ro1~600_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~603_combout\);

-- Location: LCCOMB_X60_Y36_N8
\breg|ro1~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~613_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~610_combout\ & (\breg|ro1~612_combout\)) # (!\breg|ro1~610_combout\ & ((\breg|ro1~603_combout\))))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~612_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~610_combout\,
	datad => \breg|ro1~603_combout\,
	combout => \breg|ro1~613_combout\);

-- Location: LCCOMB_X60_Y36_N26
\breg|ro1~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~614_combout\ = (\contr|Mux10~1_combout\ & ((\Mux4~1_combout\) # ((\breg|ro1~613_combout\ & !\breg|ro1~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro1~613_combout\ & (!\breg|ro1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~613_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux4~1_combout\,
	combout => \breg|ro1~614_combout\);

-- Location: LCFF_X60_Y36_N27
\breg|ro1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(27));

-- Location: LCCOMB_X50_Y42_N26
\ula|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~28_combout\ = (\breg|ro2\(0) & (\breg|ro1\(27))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(27))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(27),
	datac => \breg|ro1\(26),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~28_combout\);

-- Location: LCCOMB_X50_Y42_N16
\ula|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~29_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~28_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(26))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~28_combout\,
	combout => \ula|ShiftRight0~29_combout\);

-- Location: LCCOMB_X51_Y37_N24
\ula|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~26_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(29))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(29)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(28),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(29),
	combout => \ula|ShiftRight0~26_combout\);

-- Location: LCCOMB_X51_Y37_N6
\ula|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~27_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~26_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(28))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(28),
	datac => \ula|ShiftRight0~26_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~27_combout\);

-- Location: LCCOMB_X53_Y41_N16
\ula|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~49_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~27_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~29_combout\,
	datad => \ula|ShiftRight0~27_combout\,
	combout => \ula|ShiftRight0~49_combout\);

-- Location: LCCOMB_X51_Y36_N12
\ula|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~65_combout\ = (\ula|ShiftRight0~47_combout\ & (!\ula|ShiftRight1~26_combout\ & ((!\ula|ShiftRight0~49_combout\) # (!\ula|Selector4~2_combout\)))) # (!\ula|ShiftRight0~47_combout\ & (((!\ula|ShiftRight0~49_combout\) # 
-- (!\ula|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~47_combout\,
	datab => \ula|ShiftRight1~26_combout\,
	datac => \ula|Selector4~2_combout\,
	datad => \ula|ShiftRight0~49_combout\,
	combout => \ula|ShiftRight1~65_combout\);

-- Location: LCCOMB_X51_Y36_N2
\ula|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~59_combout\ = ((\ula|ShiftRight0~25_combout\ & \ula|ShiftLeft0~29_combout\)) # (!\ula|ShiftRight1~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~25_combout\,
	datac => \ula|ShiftLeft0~29_combout\,
	datad => \ula|ShiftRight1~65_combout\,
	combout => \ula|ShiftRight0~59_combout\);

-- Location: LCCOMB_X51_Y36_N4
\ula|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~1_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ula|Selector16~6_combout\) # ((\ula|Selector16~7_combout\ & \ula|ShiftRight0~59_combout\)))) # (!\ula|ShiftRight1~67_combout\ & (\ula|Selector16~7_combout\ & (\ula|ShiftRight0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~67_combout\,
	datab => \ula|Selector16~7_combout\,
	datac => \ula|ShiftRight0~59_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector9~1_combout\);

-- Location: LCCOMB_X51_Y41_N0
\ula|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~2_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector9~1_combout\) # ((\ula|ShiftLeft0~28_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~28_combout\,
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector11~2_combout\,
	datad => \ula|Selector9~1_combout\,
	combout => \ula|Selector9~2_combout\);

-- Location: LCCOMB_X51_Y41_N10
\ula|Selector9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~8_combout\ = (\ula|Selector9~7_combout\) # ((\ula|Selector9~2_combout\) # ((\ula|Selector14~4_combout\ & \ula|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~4_combout\,
	datab => \ula|Selector9~0_combout\,
	datac => \ula|Selector9~7_combout\,
	datad => \ula|Selector9~2_combout\,
	combout => \ula|Selector9~8_combout\);

-- Location: LCCOMB_X51_Y41_N28
\Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(22)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(22),
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector9~8_combout\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X51_Y41_N6
\Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux9~0_combout\ & ((\PCmais4[22]~40_combout\))) # (!\Mux9~0_combout\ & (\gerador_imm|Selector8~2_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector8~2_combout\,
	datab => \PCmais4[22]~40_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux9~0_combout\,
	combout => \Mux9~1_combout\);

-- Location: LCFF_X50_Y44_N5
\breg|XREGS[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][22]~regout\);

-- Location: LCFF_X54_Y44_N9
\breg|XREGS[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][22]~regout\);

-- Location: LCCOMB_X50_Y44_N4
\breg|ro2~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~86_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[14][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[14][22]~regout\,
	datad => \breg|XREGS[12][22]~regout\,
	combout => \breg|ro2~86_combout\);

-- Location: LCFF_X50_Y44_N23
\breg|XREGS[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][22]~regout\);

-- Location: LCCOMB_X50_Y44_N22
\breg|ro2~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~87_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~86_combout\ & ((\breg|XREGS[15][22]~regout\))) # (!\breg|ro2~86_combout\ & (\breg|XREGS[13][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (\breg|ro2~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~86_combout\,
	datac => \breg|XREGS[13][22]~regout\,
	datad => \breg|XREGS[15][22]~regout\,
	combout => \breg|ro2~87_combout\);

-- Location: LCFF_X50_Y46_N3
\breg|XREGS[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][22]~regout\);

-- Location: LCCOMB_X50_Y46_N2
\breg|ro2~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~81_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][22]~regout\,
	datac => \breg|XREGS[4][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~81_combout\);

-- Location: LCCOMB_X50_Y46_N26
\breg|ro2~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~82_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~81_combout\ & ((\breg|XREGS[7][22]~regout\))) # (!\breg|ro2~81_combout\ & (\breg|XREGS[5][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[5][22]~regout\,
	datac => \breg|XREGS[7][22]~regout\,
	datad => \breg|ro2~81_combout\,
	combout => \breg|ro2~82_combout\);

-- Location: LCCOMB_X59_Y38_N0
\breg|ro2~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~83_combout\ = (\breg|ro2[18]~17_combout\ & (\breg|ro2[18]~14_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|ro2[18]~14_combout\ & (\breg|XREGS[2][22]~regout\)) # (!\breg|ro2[18]~14_combout\ & ((\breg|XREGS[1][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][22]~regout\,
	datad => \breg|XREGS[1][22]~regout\,
	combout => \breg|ro2~83_combout\);

-- Location: LCCOMB_X57_Y45_N30
\breg|ro2~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~84_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~83_combout\ & (\breg|XREGS[3][22]~regout\)) # (!\breg|ro2~83_combout\ & ((\breg|ro2~82_combout\))))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][22]~regout\,
	datab => \breg|ro2~82_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~83_combout\,
	combout => \breg|ro2~84_combout\);

-- Location: LCCOMB_X49_Y45_N18
\breg|ro2~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~79_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[9][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[9][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~79_combout\);

-- Location: LCCOMB_X49_Y45_N2
\breg|ro2~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~80_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~79_combout\ & (\breg|XREGS[11][22]~regout\)) # (!\breg|ro2~79_combout\ & ((\breg|XREGS[10][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[11][22]~regout\,
	datac => \breg|XREGS[10][22]~regout\,
	datad => \breg|ro2~79_combout\,
	combout => \breg|ro2~80_combout\);

-- Location: LCCOMB_X57_Y45_N16
\breg|ro2~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~85_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2~80_combout\) # (\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & (\breg|ro2~84_combout\ & ((!\breg|ro2[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~84_combout\,
	datac => \breg|ro2~80_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~85_combout\);

-- Location: LCCOMB_X51_Y44_N2
\breg|ro2~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~69_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~69_combout\);

-- Location: LCCOMB_X57_Y41_N30
\breg|ro2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~70_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~69_combout\ & (\breg|XREGS[29][22]~regout\)) # (!\breg|ro2~69_combout\ & ((\breg|XREGS[21][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][22]~regout\,
	datab => \breg|XREGS[21][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~69_combout\,
	combout => \breg|ro2~70_combout\);

-- Location: LCFF_X50_Y45_N1
\breg|XREGS[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][22]~regout\);

-- Location: LCFF_X50_Y45_N31
\breg|XREGS[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][22]~regout\);

-- Location: LCCOMB_X50_Y45_N30
\breg|ro2~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~73_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][22]~regout\,
	datac => \breg|XREGS[16][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~73_combout\);

-- Location: LCCOMB_X51_Y47_N28
\breg|ro2~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~74_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~73_combout\ & (\breg|XREGS[28][22]~regout\)) # (!\breg|ro2~73_combout\ & ((\breg|XREGS[20][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][22]~regout\,
	datad => \breg|ro2~73_combout\,
	combout => \breg|ro2~74_combout\);

-- Location: LCFF_X50_Y43_N5
\breg|XREGS[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][22]~regout\);

-- Location: LCFF_X50_Y43_N15
\breg|XREGS[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][22]~regout\);

-- Location: LCCOMB_X50_Y43_N14
\breg|ro2~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~72_combout\ = (\breg|ro2~71_combout\ & (((\breg|XREGS[30][22]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~71_combout\ & (\breg|XREGS[26][22]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~71_combout\,
	datab => \breg|XREGS[26][22]~regout\,
	datac => \breg|XREGS[30][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~72_combout\);

-- Location: LCCOMB_X50_Y47_N4
\breg|ro2~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~75_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|ro2~72_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~74_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~74_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~72_combout\,
	combout => \breg|ro2~75_combout\);

-- Location: LCFF_X58_Y42_N5
\breg|XREGS[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][22]~regout\);

-- Location: LCCOMB_X58_Y42_N4
\breg|ro2~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~77_combout\ = (\breg|ro2~76_combout\ & (((\breg|XREGS[31][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~76_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[27][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~76_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][22]~regout\,
	datad => \breg|XREGS[31][22]~regout\,
	combout => \breg|ro2~77_combout\);

-- Location: LCCOMB_X60_Y44_N12
\breg|ro2~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~78_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~75_combout\ & ((\breg|ro2~77_combout\))) # (!\breg|ro2~75_combout\ & (\breg|ro2~70_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~70_combout\,
	datac => \breg|ro2~75_combout\,
	datad => \breg|ro2~77_combout\,
	combout => \breg|ro2~78_combout\);

-- Location: LCCOMB_X60_Y44_N14
\breg|ro2~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~88_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~85_combout\ & (\breg|ro2~87_combout\)) # (!\breg|ro2~85_combout\ & ((\breg|ro2~78_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~87_combout\,
	datac => \breg|ro2~85_combout\,
	datad => \breg|ro2~78_combout\,
	combout => \breg|ro2~88_combout\);

-- Location: LCCOMB_X59_Y41_N26
\breg|ro2~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~89_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux9~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~88_combout\) # ((\contr|Mux10~1_combout\ & \Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~88_combout\,
	datad => \Mux9~1_combout\,
	combout => \breg|ro2~89_combout\);

-- Location: LCFF_X59_Y41_N27
\breg|ro2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(22));

-- Location: LCFF_X49_Y45_N15
\breg|XREGS[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][23]~regout\);

-- Location: LCFF_X49_Y45_N13
\breg|XREGS[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][23]~regout\);

-- Location: LCCOMB_X49_Y45_N12
\breg|ro2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~49_combout\ = (\breg|ro2~48_combout\ & (((\breg|XREGS[11][23]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~48_combout\ & (\breg|XREGS[9][23]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~48_combout\,
	datab => \breg|XREGS[9][23]~regout\,
	datac => \breg|XREGS[11][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~49_combout\);

-- Location: LCFF_X50_Y44_N9
\breg|XREGS[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][23]~regout\);

-- Location: LCCOMB_X47_Y44_N10
\breg|XREGS[12][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[12][23]~feeder_combout\);

-- Location: LCFF_X47_Y44_N11
\breg|XREGS[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][23]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][23]~regout\);

-- Location: LCCOMB_X50_Y44_N8
\breg|ro2~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~65_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|XREGS[13][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[13][23]~regout\,
	datad => \breg|XREGS[12][23]~regout\,
	combout => \breg|ro2~65_combout\);

-- Location: LCFF_X50_Y44_N15
\breg|XREGS[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][23]~regout\);

-- Location: LCCOMB_X50_Y44_N14
\breg|ro2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~66_combout\ = (\breg|ro2~65_combout\ & ((\breg|XREGS[15][23]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~65_combout\ & (((\breg|XREGS[14][23]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][23]~regout\,
	datab => \breg|ro2~65_combout\,
	datac => \breg|XREGS[14][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~66_combout\);

-- Location: LCFF_X50_Y43_N13
\breg|XREGS[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][23]~regout\);

-- Location: LCFF_X49_Y43_N27
\breg|XREGS[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][23]~regout\);

-- Location: LCCOMB_X49_Y43_N26
\breg|ro2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~50_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~50_combout\);

-- Location: LCCOMB_X50_Y43_N12
\breg|ro2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~51_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~50_combout\ & (\breg|XREGS[30][23]~regout\)) # (!\breg|ro2~50_combout\ & ((\breg|XREGS[26][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][23]~regout\,
	datad => \breg|ro2~50_combout\,
	combout => \breg|ro2~51_combout\);

-- Location: LCFF_X49_Y41_N29
\breg|XREGS[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][23]~regout\);

-- Location: LCFF_X49_Y41_N7
\breg|XREGS[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][23]~regout\);

-- Location: LCCOMB_X49_Y41_N6
\breg|ro2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~57_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][23]~regout\,
	datac => \breg|XREGS[19][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~57_combout\);

-- Location: LCCOMB_X54_Y45_N0
\breg|XREGS[27][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[27][23]~feeder_combout\);

-- Location: LCFF_X54_Y45_N1
\breg|XREGS[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][23]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][23]~regout\);

-- Location: LCCOMB_X54_Y45_N26
\breg|ro2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~58_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~57_combout\ & (\breg|XREGS[31][23]~regout\)) # (!\breg|ro2~57_combout\ & ((\breg|XREGS[27][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|ro2~57_combout\,
	datad => \breg|XREGS[27][23]~regout\,
	combout => \breg|ro2~58_combout\);

-- Location: LCFF_X57_Y41_N11
\breg|XREGS[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][23]~regout\);

-- Location: LCFF_X51_Y44_N17
\breg|XREGS[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][23]~regout\);

-- Location: LCFF_X51_Y44_N11
\breg|XREGS[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][23]~regout\);

-- Location: LCCOMB_X51_Y44_N16
\breg|ro2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~52_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[17][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][23]~regout\,
	datad => \breg|XREGS[25][23]~regout\,
	combout => \breg|ro2~52_combout\);

-- Location: LCCOMB_X57_Y41_N10
\breg|ro2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~53_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~52_combout\ & ((\breg|XREGS[29][23]~regout\))) # (!\breg|ro2~52_combout\ & (\breg|XREGS[21][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][23]~regout\,
	datad => \breg|ro2~52_combout\,
	combout => \breg|ro2~53_combout\);

-- Location: LCFF_X50_Y48_N29
\breg|XREGS[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][23]~regout\);

-- Location: LCFF_X50_Y45_N9
\breg|XREGS[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][23]~regout\);

-- Location: LCFF_X50_Y45_N19
\breg|XREGS[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][23]~regout\);

-- Location: LCCOMB_X50_Y45_N18
\breg|ro2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~54_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][23]~regout\,
	datac => \breg|XREGS[16][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~54_combout\);

-- Location: LCCOMB_X51_Y49_N20
\breg|ro2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~55_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~54_combout\ & ((\breg|XREGS[28][23]~regout\))) # (!\breg|ro2~54_combout\ & (\breg|XREGS[20][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][23]~regout\,
	datab => \breg|XREGS[28][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~54_combout\,
	combout => \breg|ro2~55_combout\);

-- Location: LCCOMB_X59_Y43_N0
\breg|ro2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~56_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|ro2~53_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~53_combout\,
	datad => \breg|ro2~55_combout\,
	combout => \breg|ro2~56_combout\);

-- Location: LCCOMB_X59_Y43_N2
\breg|ro2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~59_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~56_combout\ & ((\breg|ro2~58_combout\))) # (!\breg|ro2~56_combout\ & (\breg|ro2~51_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~51_combout\,
	datac => \breg|ro2~58_combout\,
	datad => \breg|ro2~56_combout\,
	combout => \breg|ro2~59_combout\);

-- Location: LCFF_X59_Y38_N27
\breg|XREGS[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][23]~regout\);

-- Location: LCFF_X51_Y46_N19
\breg|XREGS[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][23]~regout\);

-- Location: LCCOMB_X59_Y38_N26
\breg|ro2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~63_combout\ = (\breg|ro2~62_combout\ & (((\breg|XREGS[3][23]~regout\)) # (!\breg|ro2[18]~14_combout\))) # (!\breg|ro2~62_combout\ & (\breg|ro2[18]~14_combout\ & (\breg|XREGS[2][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~62_combout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][23]~regout\,
	datad => \breg|XREGS[3][23]~regout\,
	combout => \breg|ro2~63_combout\);

-- Location: LCCOMB_X59_Y43_N20
\breg|ro2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~64_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & (\breg|ro2~59_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~59_combout\,
	datac => \breg|ro2~63_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~64_combout\);

-- Location: LCCOMB_X54_Y43_N16
\breg|ro2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~67_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~64_combout\ & ((\breg|ro2~66_combout\))) # (!\breg|ro2~64_combout\ & (\breg|ro2~49_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~49_combout\,
	datac => \breg|ro2~66_combout\,
	datad => \breg|ro2~64_combout\,
	combout => \breg|ro2~67_combout\);

-- Location: LCCOMB_X50_Y42_N12
\breg|ro2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~68_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux8~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~67_combout\) # ((\contr|Mux10~1_combout\ & \Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~67_combout\,
	datad => \Mux8~1_combout\,
	combout => \breg|ro2~68_combout\);

-- Location: LCFF_X50_Y42_N13
\breg|ro2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(23));

-- Location: LCCOMB_X59_Y41_N24
\breg|ro2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~47_combout\ = (\breg|ro2~46_combout\ & (((\contr|Mux10~1_combout\ & \Mux7~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~46_combout\ & (\contr|Mux10~1_combout\ & ((\Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~46_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux7~1_combout\,
	combout => \breg|ro2~47_combout\);

-- Location: LCFF_X59_Y41_N25
\breg|ro2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(24));

-- Location: LCCOMB_X49_Y35_N30
\PCmais4[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[16]~28_combout\ = (PC(16) & (\PCmais4[15]~27\ $ (GND))) # (!PC(16) & (!\PCmais4[15]~27\ & VCC))
-- \PCmais4[16]~29\ = CARRY((PC(16) & !\PCmais4[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(16),
	datad => VCC,
	cin => \PCmais4[15]~27\,
	combout => \PCmais4[16]~28_combout\,
	cout => \PCmais4[16]~29\);

-- Location: LCCOMB_X49_Y34_N0
\PCmais4[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[17]~30_combout\ = (PC(17) & (!\PCmais4[16]~29\)) # (!PC(17) & ((\PCmais4[16]~29\) # (GND)))
-- \PCmais4[17]~31\ = CARRY((!\PCmais4[16]~29\) # (!PC(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(17),
	datad => VCC,
	cin => \PCmais4[16]~29\,
	combout => \PCmais4[17]~30_combout\,
	cout => \PCmais4[17]~31\);

-- Location: LCCOMB_X49_Y34_N2
\PCmais4[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[18]~32_combout\ = (PC(18) & (\PCmais4[17]~31\ $ (GND))) # (!PC(18) & (!\PCmais4[17]~31\ & VCC))
-- \PCmais4[18]~33\ = CARRY((PC(18) & !\PCmais4[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(18),
	datad => VCC,
	cin => \PCmais4[17]~31\,
	combout => \PCmais4[18]~32_combout\,
	cout => \PCmais4[18]~33\);

-- Location: LCCOMB_X49_Y34_N4
\PCmais4[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[19]~34_combout\ = (PC(19) & (!\PCmais4[18]~33\)) # (!PC(19) & ((\PCmais4[18]~33\) # (GND)))
-- \PCmais4[19]~35\ = CARRY((!\PCmais4[18]~33\) # (!PC(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(19),
	datad => VCC,
	cin => \PCmais4[18]~33\,
	combout => \PCmais4[19]~34_combout\,
	cout => \PCmais4[19]~35\);

-- Location: LCCOMB_X53_Y36_N12
\Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector11~4_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector12~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector11~4_combout\,
	datad => \ula|Selector12~8_combout\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X53_Y36_N26
\Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux12~0_combout\ & ((\PCmais4[19]~34_combout\))) # (!\Mux12~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(19))))) # (!\contr|Mux5~3_combout\ & (((\Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(19),
	datac => \PCmais4[19]~34_combout\,
	datad => \Mux12~0_combout\,
	combout => \Mux12~1_combout\);

-- Location: LCCOMB_X53_Y40_N22
\breg|XREGS[8][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[8][19]~feeder_combout\);

-- Location: LCFF_X53_Y40_N23
\breg|XREGS[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][19]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][19]~regout\);

-- Location: LCFF_X53_Y38_N15
\breg|XREGS[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][19]~regout\);

-- Location: LCCOMB_X57_Y36_N6
\breg|ro2~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~132_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[8][19]~regout\,
	datac => \breg|XREGS[10][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~132_combout\);

-- Location: LCFF_X57_Y36_N21
\breg|XREGS[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][19]~regout\);

-- Location: LCCOMB_X57_Y36_N12
\breg|XREGS[11][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[11][19]~feeder_combout\);

-- Location: LCFF_X57_Y36_N13
\breg|XREGS[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][19]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][19]~regout\);

-- Location: LCCOMB_X57_Y36_N14
\breg|ro2~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~133_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~132_combout\ & ((\breg|XREGS[11][19]~regout\))) # (!\breg|ro2~132_combout\ & (\breg|XREGS[9][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~132_combout\,
	datac => \breg|XREGS[9][19]~regout\,
	datad => \breg|XREGS[11][19]~regout\,
	combout => \breg|ro2~133_combout\);

-- Location: LCFF_X53_Y36_N27
\breg|XREGS[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux12~1_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][19]~regout\);

-- Location: LCFF_X58_Y40_N3
\breg|XREGS[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][19]~regout\);

-- Location: LCCOMB_X60_Y38_N18
\breg|ro2~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~142_combout\ = (\breg|ro2~141_combout\ & ((\breg|XREGS[31][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~141_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- \breg|XREGS[27][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~141_combout\,
	datab => \breg|XREGS[31][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[27][19]~regout\,
	combout => \breg|ro2~142_combout\);

-- Location: LCFF_X49_Y43_N19
\breg|XREGS[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][19]~regout\);

-- Location: LCFF_X49_Y43_N5
\breg|XREGS[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][19]~regout\);

-- Location: LCCOMB_X49_Y43_N4
\breg|ro2~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~134_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][19]~regout\,
	datac => \breg|XREGS[22][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~134_combout\);

-- Location: LCFF_X50_Y43_N23
\breg|XREGS[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][19]~regout\);

-- Location: LCCOMB_X50_Y43_N22
\breg|ro2~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~135_combout\ = (\breg|ro2~134_combout\ & (((\breg|XREGS[30][19]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~134_combout\ & (\breg|XREGS[26][19]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][19]~regout\,
	datab => \breg|ro2~134_combout\,
	datac => \breg|XREGS[30][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~135_combout\);

-- Location: LCCOMB_X60_Y38_N8
\breg|ro2~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~143_combout\ = (\breg|ro2~140_combout\ & ((\breg|ro2~142_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~140_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~140_combout\,
	datab => \breg|ro2~142_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~135_combout\,
	combout => \breg|ro2~143_combout\);

-- Location: LCCOMB_X60_Y38_N26
\breg|ro2~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~148_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2~143_combout\) # (\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~147_combout\ & ((!\breg|ro2[18]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~147_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~143_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~148_combout\);

-- Location: LCFF_X54_Y44_N23
\breg|XREGS[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][19]~regout\);

-- Location: LCFF_X50_Y44_N13
\breg|XREGS[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][19]~regout\);

-- Location: LCFF_X54_Y44_N5
\breg|XREGS[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][19]~regout\);

-- Location: LCCOMB_X50_Y44_N30
\breg|ro2~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~149_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][19]~regout\,
	combout => \breg|ro2~149_combout\);

-- Location: LCCOMB_X50_Y44_N12
\breg|ro2~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~150_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~149_combout\ & (\breg|XREGS[15][19]~regout\)) # (!\breg|ro2~149_combout\ & ((\breg|XREGS[14][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[15][19]~regout\,
	datac => \breg|XREGS[14][19]~regout\,
	datad => \breg|ro2~149_combout\,
	combout => \breg|ro2~150_combout\);

-- Location: LCCOMB_X51_Y43_N30
\breg|ro2~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~151_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~148_combout\ & ((\breg|ro2~150_combout\))) # (!\breg|ro2~148_combout\ & (\breg|ro2~133_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~133_combout\,
	datac => \breg|ro2~148_combout\,
	datad => \breg|ro2~150_combout\,
	combout => \breg|ro2~151_combout\);

-- Location: LCCOMB_X51_Y43_N4
\breg|ro2~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~152_combout\ = (\contr|Mux10~1_combout\ & ((\Mux12~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~151_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & ((\breg|ro2~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \Mux12~1_combout\,
	datad => \breg|ro2~151_combout\,
	combout => \breg|ro2~152_combout\);

-- Location: LCFF_X51_Y43_N5
\breg|ro2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(19));

-- Location: LCCOMB_X49_Y40_N20
\gerador_imm|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector15~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector11~3_combout\,
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \gerador_imm|Selector15~3_combout\);

-- Location: LCCOMB_X52_Y38_N18
\Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\) # (\gerador_imm|Selector15~3_combout\)))) # (!\contr|Mux4~1_combout\ & (\ula|Selector16~10_combout\ & (!\contr|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~10_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \gerador_imm|Selector15~3_combout\,
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X52_Y38_N24
\Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux16~0_combout\ & (\PCmais4[15]~26_combout\)) # (!\Mux16~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(15)))))) # (!\contr|Mux5~3_combout\ & (((\Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[15]~26_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(15),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux16~0_combout\,
	combout => \Mux16~1_combout\);

-- Location: LCFF_X59_Y35_N1
\breg|XREGS[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][15]~regout\);

-- Location: LCCOMB_X53_Y34_N16
\breg|ro2~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~209_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][15]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][15]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][15]~regout\,
	datab => \breg|XREGS[1][15]~regout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~209_combout\);

-- Location: LCCOMB_X59_Y35_N0
\breg|ro2~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~210_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~209_combout\ & ((\breg|XREGS[3][15]~regout\))) # (!\breg|ro2~209_combout\ & (\breg|ro2~208_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~208_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|XREGS[3][15]~regout\,
	datad => \breg|ro2~209_combout\,
	combout => \breg|ro2~210_combout\);

-- Location: LCCOMB_X59_Y44_N20
\breg|ro2~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~211_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~206_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~210_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~206_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~210_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~211_combout\);

-- Location: LCCOMB_X56_Y43_N10
\breg|ro2~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~202_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][15]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][15]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~202_combout\);

-- Location: LCCOMB_X54_Y45_N30
\breg|ro2~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~203_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~202_combout\ & ((\breg|XREGS[31][15]~regout\))) # (!\breg|ro2~202_combout\ & (\breg|XREGS[27][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][15]~regout\,
	datad => \breg|ro2~202_combout\,
	combout => \breg|ro2~203_combout\);

-- Location: LCCOMB_X60_Y38_N10
\breg|XREGS[24][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[24][15]~feeder_combout\);

-- Location: LCFF_X60_Y38_N11
\breg|XREGS[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][15]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][15]~regout\);

-- Location: LCCOMB_X60_Y45_N4
\breg|ro2~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~199_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\mem_i|altsyncram_component|auto_generated|q_a\(23))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][15]~regout\,
	datad => \breg|XREGS[24][15]~regout\,
	combout => \breg|ro2~199_combout\);

-- Location: LCCOMB_X60_Y46_N0
\breg|ro2~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~200_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~199_combout\ & (\breg|XREGS[28][15]~regout\)) # (!\breg|ro2~199_combout\ & ((\breg|XREGS[20][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][15]~regout\,
	datab => \breg|XREGS[20][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~199_combout\,
	combout => \breg|ro2~200_combout\);

-- Location: LCFF_X60_Y37_N9
\breg|XREGS[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][15]~regout\);

-- Location: LCCOMB_X60_Y37_N8
\breg|ro2~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~197_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~197_combout\);

-- Location: LCCOMB_X60_Y41_N4
\breg|ro2~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~198_combout\ = (\breg|ro2~197_combout\ & (((\breg|XREGS[30][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~197_combout\ & (\breg|XREGS[26][15]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][15]~regout\,
	datab => \breg|ro2~197_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[30][15]~regout\,
	combout => \breg|ro2~198_combout\);

-- Location: LCCOMB_X59_Y46_N22
\breg|ro2~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~201_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|ro2~198_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~200_combout\,
	datad => \breg|ro2~198_combout\,
	combout => \breg|ro2~201_combout\);

-- Location: LCCOMB_X59_Y44_N18
\breg|ro2~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~204_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~201_combout\ & ((\breg|ro2~203_combout\))) # (!\breg|ro2~201_combout\ & (\breg|ro2~196_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~196_combout\,
	datab => \breg|ro2~203_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~201_combout\,
	combout => \breg|ro2~204_combout\);

-- Location: LCCOMB_X59_Y44_N6
\breg|ro2~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~214_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~211_combout\ & (\breg|ro2~213_combout\)) # (!\breg|ro2~211_combout\ & ((\breg|ro2~204_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~213_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~211_combout\,
	datad => \breg|ro2~204_combout\,
	combout => \breg|ro2~214_combout\);

-- Location: LCCOMB_X60_Y44_N4
\breg|ro2~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~215_combout\ = (\breg|ro2~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux16~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~214_combout\) # ((\contr|Mux10~1_combout\ & \Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~214_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \breg|ro2~215_combout\);

-- Location: LCFF_X60_Y44_N5
\breg|ro2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(15));

-- Location: LCCOMB_X49_Y40_N10
\gerador_imm|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector9~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \gerador_imm|Mux6~1_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\gerador_imm|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \gerador_imm|Selector9~2_combout\);

-- Location: LCCOMB_X56_Y37_N20
\ula|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~63_combout\ = (\ula|ShiftRight1~26_combout\ & (!\ula|ShiftRight1~12_combout\ & ((!\ula|ShiftRight1~29_combout\) # (!\ula|Selector4~2_combout\)))) # (!\ula|ShiftRight1~26_combout\ & (((!\ula|ShiftRight1~29_combout\)) # 
-- (!\ula|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~26_combout\,
	datab => \ula|Selector4~2_combout\,
	datac => \ula|ShiftRight1~29_combout\,
	datad => \ula|ShiftRight1~12_combout\,
	combout => \ula|ShiftRight1~63_combout\);

-- Location: LCCOMB_X50_Y35_N18
\ula|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~62_combout\ = (\ulaB[1]~18_combout\ & (\breg|ro1\(31))) # (!\ulaB[1]~18_combout\ & ((\ulaB[2]~19_combout\ & (\breg|ro1\(31))) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(31),
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftRight1~62_combout\);

-- Location: LCCOMB_X56_Y37_N2
\ula|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~64_combout\ = ((\ulaB[3]~20_combout\ & \ula|ShiftRight1~62_combout\)) # (!\ula|ShiftRight1~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight1~63_combout\,
	datad => \ula|ShiftRight1~62_combout\,
	combout => \ula|ShiftRight1~64_combout\);

-- Location: LCCOMB_X56_Y37_N10
\ula|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~60_combout\ = ((\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & \ula|ShiftRight0~18_combout\))) # (!\ula|ShiftRight1~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~63_combout\,
	datad => \ula|ShiftRight0~18_combout\,
	combout => \ula|ShiftRight0~60_combout\);

-- Location: LCCOMB_X51_Y37_N30
\ula|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~1_combout\ = (\ula|Selector16~7_combout\ & ((\ula|ShiftRight0~60_combout\) # ((\ula|Selector16~6_combout\ & \ula|ShiftRight1~64_combout\)))) # (!\ula|Selector16~7_combout\ & (\ula|Selector16~6_combout\ & (\ula|ShiftRight1~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~7_combout\,
	datab => \ula|Selector16~6_combout\,
	datac => \ula|ShiftRight1~64_combout\,
	datad => \ula|ShiftRight0~60_combout\,
	combout => \ula|Selector10~1_combout\);

-- Location: LCCOMB_X50_Y37_N20
\ula|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~2_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector10~1_combout\) # ((\ula|ShiftLeft0~25_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~25_combout\,
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector11~2_combout\,
	datad => \ula|Selector10~1_combout\,
	combout => \ula|Selector10~2_combout\);

-- Location: LCCOMB_X48_Y37_N8
\ula|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~72_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(20))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(21),
	combout => \ula|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X49_Y36_N0
\ula|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~73_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~66_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~66_combout\,
	datad => \ula|ShiftLeft0~72_combout\,
	combout => \ula|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X49_Y36_N28
\ula|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~54_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(14)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(15),
	datac => \breg|ro1\(14),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X50_Y36_N4
\ula|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~60_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(16))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(16),
	datad => \breg|ro1\(17),
	combout => \ula|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X49_Y36_N2
\ula|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~61_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~54_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~54_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftLeft0~60_combout\,
	combout => \ula|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X50_Y36_N26
\ula|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~74_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~61_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~73_combout\,
	datad => \ula|ShiftLeft0~61_combout\,
	combout => \ula|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X51_Y41_N26
\ula|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[21]~33_combout\) # ((\breg|ro1\(21))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[21]~33_combout\ $ (\breg|ro1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \ulaB[21]~33_combout\,
	datac => \breg|ro1\(21),
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector10~3_combout\);

-- Location: LCCOMB_X54_Y40_N20
\ula_cnt|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux13~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & !\mem_i|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	combout => \ula_cnt|Mux13~0_combout\);

-- Location: LCCOMB_X54_Y40_N12
\ula_cnt|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux25~0_combout\ = (\contr|Mux9~1_combout\) # ((\ula_cnt|Equal0~3_combout\) # ((!\ula_cnt|Mux20~0_combout\) # (!\ula_cnt|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux9~1_combout\,
	datab => \ula_cnt|Equal0~3_combout\,
	datac => \ula_cnt|Mux13~0_combout\,
	datad => \ula_cnt|Mux20~0_combout\,
	combout => \ula_cnt|Mux25~0_combout\);

-- Location: LCCOMB_X53_Y40_N16
\ula_cnt|opcode.SUB_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SUB_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((!\ula_cnt|Mux25~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SUB_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula_cnt|Mux25~0_combout\,
	datad => \ula_cnt|Mux15~1clkctrl_outclk\,
	combout => \ula_cnt|opcode.SUB_OP~combout\);

-- Location: LCCOMB_X50_Y37_N18
\ula|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~42_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~42_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~42_combout\,
	datad => \ula|Add1~42_combout\,
	combout => \ula|Selector10~4_combout\);

-- Location: LCCOMB_X50_Y37_N12
\ula|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~5_combout\ = (\ula|Selector10~4_combout\) # ((\breg|ro1\(21) & (\ulaB[21]~33_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(21),
	datab => \ulaB[21]~33_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector10~4_combout\,
	combout => \ula|Selector10~5_combout\);

-- Location: LCCOMB_X50_Y37_N22
\ula|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~6_combout\ = (\ula|Selector10~3_combout\) # ((\ula|Selector10~5_combout\) # ((\ula|Selector14~0_combout\ & \ula|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~0_combout\,
	datab => \ula|ShiftLeft0~74_combout\,
	datac => \ula|Selector10~3_combout\,
	datad => \ula|Selector10~5_combout\,
	combout => \ula|Selector10~6_combout\);

-- Location: LCCOMB_X50_Y37_N0
\ula|Selector10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~7_combout\ = (\ula|Selector10~2_combout\) # ((\ula|Selector10~6_combout\) # ((\ula|Selector10~0_combout\ & \ula|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector10~0_combout\,
	datab => \ula|Selector14~4_combout\,
	datac => \ula|Selector10~2_combout\,
	datad => \ula|Selector10~6_combout\,
	combout => \ula|Selector10~7_combout\);

-- Location: LCCOMB_X50_Y37_N10
\Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector9~2_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector9~2_combout\,
	datad => \ula|Selector10~7_combout\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X50_Y37_N16
\Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux10~0_combout\ & (\PCmais4[21]~38_combout\)) # (!\Mux10~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(21)))))) # (!\contr|Mux5~3_combout\ & (((\Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[21]~38_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(21),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux10~0_combout\,
	combout => \Mux10~1_combout\);

-- Location: LCFF_X50_Y39_N17
\breg|XREGS[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][21]~regout\);

-- Location: LCFF_X51_Y45_N21
\breg|XREGS[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][21]~regout\);

-- Location: LCCOMB_X62_Y38_N12
\breg|XREGS[9][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[9][21]~feeder_combout\);

-- Location: LCFF_X62_Y38_N13
\breg|XREGS[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][21]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][21]~regout\);

-- Location: LCCOMB_X51_Y45_N20
\breg|ro1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~48_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][21]~regout\,
	datad => \breg|XREGS[9][21]~regout\,
	combout => \breg|ro1~48_combout\);

-- Location: LCFF_X62_Y37_N21
\breg|XREGS[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][21]~regout\);

-- Location: LCCOMB_X58_Y35_N8
\breg|ro1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~49_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~48_combout\ & ((\breg|XREGS[11][21]~regout\))) # (!\breg|ro1~48_combout\ & (\breg|XREGS[10][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[10][21]~regout\,
	datac => \breg|ro1~48_combout\,
	datad => \breg|XREGS[11][21]~regout\,
	combout => \breg|ro1~49_combout\);

-- Location: LCCOMB_X58_Y36_N26
\breg|ro1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~60_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[4][21]~regout\,
	datac => \breg|XREGS[6][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~60_combout\);

-- Location: LCCOMB_X58_Y36_N18
\breg|ro1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~61_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~60_combout\ & ((\breg|XREGS[7][21]~regout\))) # (!\breg|ro1~60_combout\ & (\breg|XREGS[5][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][21]~regout\,
	datac => \breg|XREGS[7][21]~regout\,
	datad => \breg|ro1~60_combout\,
	combout => \breg|ro1~61_combout\);

-- Location: LCFF_X59_Y37_N9
\breg|XREGS[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][21]~regout\);

-- Location: LCCOMB_X59_Y37_N8
\breg|ro1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~62_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~61_combout\) # ((\breg|ro1[29]~17_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|XREGS[1][21]~regout\ & !\breg|ro1[29]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1~61_combout\,
	datac => \breg|XREGS[1][21]~regout\,
	datad => \breg|ro1[29]~17_combout\,
	combout => \breg|ro1~62_combout\);

-- Location: LCFF_X50_Y37_N17
\breg|XREGS[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux10~1_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][21]~regout\);

-- Location: LCCOMB_X59_Y37_N26
\breg|ro1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~63_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~62_combout\ & ((\breg|XREGS[3][21]~regout\))) # (!\breg|ro1~62_combout\ & (\breg|XREGS[2][21]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|ro1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|ro1~62_combout\,
	datac => \breg|XREGS[2][21]~regout\,
	datad => \breg|XREGS[3][21]~regout\,
	combout => \breg|ro1~63_combout\);

-- Location: LCCOMB_X60_Y36_N14
\breg|ro1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~64_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~59_combout\) # ((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((!\breg|ro1[29]~13_combout\ & \breg|ro1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~59_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~63_combout\,
	combout => \breg|ro1~64_combout\);

-- Location: LCCOMB_X58_Y35_N6
\breg|ro1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~67_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~64_combout\ & (\breg|ro1~66_combout\)) # (!\breg|ro1~64_combout\ & ((\breg|ro1~49_combout\))))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~66_combout\,
	datab => \breg|ro1~49_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~64_combout\,
	combout => \breg|ro1~67_combout\);

-- Location: LCCOMB_X50_Y37_N30
\breg|ro1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~68_combout\ = (\breg|ro1~25_combout\ & (((\Mux10~1_combout\ & \contr|Mux10~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~67_combout\) # ((\Mux10~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~67_combout\,
	datac => \Mux10~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro1~68_combout\);

-- Location: LCFF_X50_Y37_N31
\breg|ro1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(21));

-- Location: LCCOMB_X50_Y42_N28
\ula|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~4_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(22))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(22)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(21),
	datac => \breg|ro1\(22),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~4_combout\);

-- Location: LCCOMB_X50_Y42_N6
\ula|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~5_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~4_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(21))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(21),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~4_combout\,
	combout => \ula|ShiftRight0~5_combout\);

-- Location: LCCOMB_X50_Y42_N4
\ula|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~12_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight1~11_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~11_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~5_combout\,
	combout => \ula|ShiftRight1~12_combout\);

-- Location: LCCOMB_X56_Y37_N26
\ula|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~3_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~29_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~29_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~12_combout\,
	combout => \ula|Selector18~3_combout\);

-- Location: LCCOMB_X49_Y36_N16
\ula|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~6_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(18))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(18)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(17),
	datac => \breg|ro1\(18),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~6_combout\);

-- Location: LCCOMB_X50_Y36_N0
\ula|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~7_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~6_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(17))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(17),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~6_combout\,
	combout => \ula|ShiftRight0~7_combout\);

-- Location: LCCOMB_X57_Y37_N4
\ula|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~13_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(20))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(20)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(20),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~13_combout\);

-- Location: LCCOMB_X57_Y37_N18
\ula|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~14_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~13_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(19))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight1~13_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight1~14_combout\);

-- Location: LCCOMB_X57_Y37_N20
\ula|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~15_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~14_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~7_combout\,
	datad => \ula|ShiftRight1~14_combout\,
	combout => \ula|ShiftRight1~15_combout\);

-- Location: LCCOMB_X49_Y36_N26
\ula|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~18_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(16))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(16)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(15),
	datac => \breg|ro1\(16),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~18_combout\);

-- Location: LCCOMB_X50_Y36_N22
\ula|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~19_combout\ = (\gerador_imm|Selector30~1_combout\ & (((\ula|ShiftRight1~18_combout\)))) # (!\gerador_imm|Selector30~1_combout\ & ((\contr|Mux7~1_combout\ & (\breg|ro1\(15))) # (!\contr|Mux7~1_combout\ & ((\ula|ShiftRight1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(15),
	datab => \gerador_imm|Selector30~1_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \ula|ShiftRight1~18_combout\,
	combout => \ula|ShiftRight1~19_combout\);

-- Location: LCCOMB_X49_Y36_N12
\ula|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~11_combout\ = (\breg|ro2\(0) & (\breg|ro1\(14))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(14))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(14),
	datac => \breg|ro1\(13),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~11_combout\);

-- Location: LCCOMB_X50_Y36_N8
\ula|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~12_combout\ = (\gerador_imm|Selector30~1_combout\ & (((\ula|ShiftRight0~11_combout\)))) # (!\gerador_imm|Selector30~1_combout\ & ((\contr|Mux7~1_combout\ & (\breg|ro1\(13))) # (!\contr|Mux7~1_combout\ & ((\ula|ShiftRight0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \gerador_imm|Selector30~1_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \ula|ShiftRight0~11_combout\,
	combout => \ula|ShiftRight0~12_combout\);

-- Location: LCCOMB_X51_Y36_N0
\ula|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~20_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight1~19_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~19_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~12_combout\,
	combout => \ula|ShiftRight1~20_combout\);

-- Location: LCCOMB_X56_Y37_N24
\ula|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~2_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~15_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~15_combout\,
	datad => \ula|ShiftRight1~20_combout\,
	combout => \ula|Selector18~2_combout\);

-- Location: LCCOMB_X54_Y40_N14
\ula_cnt|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux20~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\ula_cnt|Equal0~3_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \ula_cnt|Equal0~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux20~0_combout\,
	combout => \ula_cnt|Mux20~1_combout\);

-- Location: LCCOMB_X53_Y40_N28
\ula_cnt|opcode.SRL_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SRL_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & ((\ula_cnt|Mux20~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~1clkctrl_outclk\) & (\ula_cnt|opcode.SRL_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula_cnt|Mux20~1_combout\,
	datad => \ula_cnt|Mux15~1clkctrl_outclk\,
	combout => \ula_cnt|opcode.SRL_OP~combout\);

-- Location: LCCOMB_X53_Y40_N24
\ula|Selector31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~11_combout\ = (\ula_cnt|opcode.SRA_OP~combout\) # (\ula_cnt|opcode.SRL_OP~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \ula_cnt|opcode.SRL_OP~combout\,
	combout => \ula|Selector31~11_combout\);

-- Location: LCCOMB_X53_Y40_N30
\ula|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~1_combout\ = (\ula|ShiftRight1~9_combout\ & (!\ulaB[4]~22_combout\ & (\ula|Selector31~11_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~9_combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|Selector31~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector21~1_combout\);

-- Location: LCCOMB_X56_Y37_N16
\ula|Selector18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~4_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector18~3_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector18~3_combout\,
	datac => \ula|Selector18~2_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector18~4_combout\);

-- Location: LCCOMB_X50_Y39_N6
\ula|Selector18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(13)) # ((\ulaB[13]~5_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(13) $ (\ulaB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \breg|ro1\(13),
	datac => \ulaB[13]~5_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector18~7_combout\);

-- Location: LCCOMB_X54_Y41_N28
\ula|Selector18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~9_combout\ = (\ula|Add1~26_combout\ & ((\ula_cnt|opcode.SUB_OP~combout\) # ((\ula|Add0~26_combout\ & \ula_cnt|opcode.ADD_OP~combout\)))) # (!\ula|Add1~26_combout\ & (((\ula|Add0~26_combout\ & \ula_cnt|opcode.ADD_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add1~26_combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~26_combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector18~9_combout\);

-- Location: LCCOMB_X54_Y41_N10
\ula|Selector18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~10_combout\ = (\ula|Selector18~8_combout\) # ((\ula|Selector18~7_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector18~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector18~8_combout\,
	datab => \ula|Selector18~7_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector18~9_combout\,
	combout => \ula|Selector18~10_combout\);

-- Location: LCCOMB_X54_Y41_N8
\ula|Selector18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~11_combout\ = (\ula|Selector18~6_combout\) # ((\ula|Selector18~5_combout\) # ((\ula|Selector18~4_combout\) # (\ula|Selector18~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector18~6_combout\,
	datab => \ula|Selector18~5_combout\,
	datac => \ula|Selector18~4_combout\,
	datad => \ula|Selector18~10_combout\,
	combout => \ula|Selector18~11_combout\);

-- Location: LCCOMB_X53_Y39_N24
\pcJalr[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[12]~22_combout\ = (\ula|Selector19~9_combout\ & ((PC(12) & (\pcJalr[11]~21\ & VCC)) # (!PC(12) & (!\pcJalr[11]~21\)))) # (!\ula|Selector19~9_combout\ & ((PC(12) & (!\pcJalr[11]~21\)) # (!PC(12) & ((\pcJalr[11]~21\) # (GND)))))
-- \pcJalr[12]~23\ = CARRY((\ula|Selector19~9_combout\ & (!PC(12) & !\pcJalr[11]~21\)) # (!\ula|Selector19~9_combout\ & ((!\pcJalr[11]~21\) # (!PC(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector19~9_combout\,
	datab => PC(12),
	datad => VCC,
	cin => \pcJalr[11]~21\,
	combout => \pcJalr[12]~22_combout\,
	cout => \pcJalr[12]~23\);

-- Location: LCCOMB_X53_Y39_N26
\pcJalr[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[13]~24_combout\ = ((PC(13) $ (\ula|Selector18~11_combout\ $ (!\pcJalr[12]~23\)))) # (GND)
-- \pcJalr[13]~25\ = CARRY((PC(13) & ((\ula|Selector18~11_combout\) # (!\pcJalr[12]~23\))) # (!PC(13) & (\ula|Selector18~11_combout\ & !\pcJalr[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(13),
	datab => \ula|Selector18~11_combout\,
	datad => VCC,
	cin => \pcJalr[12]~23\,
	combout => \pcJalr[13]~24_combout\,
	cout => \pcJalr[13]~25\);

-- Location: LCCOMB_X54_Y39_N12
\PC[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[13]~12_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[13]~24_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[13]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[13]~24_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[13]~24_combout\,
	combout => \PC[13]~12_combout\);

-- Location: LCCOMB_X49_Y35_N24
\PCmais4[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[13]~22_combout\ = (PC(13) & (!\PCmais4[12]~21\)) # (!PC(13) & ((\PCmais4[12]~21\) # (GND)))
-- \PCmais4[13]~23\ = CARRY((!\PCmais4[12]~21\) # (!PC(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(13),
	datad => VCC,
	cin => \PCmais4[12]~21\,
	combout => \PCmais4[13]~22_combout\,
	cout => \PCmais4[13]~23\);

-- Location: LCFF_X54_Y39_N13
\PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[13]~12_combout\,
	sdata => \PCmais4[13]~22_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(13));

-- Location: LCCOMB_X49_Y35_N26
\PCmais4[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[14]~24_combout\ = (PC(14) & (\PCmais4[13]~23\ $ (GND))) # (!PC(14) & (!\PCmais4[13]~23\ & VCC))
-- \PCmais4[14]~25\ = CARRY((PC(14) & !\PCmais4[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(14),
	datad => VCC,
	cin => \PCmais4[13]~23\,
	combout => \PCmais4[14]~24_combout\,
	cout => \PCmais4[14]~25\);

-- Location: LCCOMB_X52_Y43_N0
\ula|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~26_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(5)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(6),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(5),
	combout => \ula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X52_Y43_N28
\ula|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~20_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(3)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(4),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(3),
	combout => \ula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X52_Y43_N18
\ula|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~27_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~20_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftLeft0~26_combout\,
	datad => \ula|ShiftLeft0~20_combout\,
	combout => \ula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X52_Y43_N16
\ula|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~16_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(1))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \breg|ro1\(2),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X52_Y43_N26
\ula|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~17_combout\ = (\ulaB[1]~18_combout\ & (!\ulaB[0]~21_combout\ & (\breg|ro1\(0)))) # (!\ulaB[1]~18_combout\ & (((\ula|ShiftLeft0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(0),
	datac => \ula|ShiftLeft0~16_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X52_Y41_N6
\ula|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~28_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~17_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~27_combout\,
	datad => \ula|ShiftLeft0~17_combout\,
	combout => \ula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X53_Y42_N20
\ula|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~53_combout\ = (\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~28_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|Selector9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|Selector9~0_combout\,
	datad => \ula|ShiftLeft0~28_combout\,
	combout => \ula|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X53_Y37_N0
\ula|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~2_combout\ = (\ulaB[4]~22_combout\ & (\ula|ShiftRight1~9_combout\ & (\ula_cnt|opcode.SRA_OP~combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftRight1~9_combout\,
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector21~2_combout\);

-- Location: LCCOMB_X53_Y42_N30
\ula|Selector17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~6_combout\ = (\ula|Selector17~5_combout\ & ((\ula|Selector21~2_combout\) # ((\ula|Selector16~0_combout\ & \ula|ShiftLeft0~53_combout\)))) # (!\ula|Selector17~5_combout\ & (\ula|Selector16~0_combout\ & (\ula|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~5_combout\,
	datab => \ula|Selector16~0_combout\,
	datac => \ula|ShiftLeft0~53_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector17~6_combout\);

-- Location: LCCOMB_X49_Y39_N22
\ula|Selector17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~8_combout\ = (\breg|ro1\(14) & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ulaB[14]~4_combout\ & \ula_cnt|opcode.AND_OP~combout\)))) # (!\breg|ro1\(14) & (\ula_cnt|opcode.OR_OP~combout\ & (\ulaB[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ulaB[14]~4_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector17~8_combout\);

-- Location: LCCOMB_X53_Y42_N22
\ula|Selector17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~10_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~28_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~28_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~28_combout\,
	datad => \ula|Add1~28_combout\,
	combout => \ula|Selector17~10_combout\);

-- Location: LCCOMB_X53_Y42_N16
\ula|Selector17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~11_combout\ = (\ula|Selector17~9_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector17~8_combout\) # (\ula|Selector17~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~9_combout\,
	datab => \ula|Selector17~0_combout\,
	datac => \ula|Selector17~8_combout\,
	datad => \ula|Selector17~10_combout\,
	combout => \ula|Selector17~11_combout\);

-- Location: LCCOMB_X51_Y35_N8
\ula|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~13_combout\ = (\ulaB[2]~19_combout\) # ((\ulaB[3]~20_combout\) # (\ulaB[1]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X51_Y37_N4
\ula|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~24_combout\ = (\contr|Mux7~1_combout\ & (\breg|ro1\(31))) # (!\contr|Mux7~1_combout\ & ((\breg|ro2\(0) & (\breg|ro1\(31))) # (!\breg|ro2\(0) & ((\breg|ro1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \breg|ro1\(30),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro2\(0),
	combout => \ula|ShiftRight0~24_combout\);

-- Location: LCCOMB_X51_Y37_N14
\ula|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~25_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~24_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(30))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(30),
	datac => \ula|ShiftRight0~24_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~25_combout\);

-- Location: LCCOMB_X54_Y41_N2
\ula|Selector17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~7_combout\ = (!\ula|ShiftLeft0~13_combout\ & (\ula|Selector17~1_combout\ & \ula|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~13_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ula|ShiftRight0~25_combout\,
	combout => \ula|Selector17~7_combout\);

-- Location: LCCOMB_X53_Y42_N18
\ula|Selector17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~12_combout\ = (\ula|Selector17~4_combout\) # ((\ula|Selector17~6_combout\) # ((\ula|Selector17~11_combout\) # (\ula|Selector17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~4_combout\,
	datab => \ula|Selector17~6_combout\,
	datac => \ula|Selector17~11_combout\,
	datad => \ula|Selector17~7_combout\,
	combout => \ula|Selector17~12_combout\);

-- Location: LCCOMB_X53_Y42_N12
\Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\contr|Mux4~1_combout\ & (\contr|Mux5~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(14))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector17~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(14),
	datad => \ula|Selector17~12_combout\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X53_Y42_N6
\Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux17~0_combout\ & ((\PCmais4[14]~24_combout\))) # (!\Mux17~0_combout\ & (\gerador_imm|Selector16~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector16~3_combout\,
	datac => \PCmais4[14]~24_combout\,
	datad => \Mux17~0_combout\,
	combout => \Mux17~1_combout\);

-- Location: LCCOMB_X57_Y46_N8
\breg|XREGS[11][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[11][14]~feeder_combout\);

-- Location: LCFF_X57_Y46_N9
\breg|XREGS[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][14]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][14]~regout\);

-- Location: LCCOMB_X57_Y46_N26
\breg|ro2~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~217_combout\ = (\breg|ro2~216_combout\ & (((\breg|XREGS[11][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~216_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[9][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~216_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[11][14]~regout\,
	datad => \breg|XREGS[9][14]~regout\,
	combout => \breg|ro2~217_combout\);

-- Location: LCCOMB_X54_Y42_N20
\breg|XREGS[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[2][14]~feeder_combout\);

-- Location: LCFF_X54_Y42_N21
\breg|XREGS[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][14]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][14]~regout\);

-- Location: LCCOMB_X49_Y46_N4
\breg|XREGS[7][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[7][14]~feeder_combout\);

-- Location: LCFF_X49_Y46_N5
\breg|XREGS[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][14]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][14]~regout\);

-- Location: LCFF_X51_Y46_N1
\breg|XREGS[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][14]~regout\);

-- Location: LCCOMB_X60_Y40_N4
\breg|XREGS[5][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[5][14]~feeder_combout\);

-- Location: LCFF_X60_Y40_N5
\breg|XREGS[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][14]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][14]~regout\);

-- Location: LCFF_X60_Y40_N23
\breg|XREGS[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][14]~regout\);

-- Location: LCCOMB_X60_Y40_N22
\breg|ro2~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~228_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][14]~regout\,
	datac => \breg|XREGS[4][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~228_combout\);

-- Location: LCCOMB_X51_Y46_N0
\breg|ro2~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~229_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~228_combout\ & (\breg|XREGS[7][14]~regout\)) # (!\breg|ro2~228_combout\ & ((\breg|XREGS[6][14]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][14]~regout\,
	datac => \breg|XREGS[6][14]~regout\,
	datad => \breg|ro2~228_combout\,
	combout => \breg|ro2~229_combout\);

-- Location: LCCOMB_X51_Y46_N30
\breg|ro2~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~230_combout\ = (\breg|ro2[18]~17_combout\ & (((\breg|ro2~229_combout\) # (\breg|ro2[18]~14_combout\)))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][14]~regout\ & ((!\breg|ro2[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][14]~regout\,
	datab => \breg|ro2~229_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2[18]~14_combout\,
	combout => \breg|ro2~230_combout\);

-- Location: LCCOMB_X49_Y46_N22
\breg|XREGS[3][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[3][14]~feeder_combout\);

-- Location: LCFF_X49_Y46_N23
\breg|XREGS[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][14]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][14]~regout\);

-- Location: LCCOMB_X49_Y46_N0
\breg|ro2~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~231_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~230_combout\ & ((\breg|XREGS[3][14]~regout\))) # (!\breg|ro2~230_combout\ & (\breg|XREGS[2][14]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[2][14]~regout\,
	datac => \breg|ro2~230_combout\,
	datad => \breg|XREGS[3][14]~regout\,
	combout => \breg|ro2~231_combout\);

-- Location: LCCOMB_X58_Y45_N22
\breg|ro2~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~225_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][14]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][14]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[19][14]~regout\,
	datac => \breg|XREGS[23][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~225_combout\);

-- Location: LCCOMB_X57_Y43_N0
\breg|ro2~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~226_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~225_combout\ & (\breg|XREGS[31][14]~regout\)) # (!\breg|ro2~225_combout\ & ((\breg|XREGS[27][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][14]~regout\,
	datad => \breg|ro2~225_combout\,
	combout => \breg|ro2~226_combout\);

-- Location: LCFF_X56_Y34_N3
\breg|XREGS[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][14]~regout\);

-- Location: LCFF_X56_Y34_N25
\breg|XREGS[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][14]~regout\);

-- Location: LCFF_X54_Y43_N31
\breg|XREGS[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][14]~regout\);

-- Location: LCFF_X54_Y43_N21
\breg|XREGS[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][14]~regout\);

-- Location: LCCOMB_X54_Y43_N20
\breg|ro2~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~218_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[22][14]~regout\,
	datac => \breg|XREGS[18][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~218_combout\);

-- Location: LCCOMB_X56_Y34_N16
\breg|ro2~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~219_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~218_combout\ & (\breg|XREGS[30][14]~regout\)) # (!\breg|ro2~218_combout\ & ((\breg|XREGS[26][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][14]~regout\,
	datac => \breg|XREGS[26][14]~regout\,
	datad => \breg|ro2~218_combout\,
	combout => \breg|ro2~219_combout\);

-- Location: LCCOMB_X51_Y47_N0
\breg|ro2~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~223_combout\ = (\breg|ro2~222_combout\ & (((\breg|XREGS[28][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|ro2~222_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[20][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~222_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][14]~regout\,
	datad => \breg|XREGS[20][14]~regout\,
	combout => \breg|ro2~223_combout\);

-- Location: LCFF_X54_Y47_N25
\breg|XREGS[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][14]~regout\);

-- Location: LCCOMB_X54_Y48_N12
\breg|XREGS[25][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[25][14]~feeder_combout\);

-- Location: LCFF_X54_Y48_N13
\breg|XREGS[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][14]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][14]~regout\);

-- Location: LCCOMB_X54_Y47_N26
\breg|ro2~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~220_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][14]~regout\,
	datac => \breg|XREGS[17][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~220_combout\);

-- Location: LCCOMB_X54_Y47_N24
\breg|ro2~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~221_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~220_combout\ & (\breg|XREGS[29][14]~regout\)) # (!\breg|ro2~220_combout\ & ((\breg|XREGS[21][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][14]~regout\,
	datac => \breg|XREGS[21][14]~regout\,
	datad => \breg|ro2~220_combout\,
	combout => \breg|ro2~221_combout\);

-- Location: LCCOMB_X50_Y47_N6
\breg|ro2~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~224_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # (\breg|ro2~221_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~223_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~223_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~221_combout\,
	combout => \breg|ro2~224_combout\);

-- Location: LCCOMB_X50_Y47_N16
\breg|ro2~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~227_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~224_combout\ & (\breg|ro2~226_combout\)) # (!\breg|ro2~224_combout\ & ((\breg|ro2~219_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~226_combout\,
	datac => \breg|ro2~219_combout\,
	datad => \breg|ro2~224_combout\,
	combout => \breg|ro2~227_combout\);

-- Location: LCCOMB_X49_Y46_N14
\breg|ro2~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~232_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & ((\breg|ro2~227_combout\))) # (!\breg|ro2[18]~13_combout\ & (\breg|ro2~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~231_combout\,
	datac => \breg|ro2~227_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~232_combout\);

-- Location: LCCOMB_X54_Y42_N18
\breg|XREGS[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[15][14]~feeder_combout\);

-- Location: LCFF_X54_Y42_N19
\breg|XREGS[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][14]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][14]~regout\);

-- Location: LCCOMB_X61_Y34_N0
\breg|XREGS[14][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[14][14]~feeder_combout\);

-- Location: LCFF_X61_Y34_N1
\breg|XREGS[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][14]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][14]~regout\);

-- Location: LCCOMB_X61_Y35_N28
\breg|ro2~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~234_combout\ = (\breg|ro2~233_combout\ & (((\breg|XREGS[15][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|ro2~233_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~233_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[15][14]~regout\,
	datad => \breg|XREGS[14][14]~regout\,
	combout => \breg|ro2~234_combout\);

-- Location: LCCOMB_X49_Y46_N28
\breg|ro2~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~235_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~232_combout\ & ((\breg|ro2~234_combout\))) # (!\breg|ro2~232_combout\ & (\breg|ro2~217_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~217_combout\,
	datac => \breg|ro2~232_combout\,
	datad => \breg|ro2~234_combout\,
	combout => \breg|ro2~235_combout\);

-- Location: LCCOMB_X49_Y42_N22
\breg|ro2~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~236_combout\ = (\contr|Mux10~1_combout\ & ((\Mux17~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~235_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & (\breg|ro2~235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \breg|ro2~235_combout\,
	datad => \Mux17~1_combout\,
	combout => \breg|ro2~236_combout\);

-- Location: LCFF_X49_Y42_N23
\breg|ro2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(14));

-- Location: LCCOMB_X54_Y41_N0
\Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\) # ((\gerador_imm|Selector17~3_combout\)))) # (!\contr|Mux4~1_combout\ & (!\contr|Mux5~3_combout\ & ((\ula|Selector18~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \gerador_imm|Selector17~3_combout\,
	datad => \ula|Selector18~11_combout\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X54_Y41_N26
\Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux18~0_combout\ & (\PCmais4[13]~22_combout\)) # (!\Mux18~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(13)))))) # (!\contr|Mux5~3_combout\ & (((\Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[13]~22_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(13),
	datad => \Mux18~0_combout\,
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X48_Y45_N22
\breg|XREGS[13][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[13][13]~feeder_combout\);

-- Location: LCFF_X48_Y45_N23
\breg|XREGS[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][13]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][13]~regout\);

-- Location: LCFF_X58_Y44_N1
\breg|XREGS[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][13]~regout\);

-- Location: LCCOMB_X58_Y45_N28
\breg|ro2~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~254_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][13]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][13]~regout\,
	datab => \breg|XREGS[14][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~254_combout\);

-- Location: LCCOMB_X58_Y45_N30
\breg|ro2~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~255_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~254_combout\ & (\breg|XREGS[15][13]~regout\)) # (!\breg|ro2~254_combout\ & ((\breg|XREGS[13][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[13][13]~regout\,
	datad => \breg|ro2~254_combout\,
	combout => \breg|ro2~255_combout\);

-- Location: LCFF_X56_Y44_N9
\breg|XREGS[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][13]~regout\);

-- Location: LCFF_X56_Y44_N7
\breg|XREGS[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][13]~regout\);

-- Location: LCFF_X57_Y44_N21
\breg|XREGS[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][13]~regout\);

-- Location: LCCOMB_X57_Y44_N20
\breg|ro2~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~237_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~237_combout\);

-- Location: LCCOMB_X56_Y44_N6
\breg|ro2~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~238_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~237_combout\ & ((\breg|XREGS[29][13]~regout\))) # (!\breg|ro2~237_combout\ & (\breg|XREGS[21][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][13]~regout\,
	datac => \breg|XREGS[29][13]~regout\,
	datad => \breg|ro2~237_combout\,
	combout => \breg|ro2~238_combout\);

-- Location: LCFF_X54_Y45_N15
\breg|XREGS[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][13]~regout\);

-- Location: LCFF_X54_Y45_N17
\breg|XREGS[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][13]~regout\);

-- Location: LCCOMB_X54_Y45_N16
\breg|ro2~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~245_combout\ = (\breg|ro2~244_combout\ & ((\breg|XREGS[31][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~244_combout\ & (((\breg|XREGS[27][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~244_combout\,
	datab => \breg|XREGS[31][13]~regout\,
	datac => \breg|XREGS[27][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~245_combout\);

-- Location: LCCOMB_X53_Y48_N30
\breg|XREGS[28][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[28][13]~feeder_combout\);

-- Location: LCFF_X53_Y48_N31
\breg|XREGS[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][13]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][13]~regout\);

-- Location: LCFF_X51_Y48_N3
\breg|XREGS[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][13]~regout\);

-- Location: LCCOMB_X51_Y48_N0
\breg|XREGS[24][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[24][13]~feeder_combout\);

-- Location: LCFF_X51_Y48_N1
\breg|XREGS[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][13]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][13]~regout\);

-- Location: LCCOMB_X51_Y48_N20
\breg|ro2~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~241_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # (\breg|XREGS[24][13]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][13]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[16][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[24][13]~regout\,
	combout => \breg|ro2~241_combout\);

-- Location: LCCOMB_X53_Y48_N28
\breg|XREGS[20][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[20][13]~feeder_combout\);

-- Location: LCFF_X53_Y48_N29
\breg|XREGS[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][13]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][13]~regout\);

-- Location: LCCOMB_X52_Y48_N4
\breg|ro2~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~242_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~241_combout\ & (\breg|XREGS[28][13]~regout\)) # (!\breg|ro2~241_combout\ & ((\breg|XREGS[20][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][13]~regout\,
	datac => \breg|ro2~241_combout\,
	datad => \breg|XREGS[20][13]~regout\,
	combout => \breg|ro2~242_combout\);

-- Location: LCFF_X59_Y39_N1
\breg|XREGS[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][13]~regout\);

-- Location: LCFF_X59_Y39_N7
\breg|XREGS[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][13]~regout\);

-- Location: LCCOMB_X59_Y39_N0
\breg|ro2~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~240_combout\ = (\breg|ro2~239_combout\ & (((\breg|XREGS[30][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|ro2~239_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[26][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~239_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][13]~regout\,
	datad => \breg|XREGS[26][13]~regout\,
	combout => \breg|ro2~240_combout\);

-- Location: LCCOMB_X52_Y48_N26
\breg|ro2~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~243_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|ro2~240_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~242_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~242_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~240_combout\,
	combout => \breg|ro2~243_combout\);

-- Location: LCCOMB_X48_Y45_N14
\breg|ro2~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~246_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~243_combout\ & ((\breg|ro2~245_combout\))) # (!\breg|ro2~243_combout\ & (\breg|ro2~238_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~238_combout\,
	datac => \breg|ro2~245_combout\,
	datad => \breg|ro2~243_combout\,
	combout => \breg|ro2~246_combout\);

-- Location: LCFF_X56_Y45_N3
\breg|XREGS[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][13]~regout\);

-- Location: LCCOMB_X56_Y45_N2
\breg|ro2~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~247_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~247_combout\);

-- Location: LCCOMB_X56_Y45_N8
\breg|ro2~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~248_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~247_combout\ & (\breg|XREGS[11][13]~regout\)) # (!\breg|ro2~247_combout\ & ((\breg|XREGS[10][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][13]~regout\,
	datad => \breg|ro2~247_combout\,
	combout => \breg|ro2~248_combout\);

-- Location: LCCOMB_X58_Y35_N28
\breg|ro2~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~249_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[4][13]~regout\,
	combout => \breg|ro2~249_combout\);

-- Location: LCFF_X59_Y42_N21
\breg|XREGS[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][13]~regout\);

-- Location: LCCOMB_X59_Y42_N10
\breg|ro2~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~250_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~249_combout\ & (\breg|XREGS[7][13]~regout\)) # (!\breg|ro2~249_combout\ & ((\breg|XREGS[5][13]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (\breg|ro2~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~249_combout\,
	datac => \breg|XREGS[7][13]~regout\,
	datad => \breg|XREGS[5][13]~regout\,
	combout => \breg|ro2~250_combout\);

-- Location: LCCOMB_X59_Y42_N14
\breg|ro2~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~252_combout\ = (\breg|ro2~251_combout\ & ((\breg|XREGS[3][13]~regout\) # ((!\breg|ro2[18]~17_combout\)))) # (!\breg|ro2~251_combout\ & (((\breg|ro2[18]~17_combout\ & \breg|ro2~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~251_combout\,
	datab => \breg|XREGS[3][13]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~250_combout\,
	combout => \breg|ro2~252_combout\);

-- Location: LCCOMB_X48_Y45_N28
\breg|ro2~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~253_combout\ = (\breg|ro2[18]~13_combout\ & (\breg|ro2[18]~2_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~248_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~252_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~248_combout\,
	datad => \breg|ro2~252_combout\,
	combout => \breg|ro2~253_combout\);

-- Location: LCCOMB_X48_Y45_N8
\breg|ro2~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~256_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~253_combout\ & (\breg|ro2~255_combout\)) # (!\breg|ro2~253_combout\ & ((\breg|ro2~246_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~255_combout\,
	datac => \breg|ro2~246_combout\,
	datad => \breg|ro2~253_combout\,
	combout => \breg|ro2~256_combout\);

-- Location: LCCOMB_X48_Y45_N2
\breg|ro2~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~257_combout\ = (\contr|Mux10~1_combout\ & ((\Mux18~1_combout\) # ((!\breg|ro2~25_combout\ & \breg|ro2~256_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro2~25_combout\ & (\breg|ro2~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~25_combout\,
	datac => \breg|ro2~256_combout\,
	datad => \Mux18~1_combout\,
	combout => \breg|ro2~257_combout\);

-- Location: LCFF_X48_Y45_N3
\breg|ro2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(13));

-- Location: LCCOMB_X49_Y36_N14
\ula|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~42_combout\ = (\breg|ro2\(0) & (\breg|ro1\(15))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(15))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(15),
	datac => \breg|ro1\(14),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~42_combout\);

-- Location: LCCOMB_X50_Y36_N6
\ula|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~43_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~42_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(14))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(14),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight1~42_combout\,
	combout => \ula|ShiftRight1~43_combout\);

-- Location: LCCOMB_X49_Y37_N10
\ula|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~44_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~43_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~37_combout\,
	datab => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~43_combout\,
	combout => \ula|ShiftRight1~44_combout\);

-- Location: LCCOMB_X54_Y37_N8
\ula|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~0_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~40_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftRight1~40_combout\,
	datad => \ula|ShiftRight1~44_combout\,
	combout => \ula|Selector19~0_combout\);

-- Location: LCCOMB_X54_Y37_N14
\ula|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~2_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector19~1_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector19~1_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector19~0_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector19~2_combout\);

-- Location: LCCOMB_X52_Y37_N14
\ula|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~3_combout\ = (\ula|ShiftRight1~26_combout\ & ((\ulaB[1]~18_combout\ & (\ula|ShiftRight0~25_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~25_combout\,
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~27_combout\,
	datad => \ula|ShiftRight1~26_combout\,
	combout => \ula|Selector3~3_combout\);

-- Location: LCCOMB_X52_Y43_N12
\ula|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~33_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(7)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(8),
	datab => \breg|ro1\(7),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X52_Y43_N2
\ula|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~34_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~26_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftLeft0~26_combout\,
	datad => \ula|ShiftLeft0~33_combout\,
	combout => \ula|ShiftLeft0~34_combout\);

-- Location: LCFF_X57_Y42_N15
\breg|XREGS[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][11]~regout\);

-- Location: LCCOMB_X57_Y42_N14
\breg|ro1~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~342_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~342_combout\);

-- Location: LCFF_X57_Y42_N17
\breg|XREGS[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][11]~regout\);

-- Location: LCCOMB_X57_Y42_N16
\breg|ro1~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~343_combout\ = (\breg|ro1~342_combout\ & (((\breg|XREGS[11][11]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~342_combout\ & (\breg|XREGS[10][11]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][11]~regout\,
	datab => \breg|ro1~342_combout\,
	datac => \breg|XREGS[11][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~343_combout\);

-- Location: LCFF_X58_Y43_N25
\breg|XREGS[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][11]~regout\);

-- Location: LCCOMB_X49_Y46_N2
\breg|XREGS[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[3][11]~feeder_combout\);

-- Location: LCFF_X49_Y46_N3
\breg|XREGS[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][11]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][11]~regout\);

-- Location: LCCOMB_X49_Y46_N8
\breg|ro1~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~357_combout\ = (\breg|ro1~356_combout\ & (((\breg|XREGS[3][11]~regout\)) # (!\breg|ro1[29]~17_combout\))) # (!\breg|ro1~356_combout\ & (\breg|ro1[29]~17_combout\ & (\breg|XREGS[2][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~356_combout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][11]~regout\,
	datad => \breg|XREGS[3][11]~regout\,
	combout => \breg|ro1~357_combout\);

-- Location: LCFF_X53_Y47_N25
\breg|XREGS[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][11]~regout\);

-- Location: LCCOMB_X54_Y46_N0
\breg|XREGS[17][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[17][11]~feeder_combout\);

-- Location: LCFF_X54_Y46_N1
\breg|XREGS[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][11]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][11]~regout\);

-- Location: LCCOMB_X54_Y46_N30
\breg|ro1~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~344_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[25][11]~regout\,
	datac => \breg|XREGS[17][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~344_combout\);

-- Location: LCFF_X56_Y44_N1
\breg|XREGS[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][11]~regout\);

-- Location: LCFF_X56_Y44_N11
\breg|XREGS[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][11]~regout\);

-- Location: LCCOMB_X56_Y44_N0
\breg|ro1~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~345_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~344_combout\ & ((\breg|XREGS[29][11]~regout\))) # (!\breg|ro1~344_combout\ & (\breg|XREGS[21][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|ro1~344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|ro1~344_combout\,
	datac => \breg|XREGS[21][11]~regout\,
	datad => \breg|XREGS[29][11]~regout\,
	combout => \breg|ro1~345_combout\);

-- Location: LCFF_X53_Y45_N7
\breg|XREGS[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][11]~regout\);

-- Location: LCCOMB_X53_Y45_N6
\breg|ro1~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~351_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[19][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~351_combout\);

-- Location: LCFF_X54_Y45_N7
\breg|XREGS[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][11]~regout\);

-- Location: LCCOMB_X54_Y45_N6
\breg|ro1~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~352_combout\ = (\breg|ro1~351_combout\ & (((\breg|XREGS[31][11]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~351_combout\ & (\breg|XREGS[27][11]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][11]~regout\,
	datab => \breg|ro1~351_combout\,
	datac => \breg|XREGS[31][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~352_combout\);

-- Location: LCCOMB_X53_Y48_N14
\breg|XREGS[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[28][11]~feeder_combout\);

-- Location: LCFF_X53_Y48_N15
\breg|XREGS[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][11]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][11]~regout\);

-- Location: LCFF_X51_Y48_N31
\breg|XREGS[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][11]~regout\);

-- Location: LCFF_X51_Y48_N29
\breg|XREGS[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][11]~regout\);

-- Location: LCCOMB_X51_Y48_N28
\breg|ro1~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~348_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][11]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][11]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][11]~regout\,
	datac => \breg|XREGS[16][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~348_combout\);

-- Location: LCCOMB_X53_Y48_N22
\breg|ro1~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~349_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~348_combout\ & ((\breg|XREGS[28][11]~regout\))) # (!\breg|ro1~348_combout\ & (\breg|XREGS[20][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][11]~regout\,
	datab => \breg|XREGS[28][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~348_combout\,
	combout => \breg|ro1~349_combout\);

-- Location: LCFF_X60_Y41_N27
\breg|XREGS[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][11]~regout\);

-- Location: LCFF_X60_Y41_N9
\breg|XREGS[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][11]~regout\);

-- Location: LCCOMB_X60_Y41_N8
\breg|ro1~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~347_combout\ = (\breg|ro1~346_combout\ & (((\breg|XREGS[30][11]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~346_combout\ & (\breg|XREGS[26][11]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~346_combout\,
	datab => \breg|XREGS[26][11]~regout\,
	datac => \breg|XREGS[30][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~347_combout\);

-- Location: LCCOMB_X54_Y45_N12
\breg|ro1~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~350_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~347_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~349_combout\,
	datad => \breg|ro1~347_combout\,
	combout => \breg|ro1~350_combout\);

-- Location: LCCOMB_X54_Y45_N10
\breg|ro1~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~353_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~350_combout\ & ((\breg|ro1~352_combout\))) # (!\breg|ro1~350_combout\ & (\breg|ro1~345_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~345_combout\,
	datac => \breg|ro1~352_combout\,
	datad => \breg|ro1~350_combout\,
	combout => \breg|ro1~353_combout\);

-- Location: LCCOMB_X48_Y43_N0
\breg|ro1~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~358_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~353_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & (\breg|ro1~357_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~357_combout\,
	datad => \breg|ro1~353_combout\,
	combout => \breg|ro1~358_combout\);

-- Location: LCCOMB_X48_Y43_N12
\breg|ro1~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~361_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~358_combout\ & (\breg|ro1~360_combout\)) # (!\breg|ro1~358_combout\ & ((\breg|ro1~343_combout\))))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~360_combout\,
	datab => \breg|ro1~343_combout\,
	datac => \breg|ro1[29]~13_combout\,
	datad => \breg|ro1~358_combout\,
	combout => \breg|ro1~361_combout\);

-- Location: LCCOMB_X48_Y43_N22
\breg|ro1~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~362_combout\ = (\breg|ro1~25_combout\ & (\contr|Mux10~1_combout\ & (\Mux20~1_combout\))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~361_combout\) # ((\contr|Mux10~1_combout\ & \Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux20~1_combout\,
	datad => \breg|ro1~361_combout\,
	combout => \breg|ro1~362_combout\);

-- Location: LCFF_X48_Y43_N23
\breg|ro1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(11));

-- Location: LCCOMB_X52_Y43_N24
\ula|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~45_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(11)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(12),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(11),
	combout => \ula|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X52_Y43_N10
\ula|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~46_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~39_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~39_combout\,
	datac => \ula|ShiftLeft0~45_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X52_Y43_N4
\ula|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~0_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~34_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~34_combout\,
	datad => \ula|ShiftLeft0~46_combout\,
	combout => \ula|Selector11~0_combout\);

-- Location: LCCOMB_X53_Y35_N18
\ula|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~47_combout\ = (\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~22_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~22_combout\,
	datad => \ula|Selector11~0_combout\,
	combout => \ula|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X53_Y35_N20
\ula|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~3_combout\ = (\ula|Selector16~0_combout\ & ((\ula|ShiftLeft0~47_combout\) # ((\ula|Selector3~3_combout\ & \ula|Selector17~1_combout\)))) # (!\ula|Selector16~0_combout\ & (\ula|Selector3~3_combout\ & (\ula|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~0_combout\,
	datab => \ula|Selector3~3_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ula|ShiftLeft0~47_combout\,
	combout => \ula|Selector19~3_combout\);

-- Location: LCCOMB_X54_Y35_N14
\ula|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~5_combout\ = (\ulaB[12]~6_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\breg|ro1\(12) & \ula_cnt|opcode.AND_OP~combout\)))) # (!\ulaB[12]~6_combout\ & (\breg|ro1\(12) & (\ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[12]~6_combout\,
	datab => \breg|ro1\(12),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector19~5_combout\);

-- Location: LCCOMB_X54_Y35_N30
\ula|Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~7_combout\ = (\ula|Add0~24_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~24_combout\)))) # (!\ula|Add0~24_combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~24_combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~24_combout\,
	combout => \ula|Selector19~7_combout\);

-- Location: LCCOMB_X54_Y35_N0
\ula|Selector19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~8_combout\ = (\ula|Selector19~6_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector19~5_combout\) # (\ula|Selector19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector19~6_combout\,
	datab => \ula|Selector17~0_combout\,
	datac => \ula|Selector19~5_combout\,
	datad => \ula|Selector19~7_combout\,
	combout => \ula|Selector19~8_combout\);

-- Location: LCCOMB_X54_Y35_N2
\ula|Selector19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~9_combout\ = (\ula|Selector19~4_combout\) # ((\ula|Selector19~2_combout\) # ((\ula|Selector19~3_combout\) # (\ula|Selector19~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector19~4_combout\,
	datab => \ula|Selector19~2_combout\,
	datac => \ula|Selector19~3_combout\,
	datad => \ula|Selector19~8_combout\,
	combout => \ula|Selector19~9_combout\);

-- Location: LCCOMB_X54_Y35_N28
\Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(12)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(12),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector19~9_combout\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X54_Y35_N26
\Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux19~0_combout\ & ((\PCmais4[12]~20_combout\))) # (!\Mux19~0_combout\ & (\gerador_imm|Selector18~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector18~3_combout\,
	datab => \PCmais4[12]~20_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux19~0_combout\,
	combout => \Mux19~1_combout\);

-- Location: LCFF_X51_Y40_N13
\breg|XREGS[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][12]~regout\);

-- Location: LCCOMB_X59_Y40_N26
\breg|XREGS[13][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[13][12]~feeder_combout\);

-- Location: LCFF_X59_Y40_N27
\breg|XREGS[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][12]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][12]~regout\);

-- Location: LCCOMB_X59_Y40_N10
\breg|ro2~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~275_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][12]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][12]~regout\,
	datab => \breg|XREGS[13][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~275_combout\);

-- Location: LCCOMB_X48_Y37_N22
\breg|ro2~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~276_combout\ = (\breg|ro2~275_combout\ & ((\breg|XREGS[15][12]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~275_combout\ & (((\breg|XREGS[14][12]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][12]~regout\,
	datab => \breg|XREGS[14][12]~regout\,
	datac => \breg|ro2~275_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~276_combout\);

-- Location: LCCOMB_X51_Y34_N26
\breg|XREGS[11][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[11][12]~feeder_combout\);

-- Location: LCFF_X51_Y34_N27
\breg|XREGS[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][12]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][12]~regout\);

-- Location: LCFF_X53_Y44_N1
\breg|XREGS[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][12]~regout\);

-- Location: LCFF_X53_Y44_N27
\breg|XREGS[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][12]~regout\);

-- Location: LCCOMB_X53_Y44_N0
\breg|ro2~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~258_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][12]~regout\,
	datad => \breg|XREGS[8][12]~regout\,
	combout => \breg|ro2~258_combout\);

-- Location: LCCOMB_X51_Y34_N24
\breg|ro2~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~259_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~258_combout\ & ((\breg|XREGS[11][12]~regout\))) # (!\breg|ro2~258_combout\ & (\breg|XREGS[9][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][12]~regout\,
	datab => \breg|XREGS[11][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~258_combout\,
	combout => \breg|ro2~259_combout\);

-- Location: LCCOMB_X47_Y42_N18
\breg|ro2~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~277_combout\ = (\breg|ro2~274_combout\ & ((\breg|ro2~276_combout\) # ((!\breg|ro2[18]~2_combout\)))) # (!\breg|ro2~274_combout\ & (((\breg|ro2[18]~2_combout\ & \breg|ro2~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~274_combout\,
	datab => \breg|ro2~276_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~259_combout\,
	combout => \breg|ro2~277_combout\);

-- Location: LCCOMB_X50_Y42_N22
\breg|ro2~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~278_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux19~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~277_combout\) # ((\contr|Mux10~1_combout\ & \Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~277_combout\,
	datad => \Mux19~1_combout\,
	combout => \breg|ro2~278_combout\);

-- Location: LCFF_X50_Y42_N23
\breg|ro2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(12));

-- Location: LCCOMB_X49_Y34_N12
\PCmais4[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[23]~42_combout\ = (PC(23) & (!\PCmais4[22]~41\)) # (!PC(23) & ((\PCmais4[22]~41\) # (GND)))
-- \PCmais4[23]~43\ = CARRY((!\PCmais4[22]~41\) # (!PC(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(23),
	datad => VCC,
	cin => \PCmais4[22]~41\,
	combout => \PCmais4[23]~42_combout\,
	cout => \PCmais4[23]~43\);

-- Location: LCCOMB_X49_Y34_N14
\PCmais4[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[24]~44_combout\ = (PC(24) & (\PCmais4[23]~43\ $ (GND))) # (!PC(24) & (!\PCmais4[23]~43\ & VCC))
-- \PCmais4[24]~45\ = CARRY((PC(24) & !\PCmais4[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(24),
	datad => VCC,
	cin => \PCmais4[23]~43\,
	combout => \PCmais4[24]~44_combout\,
	cout => \PCmais4[24]~45\);

-- Location: LCCOMB_X52_Y38_N14
\ula|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~68_combout\ = (\breg|ro1\(31) & \ulaB[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \breg|ro1\(31),
	datad => \ulaB[3]~20_combout\,
	combout => \ula|ShiftRight1~68_combout\);

-- Location: LCCOMB_X52_Y37_N30
\ula|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~32_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~25_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~27_combout\,
	datad => \ula|ShiftRight0~25_combout\,
	combout => \ula|ShiftRight1~32_combout\);

-- Location: LCCOMB_X56_Y40_N10
\ula|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~0_combout\ = (!\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftRight1~32_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight1~32_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~33_combout\,
	combout => \ula|Selector7~0_combout\);

-- Location: LCCOMB_X52_Y38_N26
\ula|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~1_combout\ = (\ula|Selector16~6_combout\ & (((\ula|ShiftRight1~68_combout\) # (\ula|Selector7~0_combout\)))) # (!\ula|Selector16~6_combout\ & (\ula|Selector16~7_combout\ & ((\ula|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~7_combout\,
	datab => \ula|ShiftRight1~68_combout\,
	datac => \ula|Selector16~6_combout\,
	datad => \ula|Selector7~0_combout\,
	combout => \ula|Selector7~1_combout\);

-- Location: LCCOMB_X51_Y38_N8
\ula|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[24]~39_combout\) # ((\breg|ro1\(24))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[24]~39_combout\ $ (\breg|ro1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[24]~39_combout\,
	datab => \breg|ro1\(24),
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector7~2_combout\);

-- Location: LCCOMB_X48_Y38_N16
\ula|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~48_combout\ = ((\breg|ro1\(24) $ (\ulaB[24]~39_combout\ $ (!\ula|Add0~47\)))) # (GND)
-- \ula|Add0~49\ = CARRY((\breg|ro1\(24) & ((\ulaB[24]~39_combout\) # (!\ula|Add0~47\))) # (!\breg|ro1\(24) & (\ulaB[24]~39_combout\ & !\ula|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(24),
	datab => \ulaB[24]~39_combout\,
	datad => VCC,
	cin => \ula|Add0~47\,
	combout => \ula|Add0~48_combout\,
	cout => \ula|Add0~49\);

-- Location: LCCOMB_X48_Y41_N14
\ula|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~46_combout\ = (\ulaB[23]~37_combout\ & ((\breg|ro1\(23) & (!\ula|Add1~45\)) # (!\breg|ro1\(23) & ((\ula|Add1~45\) # (GND))))) # (!\ulaB[23]~37_combout\ & ((\breg|ro1\(23) & (\ula|Add1~45\ & VCC)) # (!\breg|ro1\(23) & (!\ula|Add1~45\))))
-- \ula|Add1~47\ = CARRY((\ulaB[23]~37_combout\ & ((!\ula|Add1~45\) # (!\breg|ro1\(23)))) # (!\ulaB[23]~37_combout\ & (!\breg|ro1\(23) & !\ula|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~37_combout\,
	datab => \breg|ro1\(23),
	datad => VCC,
	cin => \ula|Add1~45\,
	combout => \ula|Add1~46_combout\,
	cout => \ula|Add1~47\);

-- Location: LCCOMB_X48_Y41_N16
\ula|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~48_combout\ = ((\breg|ro1\(24) $ (\ulaB[24]~39_combout\ $ (\ula|Add1~47\)))) # (GND)
-- \ula|Add1~49\ = CARRY((\breg|ro1\(24) & ((!\ula|Add1~47\) # (!\ulaB[24]~39_combout\))) # (!\breg|ro1\(24) & (!\ulaB[24]~39_combout\ & !\ula|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(24),
	datab => \ulaB[24]~39_combout\,
	datad => VCC,
	cin => \ula|Add1~47\,
	combout => \ula|Add1~48_combout\,
	cout => \ula|Add1~49\);

-- Location: LCCOMB_X49_Y38_N2
\ula|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~3_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~48_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~48_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~48_combout\,
	datad => \ula|Add1~48_combout\,
	combout => \ula|Selector7~3_combout\);

-- Location: LCCOMB_X51_Y38_N18
\ula|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~4_combout\ = (\ula|Selector7~3_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\breg|ro1\(24) & \ulaB[24]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|ro1\(24),
	datac => \ulaB[24]~39_combout\,
	datad => \ula|Selector7~3_combout\,
	combout => \ula|Selector7~4_combout\);

-- Location: LCCOMB_X51_Y38_N2
\ula|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~7_combout\ = (\ula|Selector7~2_combout\) # ((\ula|Selector7~4_combout\) # ((\ula|Selector7~6_combout\ & \ula|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector7~6_combout\,
	datab => \ula|Selector0~0_combout\,
	datac => \ula|Selector7~2_combout\,
	datad => \ula|Selector7~4_combout\,
	combout => \ula|Selector7~7_combout\);

-- Location: LCCOMB_X51_Y38_N28
\ula|Selector7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~8_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector7~1_combout\) # (\ula|Selector7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector7~1_combout\,
	datad => \ula|Selector7~7_combout\,
	combout => \ula|Selector7~8_combout\);

-- Location: LCCOMB_X51_Y38_N12
\Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector6~2_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \gerador_imm|Selector6~2_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector7~8_combout\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X51_Y38_N22
\Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux7~0_combout\ & ((\PCmais4[24]~44_combout\))) # (!\Mux7~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(24))))) # (!\contr|Mux5~3_combout\ & (((\Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(24),
	datac => \PCmais4[24]~44_combout\,
	datad => \Mux7~0_combout\,
	combout => \Mux7~1_combout\);

-- Location: LCCOMB_X61_Y42_N8
\breg|ro1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~47_combout\ = (\breg|ro1~46_combout\ & (((\contr|Mux10~1_combout\ & \Mux7~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~46_combout\ & (((\contr|Mux10~1_combout\ & \Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~46_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \breg|ro1~47_combout\);

-- Location: LCFF_X61_Y42_N9
\breg|ro1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(24));

-- Location: LCCOMB_X50_Y42_N20
\ula|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~10_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(24))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(24)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(23),
	datac => \breg|ro1\(24),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~10_combout\);

-- Location: LCCOMB_X50_Y42_N18
\ula|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~11_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~10_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(23))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight1~10_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight1~11_combout\);

-- Location: LCCOMB_X53_Y36_N28
\ula|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~51_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~22_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~22_combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|ShiftRight0~51_combout\);

-- Location: LCCOMB_X53_Y36_N22
\ula|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~52_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~5_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~5_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~14_combout\,
	combout => \ula|ShiftRight0~52_combout\);

-- Location: LCCOMB_X53_Y36_N20
\ula|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~57_combout\ = (!\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftRight0~51_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftRight0~51_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight0~52_combout\,
	combout => \ula|ShiftRight1~57_combout\);

-- Location: LCCOMB_X53_Y36_N4
\ula|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~59_combout\ = (\ula|ShiftRight1~58_combout\) # ((\ula|ShiftRight1~57_combout\) # ((\ula|ShiftRight0~53_combout\ & \ula|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~58_combout\,
	datab => \ula|ShiftRight0~53_combout\,
	datac => \ula|ShiftRight1~57_combout\,
	datad => \ula|ShiftRight0~54_combout\,
	combout => \ula|ShiftRight1~59_combout\);

-- Location: LCCOMB_X53_Y36_N16
\ula|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~1_combout\ = (\ula|ShiftRight1~57_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight0~58_combout\,
	datad => \ula|ShiftRight1~57_combout\,
	combout => \ula|Selector12~1_combout\);

-- Location: LCCOMB_X53_Y36_N14
\ula|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~2_combout\ = (\ula|Selector16~6_combout\ & ((\ula|ShiftRight1~59_combout\) # ((\ula|Selector12~1_combout\ & \ula|Selector16~7_combout\)))) # (!\ula|Selector16~6_combout\ & (((\ula|Selector12~1_combout\ & \ula|Selector16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~6_combout\,
	datab => \ula|ShiftRight1~59_combout\,
	datac => \ula|Selector12~1_combout\,
	datad => \ula|Selector16~7_combout\,
	combout => \ula|Selector12~2_combout\);

-- Location: LCCOMB_X52_Y37_N0
\ula|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~38_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~38_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~38_combout\,
	datad => \ula|Add1~38_combout\,
	combout => \ula|Selector12~5_combout\);

-- Location: LCCOMB_X52_Y37_N2
\ula|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~6_combout\ = (\ula|Selector12~5_combout\) # ((\breg|ro1\(19) & (\ulaB[19]~0_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector12~5_combout\,
	combout => \ula|Selector12~6_combout\);

-- Location: LCCOMB_X53_Y36_N0
\ula|Selector12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~7_combout\ = (\ula|Selector12~4_combout\) # ((\ula|Selector12~6_combout\) # ((\ula|Selector14~0_combout\ & \ula|ShiftLeft0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector12~4_combout\,
	datab => \ula|Selector14~0_combout\,
	datac => \ula|ShiftLeft0~68_combout\,
	datad => \ula|Selector12~6_combout\,
	combout => \ula|Selector12~7_combout\);

-- Location: LCCOMB_X53_Y36_N2
\ula|Selector12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~8_combout\ = (\ula|Selector12~0_combout\) # ((\ula|Selector12~3_combout\) # ((\ula|Selector12~2_combout\) # (\ula|Selector12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector12~0_combout\,
	datab => \ula|Selector12~3_combout\,
	datac => \ula|Selector12~2_combout\,
	datad => \ula|Selector12~7_combout\,
	combout => \ula|Selector12~8_combout\);

-- Location: LCCOMB_X53_Y38_N4
\pcJalr[18]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[18]~34_combout\ = (\ula|Selector13~9_combout\ & ((PC(18) & (\pcJalr[17]~33\ & VCC)) # (!PC(18) & (!\pcJalr[17]~33\)))) # (!\ula|Selector13~9_combout\ & ((PC(18) & (!\pcJalr[17]~33\)) # (!PC(18) & ((\pcJalr[17]~33\) # (GND)))))
-- \pcJalr[18]~35\ = CARRY((\ula|Selector13~9_combout\ & (!PC(18) & !\pcJalr[17]~33\)) # (!\ula|Selector13~9_combout\ & ((!\pcJalr[17]~33\) # (!PC(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector13~9_combout\,
	datab => PC(18),
	datad => VCC,
	cin => \pcJalr[17]~33\,
	combout => \pcJalr[18]~34_combout\,
	cout => \pcJalr[18]~35\);

-- Location: LCCOMB_X53_Y38_N6
\pcJalr[19]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[19]~36_combout\ = ((PC(19) $ (\ula|Selector12~8_combout\ $ (!\pcJalr[18]~35\)))) # (GND)
-- \pcJalr[19]~37\ = CARRY((PC(19) & ((\ula|Selector12~8_combout\) # (!\pcJalr[18]~35\))) # (!PC(19) & (\ula|Selector12~8_combout\ & !\pcJalr[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(19),
	datab => \ula|Selector12~8_combout\,
	datad => VCC,
	cin => \pcJalr[18]~35\,
	combout => \pcJalr[19]~36_combout\,
	cout => \pcJalr[19]~37\);

-- Location: LCCOMB_X54_Y38_N2
\PC[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[19]~18_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[19]~36_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[19]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[19]~36_combout\,
	datab => \pcJalr[19]~36_combout\,
	datad => \contr|Mux2~3_combout\,
	combout => \PC[19]~18_combout\);

-- Location: LCFF_X54_Y38_N3
\PC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[19]~18_combout\,
	sdata => \PCmais4[19]~34_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(19));

-- Location: LCCOMB_X48_Y36_N30
\pcBranch[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[15]~28_combout\ = ((\gerador_imm|Selector16~3_combout\ $ (PC(15) $ (!\pcBranch[14]~27\)))) # (GND)
-- \pcBranch[15]~29\ = CARRY((\gerador_imm|Selector16~3_combout\ & ((PC(15)) # (!\pcBranch[14]~27\))) # (!\gerador_imm|Selector16~3_combout\ & (PC(15) & !\pcBranch[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector16~3_combout\,
	datab => PC(15),
	datad => VCC,
	cin => \pcBranch[14]~27\,
	combout => \pcBranch[15]~28_combout\,
	cout => \pcBranch[15]~29\);

-- Location: LCCOMB_X48_Y35_N0
\pcBranch[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[16]~30_combout\ = (\gerador_imm|Selector15~3_combout\ & ((PC(16) & (\pcBranch[15]~29\ & VCC)) # (!PC(16) & (!\pcBranch[15]~29\)))) # (!\gerador_imm|Selector15~3_combout\ & ((PC(16) & (!\pcBranch[15]~29\)) # (!PC(16) & ((\pcBranch[15]~29\) # 
-- (GND)))))
-- \pcBranch[16]~31\ = CARRY((\gerador_imm|Selector15~3_combout\ & (!PC(16) & !\pcBranch[15]~29\)) # (!\gerador_imm|Selector15~3_combout\ & ((!\pcBranch[15]~29\) # (!PC(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector15~3_combout\,
	datab => PC(16),
	datad => VCC,
	cin => \pcBranch[15]~29\,
	combout => \pcBranch[16]~30_combout\,
	cout => \pcBranch[16]~31\);

-- Location: LCCOMB_X54_Y38_N6
\PC[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[16]~15_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[16]~30_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[16]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcJalr[16]~30_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcBranch[16]~30_combout\,
	combout => \PC[16]~15_combout\);

-- Location: LCFF_X54_Y38_N7
\PC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[16]~15_combout\,
	sdata => \PCmais4[16]~28_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(16));

-- Location: LCCOMB_X48_Y35_N8
\pcBranch[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[20]~38_combout\ = (PC(20) & ((\gerador_imm|Selector11~4_combout\ & (\pcBranch[19]~37\ & VCC)) # (!\gerador_imm|Selector11~4_combout\ & (!\pcBranch[19]~37\)))) # (!PC(20) & ((\gerador_imm|Selector11~4_combout\ & (!\pcBranch[19]~37\)) # 
-- (!\gerador_imm|Selector11~4_combout\ & ((\pcBranch[19]~37\) # (GND)))))
-- \pcBranch[20]~39\ = CARRY((PC(20) & (!\gerador_imm|Selector11~4_combout\ & !\pcBranch[19]~37\)) # (!PC(20) & ((!\pcBranch[19]~37\) # (!\gerador_imm|Selector11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(20),
	datab => \gerador_imm|Selector11~4_combout\,
	datad => VCC,
	cin => \pcBranch[19]~37\,
	combout => \pcBranch[20]~38_combout\,
	cout => \pcBranch[20]~39\);

-- Location: LCCOMB_X48_Y35_N10
\pcBranch[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[21]~40_combout\ = ((PC(21) $ (\gerador_imm|Selector10~2_combout\ $ (!\pcBranch[20]~39\)))) # (GND)
-- \pcBranch[21]~41\ = CARRY((PC(21) & ((\gerador_imm|Selector10~2_combout\) # (!\pcBranch[20]~39\))) # (!PC(21) & (\gerador_imm|Selector10~2_combout\ & !\pcBranch[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(21),
	datab => \gerador_imm|Selector10~2_combout\,
	datad => VCC,
	cin => \pcBranch[20]~39\,
	combout => \pcBranch[21]~40_combout\,
	cout => \pcBranch[21]~41\);

-- Location: LCCOMB_X53_Y38_N8
\pcJalr[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[20]~38_combout\ = (PC(20) & ((\ula|Selector11~8_combout\ & (\pcJalr[19]~37\ & VCC)) # (!\ula|Selector11~8_combout\ & (!\pcJalr[19]~37\)))) # (!PC(20) & ((\ula|Selector11~8_combout\ & (!\pcJalr[19]~37\)) # (!\ula|Selector11~8_combout\ & 
-- ((\pcJalr[19]~37\) # (GND)))))
-- \pcJalr[20]~39\ = CARRY((PC(20) & (!\ula|Selector11~8_combout\ & !\pcJalr[19]~37\)) # (!PC(20) & ((!\pcJalr[19]~37\) # (!\ula|Selector11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(20),
	datab => \ula|Selector11~8_combout\,
	datad => VCC,
	cin => \pcJalr[19]~37\,
	combout => \pcJalr[20]~38_combout\,
	cout => \pcJalr[20]~39\);

-- Location: LCCOMB_X53_Y38_N10
\pcJalr[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[21]~40_combout\ = ((PC(21) $ (\ula|Selector10~7_combout\ $ (!\pcJalr[20]~39\)))) # (GND)
-- \pcJalr[21]~41\ = CARRY((PC(21) & ((\ula|Selector10~7_combout\) # (!\pcJalr[20]~39\))) # (!PC(21) & (\ula|Selector10~7_combout\ & !\pcJalr[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(21),
	datab => \ula|Selector10~7_combout\,
	datad => VCC,
	cin => \pcJalr[20]~39\,
	combout => \pcJalr[21]~40_combout\,
	cout => \pcJalr[21]~41\);

-- Location: LCCOMB_X54_Y34_N28
\PC[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[21]~20_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[21]~40_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[21]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[21]~40_combout\,
	datad => \pcJalr[21]~40_combout\,
	combout => \PC[21]~20_combout\);

-- Location: LCCOMB_X54_Y41_N24
\PC[20]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[20]~19_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[20]~38_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[20]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[20]~38_combout\,
	datad => \pcJalr[20]~38_combout\,
	combout => \PC[20]~19_combout\);

-- Location: LCCOMB_X49_Y34_N6
\PCmais4[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[20]~36_combout\ = (PC(20) & (\PCmais4[19]~35\ $ (GND))) # (!PC(20) & (!\PCmais4[19]~35\ & VCC))
-- \PCmais4[20]~37\ = CARRY((PC(20) & !\PCmais4[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(20),
	datad => VCC,
	cin => \PCmais4[19]~35\,
	combout => \PCmais4[20]~36_combout\,
	cout => \PCmais4[20]~37\);

-- Location: LCFF_X54_Y41_N25
\PC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[20]~19_combout\,
	sdata => \PCmais4[20]~36_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(20));

-- Location: LCCOMB_X49_Y34_N8
\PCmais4[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[21]~38_combout\ = (PC(21) & (!\PCmais4[20]~37\)) # (!PC(21) & ((\PCmais4[20]~37\) # (GND)))
-- \PCmais4[21]~39\ = CARRY((!\PCmais4[20]~37\) # (!PC(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(21),
	datad => VCC,
	cin => \PCmais4[20]~37\,
	combout => \PCmais4[21]~38_combout\,
	cout => \PCmais4[21]~39\);

-- Location: LCFF_X54_Y34_N29
\PC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[21]~20_combout\,
	sdata => \PCmais4[21]~38_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(21));

-- Location: LCCOMB_X49_Y40_N30
\gerador_imm|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector7~2_combout\ = (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)) # ((\gerador_imm|Mux6~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\gerador_imm|Selector0~2_combout\ & (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \gerador_imm|Selector7~2_combout\);

-- Location: LCCOMB_X50_Y38_N22
\Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\) # ((\mem_d|altsyncram_component|auto_generated|q_a\(23))))) # (!\contr|Mux5~3_combout\ & (!\contr|Mux4~1_combout\ & ((\ula|Selector8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(23),
	datad => \ula|Selector8~8_combout\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X50_Y42_N10
\Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux8~0_combout\ & (\PCmais4[23]~42_combout\)) # (!\Mux8~0_combout\ & ((\gerador_imm|Selector7~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \PCmais4[23]~42_combout\,
	datac => \gerador_imm|Selector7~2_combout\,
	datad => \Mux8~0_combout\,
	combout => \Mux8~1_combout\);

-- Location: LCFF_X51_Y45_N25
\breg|XREGS[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][23]~regout\);

-- Location: LCCOMB_X51_Y45_N24
\breg|ro1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~11_combout\);

-- Location: LCCOMB_X49_Y45_N14
\breg|ro1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~11_combout\ & ((\breg|XREGS[11][23]~regout\))) # (!\breg|ro1~11_combout\ & (\breg|XREGS[9][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~11_combout\,
	datac => \breg|XREGS[9][23]~regout\,
	datad => \breg|XREGS[11][23]~regout\,
	combout => \breg|ro1~12_combout\);

-- Location: LCFF_X51_Y46_N25
\breg|XREGS[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][23]~regout\);

-- Location: LCFF_X51_Y45_N1
\breg|XREGS[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][23]~regout\);

-- Location: LCCOMB_X50_Y46_N6
\breg|XREGS[4][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[4][23]~feeder_combout\);

-- Location: LCFF_X50_Y46_N7
\breg|XREGS[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][23]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][23]~regout\);

-- Location: LCCOMB_X51_Y45_N0
\breg|ro1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~14_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][23]~regout\,
	datad => \breg|XREGS[4][23]~regout\,
	combout => \breg|ro1~14_combout\);

-- Location: LCCOMB_X51_Y46_N8
\breg|ro1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~14_combout\ & (\breg|XREGS[7][23]~regout\)) # (!\breg|ro1~14_combout\ & ((\breg|XREGS[6][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[6][23]~regout\,
	datad => \breg|ro1~14_combout\,
	combout => \breg|ro1~15_combout\);

-- Location: LCCOMB_X51_Y46_N14
\breg|ro1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~19_combout\ = (\breg|ro1~18_combout\ & (((\breg|XREGS[3][23]~regout\) # (!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~18_combout\ & (\breg|ro1~15_combout\ & (\breg|ro1[29]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~18_combout\,
	datab => \breg|ro1~15_combout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|XREGS[3][23]~regout\,
	combout => \breg|ro1~19_combout\);

-- Location: LCCOMB_X49_Y45_N4
\breg|ro1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~20_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~12_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~12_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~19_combout\,
	combout => \breg|ro1~20_combout\);

-- Location: LCCOMB_X50_Y45_N8
\breg|ro1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][23]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][23]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][23]~regout\,
	datac => \breg|XREGS[24][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~4_combout\);

-- Location: LCCOMB_X50_Y48_N10
\breg|ro1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~5_combout\ = (\breg|ro1~4_combout\ & (((\breg|XREGS[28][23]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~4_combout\ & (\breg|XREGS[20][23]~regout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][23]~regout\,
	datab => \breg|XREGS[28][23]~regout\,
	datac => \breg|ro1~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~5_combout\);

-- Location: LCCOMB_X51_Y44_N10
\breg|ro1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][23]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][23]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][23]~regout\,
	datac => \breg|XREGS[25][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~2_combout\);

-- Location: LCFF_X57_Y41_N5
\breg|XREGS[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][23]~regout\);

-- Location: LCCOMB_X57_Y41_N4
\breg|ro1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~3_combout\ = (\breg|ro1~2_combout\ & ((\breg|XREGS[29][23]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~2_combout\ & (((\breg|XREGS[21][23]~regout\ & \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][23]~regout\,
	datab => \breg|ro1~2_combout\,
	datac => \breg|XREGS[21][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~3_combout\);

-- Location: LCCOMB_X54_Y45_N4
\breg|ro1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|ro1~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~5_combout\,
	datad => \breg|ro1~3_combout\,
	combout => \breg|ro1~6_combout\);

-- Location: LCCOMB_X49_Y41_N28
\breg|ro1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][23]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][23]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~7_combout\);

-- Location: LCCOMB_X54_Y45_N2
\breg|ro1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~7_combout\ & (\breg|XREGS[31][23]~regout\)) # (!\breg|ro1~7_combout\ & ((\breg|XREGS[27][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|ro1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|ro1~7_combout\,
	datad => \breg|XREGS[27][23]~regout\,
	combout => \breg|ro1~8_combout\);

-- Location: LCCOMB_X54_Y45_N28
\breg|ro1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~6_combout\ & ((\breg|ro1~8_combout\))) # (!\breg|ro1~6_combout\ & (\breg|ro1~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~6_combout\,
	datad => \breg|ro1~8_combout\,
	combout => \breg|ro1~9_combout\);

-- Location: LCCOMB_X49_Y45_N10
\breg|ro1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~23_combout\ = (\breg|ro1~20_combout\ & ((\breg|ro1~22_combout\) # ((!\breg|ro1[29]~10_combout\)))) # (!\breg|ro1~20_combout\ & (((\breg|ro1[29]~10_combout\ & \breg|ro1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~22_combout\,
	datab => \breg|ro1~20_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~9_combout\,
	combout => \breg|ro1~23_combout\);

-- Location: LCCOMB_X49_Y42_N6
\breg|ro1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~26_combout\ = (\contr|Mux10~1_combout\ & ((\Mux8~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~23_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & (\breg|ro1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \breg|ro1~23_combout\,
	datad => \Mux8~1_combout\,
	combout => \breg|ro1~26_combout\);

-- Location: LCFF_X49_Y42_N7
\breg|ro1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(23));

-- Location: LCCOMB_X48_Y38_N18
\ula|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~50_combout\ = (\breg|ro1\(25) & ((\ulaB[25]~41_combout\ & (\ula|Add0~49\ & VCC)) # (!\ulaB[25]~41_combout\ & (!\ula|Add0~49\)))) # (!\breg|ro1\(25) & ((\ulaB[25]~41_combout\ & (!\ula|Add0~49\)) # (!\ulaB[25]~41_combout\ & ((\ula|Add0~49\) # 
-- (GND)))))
-- \ula|Add0~51\ = CARRY((\breg|ro1\(25) & (!\ulaB[25]~41_combout\ & !\ula|Add0~49\)) # (!\breg|ro1\(25) & ((!\ula|Add0~49\) # (!\ulaB[25]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(25),
	datab => \ulaB[25]~41_combout\,
	datad => VCC,
	cin => \ula|Add0~49\,
	combout => \ula|Add0~50_combout\,
	cout => \ula|Add0~51\);

-- Location: LCCOMB_X48_Y38_N20
\ula|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~52_combout\ = ((\breg|ro1\(26) $ (\ulaB[26]~17_combout\ $ (!\ula|Add0~51\)))) # (GND)
-- \ula|Add0~53\ = CARRY((\breg|ro1\(26) & ((\ulaB[26]~17_combout\) # (!\ula|Add0~51\))) # (!\breg|ro1\(26) & (\ulaB[26]~17_combout\ & !\ula|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datab => \ulaB[26]~17_combout\,
	datad => VCC,
	cin => \ula|Add0~51\,
	combout => \ula|Add0~52_combout\,
	cout => \ula|Add0~53\);

-- Location: LCCOMB_X48_Y41_N18
\ula|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~50_combout\ = (\ulaB[25]~41_combout\ & ((\breg|ro1\(25) & (!\ula|Add1~49\)) # (!\breg|ro1\(25) & ((\ula|Add1~49\) # (GND))))) # (!\ulaB[25]~41_combout\ & ((\breg|ro1\(25) & (\ula|Add1~49\ & VCC)) # (!\breg|ro1\(25) & (!\ula|Add1~49\))))
-- \ula|Add1~51\ = CARRY((\ulaB[25]~41_combout\ & ((!\ula|Add1~49\) # (!\breg|ro1\(25)))) # (!\ulaB[25]~41_combout\ & (!\breg|ro1\(25) & !\ula|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \breg|ro1\(25),
	datad => VCC,
	cin => \ula|Add1~49\,
	combout => \ula|Add1~50_combout\,
	cout => \ula|Add1~51\);

-- Location: LCCOMB_X48_Y41_N20
\ula|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~52_combout\ = ((\breg|ro1\(26) $ (\ulaB[26]~17_combout\ $ (\ula|Add1~51\)))) # (GND)
-- \ula|Add1~53\ = CARRY((\breg|ro1\(26) & ((!\ula|Add1~51\) # (!\ulaB[26]~17_combout\))) # (!\breg|ro1\(26) & (!\ulaB[26]~17_combout\ & !\ula|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datab => \ulaB[26]~17_combout\,
	datad => VCC,
	cin => \ula|Add1~51\,
	combout => \ula|Add1~52_combout\,
	cout => \ula|Add1~53\);

-- Location: LCCOMB_X49_Y38_N4
\ula|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~5_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~52_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~52_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~52_combout\,
	datad => \ula|Add1~52_combout\,
	combout => \ula|Selector5~5_combout\);

-- Location: LCCOMB_X52_Y44_N30
\ula|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~83_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(25)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datac => \breg|ro1\(25),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X52_Y44_N12
\ula|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~84_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~79_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~79_combout\,
	datab => \ula|ShiftLeft0~83_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X51_Y44_N4
\ula|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~75_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(21)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(22),
	datad => \breg|ro1\(21),
	combout => \ula|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X52_Y44_N18
\ula|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~69_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(19))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \breg|ro1\(20),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X52_Y44_N28
\ula|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~76_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~69_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~75_combout\,
	datad => \ula|ShiftLeft0~69_combout\,
	combout => \ula|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X48_Y37_N14
\ula|Selector5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~9_combout\ = (\ula|Selector4~4_combout\ & ((\ula|Selector4~3_combout\) # ((\ula|ShiftLeft0~76_combout\)))) # (!\ula|Selector4~4_combout\ & (!\ula|Selector4~3_combout\ & (\ula|ShiftLeft0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~4_combout\,
	datab => \ula|Selector4~3_combout\,
	datac => \ula|ShiftLeft0~84_combout\,
	datad => \ula|ShiftLeft0~76_combout\,
	combout => \ula|Selector5~9_combout\);

-- Location: LCCOMB_X52_Y41_N0
\ula|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~41_combout\ = (!\ulaB[2]~19_combout\ & ((\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~17_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftLeft0~17_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftLeft0~40_combout\,
	combout => \ula|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X52_Y41_N4
\ula|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~103_combout\ = (\ula|ShiftLeft0~41_combout\) # ((!\ulaB[3]~20_combout\ & (\ulaB[2]~19_combout\ & \ula|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~27_combout\,
	datad => \ula|ShiftLeft0~41_combout\,
	combout => \ula|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X48_Y37_N16
\ula|Selector5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~10_combout\ = (\ula|Selector0~0_combout\ & ((\ula|Selector5~13_combout\) # ((\ula|Selector5~9_combout\ & \ula|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector5~13_combout\,
	datab => \ula|Selector0~0_combout\,
	datac => \ula|Selector5~9_combout\,
	datad => \ula|ShiftLeft0~103_combout\,
	combout => \ula|Selector5~10_combout\);

-- Location: LCCOMB_X49_Y38_N24
\ula|Selector5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~11_combout\ = (\ula|Selector5~4_combout\) # ((\ula|Selector5~8_combout\) # ((\ula|Selector5~5_combout\) # (\ula|Selector5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector5~4_combout\,
	datab => \ula|Selector5~8_combout\,
	datac => \ula|Selector5~5_combout\,
	datad => \ula|Selector5~10_combout\,
	combout => \ula|Selector5~11_combout\);

-- Location: LCCOMB_X53_Y38_N12
\pcJalr[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[22]~42_combout\ = (PC(22) & ((\ula|Selector9~8_combout\ & (\pcJalr[21]~41\ & VCC)) # (!\ula|Selector9~8_combout\ & (!\pcJalr[21]~41\)))) # (!PC(22) & ((\ula|Selector9~8_combout\ & (!\pcJalr[21]~41\)) # (!\ula|Selector9~8_combout\ & 
-- ((\pcJalr[21]~41\) # (GND)))))
-- \pcJalr[22]~43\ = CARRY((PC(22) & (!\ula|Selector9~8_combout\ & !\pcJalr[21]~41\)) # (!PC(22) & ((!\pcJalr[21]~41\) # (!\ula|Selector9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(22),
	datab => \ula|Selector9~8_combout\,
	datad => VCC,
	cin => \pcJalr[21]~41\,
	combout => \pcJalr[22]~42_combout\,
	cout => \pcJalr[22]~43\);

-- Location: LCCOMB_X53_Y38_N14
\pcJalr[23]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[23]~44_combout\ = ((PC(23) $ (\ula|Selector8~8_combout\ $ (!\pcJalr[22]~43\)))) # (GND)
-- \pcJalr[23]~45\ = CARRY((PC(23) & ((\ula|Selector8~8_combout\) # (!\pcJalr[22]~43\))) # (!PC(23) & (\ula|Selector8~8_combout\ & !\pcJalr[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(23),
	datab => \ula|Selector8~8_combout\,
	datad => VCC,
	cin => \pcJalr[22]~43\,
	combout => \pcJalr[23]~44_combout\,
	cout => \pcJalr[23]~45\);

-- Location: LCCOMB_X53_Y38_N16
\pcJalr[24]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[24]~46_combout\ = (\ula|Selector7~8_combout\ & ((PC(24) & (\pcJalr[23]~45\ & VCC)) # (!PC(24) & (!\pcJalr[23]~45\)))) # (!\ula|Selector7~8_combout\ & ((PC(24) & (!\pcJalr[23]~45\)) # (!PC(24) & ((\pcJalr[23]~45\) # (GND)))))
-- \pcJalr[24]~47\ = CARRY((\ula|Selector7~8_combout\ & (!PC(24) & !\pcJalr[23]~45\)) # (!\ula|Selector7~8_combout\ & ((!\pcJalr[23]~45\) # (!PC(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector7~8_combout\,
	datab => PC(24),
	datad => VCC,
	cin => \pcJalr[23]~45\,
	combout => \pcJalr[24]~46_combout\,
	cout => \pcJalr[24]~47\);

-- Location: LCCOMB_X53_Y38_N18
\pcJalr[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[25]~48_combout\ = ((PC(25) $ (\ula|Selector6~9_combout\ $ (!\pcJalr[24]~47\)))) # (GND)
-- \pcJalr[25]~49\ = CARRY((PC(25) & ((\ula|Selector6~9_combout\) # (!\pcJalr[24]~47\))) # (!PC(25) & (\ula|Selector6~9_combout\ & !\pcJalr[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(25),
	datab => \ula|Selector6~9_combout\,
	datad => VCC,
	cin => \pcJalr[24]~47\,
	combout => \pcJalr[25]~48_combout\,
	cout => \pcJalr[25]~49\);

-- Location: LCCOMB_X53_Y38_N20
\pcJalr[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[26]~50_combout\ = (PC(26) & ((\ula|Selector5~11_combout\ & (\pcJalr[25]~49\ & VCC)) # (!\ula|Selector5~11_combout\ & (!\pcJalr[25]~49\)))) # (!PC(26) & ((\ula|Selector5~11_combout\ & (!\pcJalr[25]~49\)) # (!\ula|Selector5~11_combout\ & 
-- ((\pcJalr[25]~49\) # (GND)))))
-- \pcJalr[26]~51\ = CARRY((PC(26) & (!\ula|Selector5~11_combout\ & !\pcJalr[25]~49\)) # (!PC(26) & ((!\pcJalr[25]~49\) # (!\ula|Selector5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(26),
	datab => \ula|Selector5~11_combout\,
	datad => VCC,
	cin => \pcJalr[25]~49\,
	combout => \pcJalr[26]~50_combout\,
	cout => \pcJalr[26]~51\);

-- Location: LCCOMB_X53_Y38_N22
\pcJalr[27]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[27]~52_combout\ = ((PC(27) $ (\ula|Selector4~13_combout\ $ (!\pcJalr[26]~51\)))) # (GND)
-- \pcJalr[27]~53\ = CARRY((PC(27) & ((\ula|Selector4~13_combout\) # (!\pcJalr[26]~51\))) # (!PC(27) & (\ula|Selector4~13_combout\ & !\pcJalr[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(27),
	datab => \ula|Selector4~13_combout\,
	datad => VCC,
	cin => \pcJalr[26]~51\,
	combout => \pcJalr[27]~52_combout\,
	cout => \pcJalr[27]~53\);

-- Location: LCCOMB_X56_Y38_N0
\PC[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[27]~26_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[27]~52_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[27]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[27]~52_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[27]~52_combout\,
	combout => \PC[27]~26_combout\);

-- Location: LCCOMB_X49_Y34_N16
\PCmais4[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[25]~46_combout\ = (PC(25) & (!\PCmais4[24]~45\)) # (!PC(25) & ((\PCmais4[24]~45\) # (GND)))
-- \PCmais4[25]~47\ = CARRY((!\PCmais4[24]~45\) # (!PC(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(25),
	datad => VCC,
	cin => \PCmais4[24]~45\,
	combout => \PCmais4[25]~46_combout\,
	cout => \PCmais4[25]~47\);

-- Location: LCCOMB_X49_Y34_N18
\PCmais4[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[26]~48_combout\ = (PC(26) & (\PCmais4[25]~47\ $ (GND))) # (!PC(26) & (!\PCmais4[25]~47\ & VCC))
-- \PCmais4[26]~49\ = CARRY((PC(26) & !\PCmais4[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(26),
	datad => VCC,
	cin => \PCmais4[25]~47\,
	combout => \PCmais4[26]~48_combout\,
	cout => \PCmais4[26]~49\);

-- Location: LCCOMB_X49_Y34_N20
\PCmais4[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[27]~50_combout\ = (PC(27) & (!\PCmais4[26]~49\)) # (!PC(27) & ((\PCmais4[26]~49\) # (GND)))
-- \PCmais4[27]~51\ = CARRY((!\PCmais4[26]~49\) # (!PC(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(27),
	datad => VCC,
	cin => \PCmais4[26]~49\,
	combout => \PCmais4[27]~50_combout\,
	cout => \PCmais4[27]~51\);

-- Location: LCFF_X56_Y38_N1
\PC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[27]~26_combout\,
	sdata => \PCmais4[27]~50_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(27));

-- Location: LCCOMB_X49_Y34_N22
\PCmais4[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[28]~52_combout\ = (PC(28) & (\PCmais4[27]~51\ $ (GND))) # (!PC(28) & (!\PCmais4[27]~51\ & VCC))
-- \PCmais4[28]~53\ = CARRY((PC(28) & !\PCmais4[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(28),
	datad => VCC,
	cin => \PCmais4[27]~51\,
	combout => \PCmais4[28]~52_combout\,
	cout => \PCmais4[28]~53\);

-- Location: LCCOMB_X49_Y34_N24
\PCmais4[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[29]~54_combout\ = (PC(29) & (!\PCmais4[28]~53\)) # (!PC(29) & ((\PCmais4[28]~53\) # (GND)))
-- \PCmais4[29]~55\ = CARRY((!\PCmais4[28]~53\) # (!PC(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(29),
	datad => VCC,
	cin => \PCmais4[28]~53\,
	combout => \PCmais4[29]~54_combout\,
	cout => \PCmais4[29]~55\);

-- Location: LCCOMB_X49_Y34_N26
\PCmais4[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[30]~56_combout\ = (PC(30) & (\PCmais4[29]~55\ $ (GND))) # (!PC(30) & (!\PCmais4[29]~55\ & VCC))
-- \PCmais4[30]~57\ = CARRY((PC(30) & !\PCmais4[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(30),
	datad => VCC,
	cin => \PCmais4[29]~55\,
	combout => \PCmais4[30]~56_combout\,
	cout => \PCmais4[30]~57\);

-- Location: LCCOMB_X52_Y42_N22
\gerador_imm|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector0~3_combout\ = (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(30)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # (!\gerador_imm|Mux6~1_combout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\gerador_imm|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	combout => \gerador_imm|Selector0~3_combout\);

-- Location: LCCOMB_X52_Y42_N12
\ulaB[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[30]~28_combout\ = (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(30)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # (!\gerador_imm|Mux6~1_combout\ & 
-- (((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \ulaB[30]~28_combout\);

-- Location: LCCOMB_X52_Y42_N26
\ulaB[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[30]~29_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[30]~28_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro2\(30),
	datac => \contr|Mux7~1_combout\,
	datad => \ulaB[30]~28_combout\,
	combout => \ulaB[30]~29_combout\);

-- Location: LCCOMB_X52_Y42_N18
\ula|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~0_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\ulaB[30]~29_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[30]~29_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector1~0_combout\);

-- Location: LCCOMB_X52_Y42_N24
\ula|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~1_combout\ = (\breg|ro1\(30) & ((\ula|Selector1~0_combout\) # ((\ula_cnt|opcode.SRA_OP~combout\ & !\ula|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \breg|ro1\(30),
	datac => \ula|ShiftLeft0~15_combout\,
	datad => \ula|Selector1~0_combout\,
	combout => \ula|Selector1~1_combout\);

-- Location: LCCOMB_X52_Y42_N30
\ula|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~3_combout\ = (\ulaB[30]~29_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.XOR_OP~combout\ & !\breg|ro1\(30))))) # (!\ulaB[30]~29_combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|ro1\(30),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[30]~29_combout\,
	combout => \ula|Selector1~3_combout\);

-- Location: LCCOMB_X52_Y40_N20
\ulaB[28]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[28]~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(28) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(28) & (((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \ulaB[28]~24_combout\);

-- Location: LCCOMB_X52_Y40_N2
\ulaB[28]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[28]~25_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[28]~24_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro2\(28),
	datac => \ulaB[28]~24_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ulaB[28]~25_combout\);

-- Location: LCCOMB_X48_Y38_N22
\ula|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~54_combout\ = (\ulaB[27]~16_combout\ & ((\breg|ro1\(27) & (\ula|Add0~53\ & VCC)) # (!\breg|ro1\(27) & (!\ula|Add0~53\)))) # (!\ulaB[27]~16_combout\ & ((\breg|ro1\(27) & (!\ula|Add0~53\)) # (!\breg|ro1\(27) & ((\ula|Add0~53\) # (GND)))))
-- \ula|Add0~55\ = CARRY((\ulaB[27]~16_combout\ & (!\breg|ro1\(27) & !\ula|Add0~53\)) # (!\ulaB[27]~16_combout\ & ((!\ula|Add0~53\) # (!\breg|ro1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[27]~16_combout\,
	datab => \breg|ro1\(27),
	datad => VCC,
	cin => \ula|Add0~53\,
	combout => \ula|Add0~54_combout\,
	cout => \ula|Add0~55\);

-- Location: LCCOMB_X48_Y38_N26
\ula|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~58_combout\ = (\ulaB[29]~27_combout\ & ((\breg|ro1\(29) & (\ula|Add0~57\ & VCC)) # (!\breg|ro1\(29) & (!\ula|Add0~57\)))) # (!\ulaB[29]~27_combout\ & ((\breg|ro1\(29) & (!\ula|Add0~57\)) # (!\breg|ro1\(29) & ((\ula|Add0~57\) # (GND)))))
-- \ula|Add0~59\ = CARRY((\ulaB[29]~27_combout\ & (!\breg|ro1\(29) & !\ula|Add0~57\)) # (!\ulaB[29]~27_combout\ & ((!\ula|Add0~57\) # (!\breg|ro1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~27_combout\,
	datab => \breg|ro1\(29),
	datad => VCC,
	cin => \ula|Add0~57\,
	combout => \ula|Add0~58_combout\,
	cout => \ula|Add0~59\);

-- Location: LCCOMB_X48_Y38_N28
\ula|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~60_combout\ = ((\breg|ro1\(30) $ (\ulaB[30]~29_combout\ $ (!\ula|Add0~59\)))) # (GND)
-- \ula|Add0~61\ = CARRY((\breg|ro1\(30) & ((\ulaB[30]~29_combout\) # (!\ula|Add0~59\))) # (!\breg|ro1\(30) & (\ulaB[30]~29_combout\ & !\ula|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \ulaB[30]~29_combout\,
	datad => VCC,
	cin => \ula|Add0~59\,
	combout => \ula|Add0~60_combout\,
	cout => \ula|Add0~61\);

-- Location: LCCOMB_X52_Y40_N28
\ulaB[29]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[29]~26_combout\ = (\gerador_imm|Selector0~2_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(29) & \gerador_imm|Mux6~1_combout\)))) # (!\gerador_imm|Selector0~2_combout\ & 
-- (((\mem_i|altsyncram_component|auto_generated|q_a\(29) & \gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \ulaB[29]~26_combout\);

-- Location: LCCOMB_X52_Y40_N10
\ulaB[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[29]~27_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[29]~26_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(29),
	datad => \ulaB[29]~26_combout\,
	combout => \ulaB[29]~27_combout\);

-- Location: LCCOMB_X48_Y41_N22
\ula|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~54_combout\ = (\ulaB[27]~16_combout\ & ((\breg|ro1\(27) & (!\ula|Add1~53\)) # (!\breg|ro1\(27) & ((\ula|Add1~53\) # (GND))))) # (!\ulaB[27]~16_combout\ & ((\breg|ro1\(27) & (\ula|Add1~53\ & VCC)) # (!\breg|ro1\(27) & (!\ula|Add1~53\))))
-- \ula|Add1~55\ = CARRY((\ulaB[27]~16_combout\ & ((!\ula|Add1~53\) # (!\breg|ro1\(27)))) # (!\ulaB[27]~16_combout\ & (!\breg|ro1\(27) & !\ula|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[27]~16_combout\,
	datab => \breg|ro1\(27),
	datad => VCC,
	cin => \ula|Add1~53\,
	combout => \ula|Add1~54_combout\,
	cout => \ula|Add1~55\);

-- Location: LCCOMB_X48_Y41_N24
\ula|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~56_combout\ = ((\breg|ro1\(28) $ (\ulaB[28]~25_combout\ $ (\ula|Add1~55\)))) # (GND)
-- \ula|Add1~57\ = CARRY((\breg|ro1\(28) & ((!\ula|Add1~55\) # (!\ulaB[28]~25_combout\))) # (!\breg|ro1\(28) & (!\ulaB[28]~25_combout\ & !\ula|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(28),
	datab => \ulaB[28]~25_combout\,
	datad => VCC,
	cin => \ula|Add1~55\,
	combout => \ula|Add1~56_combout\,
	cout => \ula|Add1~57\);

-- Location: LCCOMB_X48_Y41_N26
\ula|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~58_combout\ = (\breg|ro1\(29) & ((\ulaB[29]~27_combout\ & (!\ula|Add1~57\)) # (!\ulaB[29]~27_combout\ & (\ula|Add1~57\ & VCC)))) # (!\breg|ro1\(29) & ((\ulaB[29]~27_combout\ & ((\ula|Add1~57\) # (GND))) # (!\ulaB[29]~27_combout\ & 
-- (!\ula|Add1~57\))))
-- \ula|Add1~59\ = CARRY((\breg|ro1\(29) & (\ulaB[29]~27_combout\ & !\ula|Add1~57\)) # (!\breg|ro1\(29) & ((\ulaB[29]~27_combout\) # (!\ula|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \ulaB[29]~27_combout\,
	datad => VCC,
	cin => \ula|Add1~57\,
	combout => \ula|Add1~58_combout\,
	cout => \ula|Add1~59\);

-- Location: LCCOMB_X48_Y41_N28
\ula|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~60_combout\ = ((\breg|ro1\(30) $ (\ulaB[30]~29_combout\ $ (\ula|Add1~59\)))) # (GND)
-- \ula|Add1~61\ = CARRY((\breg|ro1\(30) & ((!\ula|Add1~59\) # (!\ulaB[30]~29_combout\))) # (!\breg|ro1\(30) & (!\ulaB[30]~29_combout\ & !\ula|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \ulaB[30]~29_combout\,
	datad => VCC,
	cin => \ula|Add1~59\,
	combout => \ula|Add1~60_combout\,
	cout => \ula|Add1~61\);

-- Location: LCCOMB_X49_Y38_N26
\ula|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~60_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~60_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Add0~60_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~60_combout\,
	combout => \ula|Selector1~2_combout\);

-- Location: LCCOMB_X52_Y42_N28
\ula|Selector1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~4_combout\ = (\ula|Selector1~3_combout\) # ((\ula|Selector1~2_combout\) # ((\ula|Selector2~0_combout\ & \ula|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~0_combout\,
	datab => \ula|Selector1~3_combout\,
	datac => \ula|ShiftLeft0~15_combout\,
	datad => \ula|Selector1~2_combout\,
	combout => \ula|Selector1~4_combout\);

-- Location: LCCOMB_X52_Y42_N0
\ula|Selector1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~7_combout\ = (\ula|Selector1~1_combout\) # ((\ula|Selector1~4_combout\) # ((\ula|Selector1~6_combout\ & \ula|ShiftRight1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector1~6_combout\,
	datab => \ula|Selector1~1_combout\,
	datac => \ula|ShiftRight1~52_combout\,
	datad => \ula|Selector1~4_combout\,
	combout => \ula|Selector1~7_combout\);

-- Location: LCCOMB_X52_Y42_N6
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector0~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \gerador_imm|Selector0~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector1~7_combout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X52_Y42_N8
\Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux1~0_combout\ & (\PCmais4[30]~56_combout\)) # (!\Mux1~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(30)))))) # (!\contr|Mux5~3_combout\ & (((\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \PCmais4[30]~56_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(30),
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: LCFF_X57_Y46_N31
\breg|XREGS[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][30]~regout\);

-- Location: LCFF_X57_Y42_N11
\breg|XREGS[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][30]~regout\);

-- Location: LCCOMB_X57_Y42_N10
\breg|ro1~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~552_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~552_combout\);

-- Location: LCCOMB_X56_Y46_N14
\breg|ro1~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~553_combout\ = (\breg|ro1~552_combout\ & (((\breg|XREGS[11][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~552_combout\ & (\breg|XREGS[10][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][30]~regout\,
	datab => \breg|XREGS[11][30]~regout\,
	datac => \breg|ro1~552_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~553_combout\);

-- Location: LCFF_X53_Y48_N7
\breg|XREGS[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][30]~regout\);

-- Location: LCCOMB_X56_Y42_N18
\breg|ro1~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~558_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][30]~regout\,
	datac => \breg|XREGS[16][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~558_combout\);

-- Location: LCCOMB_X53_Y48_N6
\breg|ro1~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~559_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~558_combout\ & ((\breg|XREGS[28][30]~regout\))) # (!\breg|ro1~558_combout\ & (\breg|XREGS[20][30]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|ro1~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[20][30]~regout\,
	datac => \breg|XREGS[28][30]~regout\,
	datad => \breg|ro1~558_combout\,
	combout => \breg|ro1~559_combout\);

-- Location: LCCOMB_X59_Y39_N28
\breg|ro1~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~557_combout\ = (\breg|ro1~556_combout\ & (((\breg|XREGS[30][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~556_combout\ & (\breg|XREGS[26][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~556_combout\,
	datab => \breg|XREGS[26][30]~regout\,
	datac => \breg|XREGS[30][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~557_combout\);

-- Location: LCCOMB_X56_Y46_N8
\breg|ro1~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~560_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~557_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~559_combout\,
	datac => \breg|ro1~557_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~560_combout\);

-- Location: LCCOMB_X54_Y46_N28
\breg|ro1~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~554_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][30]~regout\,
	datab => \breg|XREGS[17][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~554_combout\);

-- Location: LCCOMB_X54_Y46_N14
\breg|ro1~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~555_combout\ = (\breg|ro1~554_combout\ & (((\breg|XREGS[29][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~554_combout\ & (\breg|XREGS[21][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][30]~regout\,
	datab => \breg|XREGS[29][30]~regout\,
	datac => \breg|ro1~554_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~555_combout\);

-- Location: LCCOMB_X56_Y46_N18
\breg|ro1~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~563_combout\ = (\breg|ro1~560_combout\ & ((\breg|ro1~562_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~560_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(15) & \breg|ro1~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~562_combout\,
	datab => \breg|ro1~560_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~555_combout\,
	combout => \breg|ro1~563_combout\);

-- Location: LCFF_X53_Y34_N27
\breg|XREGS[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][30]~regout\);

-- Location: LCCOMB_X53_Y34_N0
\breg|ro1~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~566_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~565_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~565_combout\,
	datab => \breg|XREGS[1][30]~regout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~566_combout\);

-- Location: LCCOMB_X53_Y34_N26
\breg|ro1~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~567_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~566_combout\ & (\breg|XREGS[3][30]~regout\)) # (!\breg|ro1~566_combout\ & ((\breg|XREGS[2][30]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][30]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][30]~regout\,
	datad => \breg|ro1~566_combout\,
	combout => \breg|ro1~567_combout\);

-- Location: LCCOMB_X56_Y46_N4
\breg|ro1~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~568_combout\ = (\breg|ro1[29]~13_combout\ & (((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & (\breg|ro1~563_combout\)) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1~567_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~563_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~567_combout\,
	combout => \breg|ro1~568_combout\);

-- Location: LCFF_X60_Y42_N5
\breg|XREGS[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][30]~regout\);

-- Location: LCFF_X60_Y42_N27
\breg|XREGS[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][30]~regout\);

-- Location: LCCOMB_X60_Y42_N26
\breg|ro1~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~569_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[12][30]~regout\,
	datac => \breg|XREGS[14][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~569_combout\);

-- Location: LCFF_X61_Y45_N31
\breg|XREGS[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][30]~regout\);

-- Location: LCCOMB_X60_Y45_N28
\breg|ro1~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~570_combout\ = (\breg|ro1~569_combout\ & (((\breg|XREGS[15][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~569_combout\ & (\breg|XREGS[13][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][30]~regout\,
	datab => \breg|ro1~569_combout\,
	datac => \breg|XREGS[15][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~570_combout\);

-- Location: LCCOMB_X56_Y46_N30
\breg|ro1~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~571_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~568_combout\ & ((\breg|ro1~570_combout\))) # (!\breg|ro1~568_combout\ & (\breg|ro1~553_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~553_combout\,
	datac => \breg|ro1~568_combout\,
	datad => \breg|ro1~570_combout\,
	combout => \breg|ro1~571_combout\);

-- Location: LCCOMB_X56_Y46_N24
\breg|ro1~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~572_combout\ = (\breg|ro1~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux1~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~571_combout\) # ((\contr|Mux10~1_combout\ & \Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~571_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux1~1_combout\,
	combout => \breg|ro1~572_combout\);

-- Location: LCFF_X56_Y46_N25
\breg|ro1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(30));

-- Location: LCCOMB_X50_Y35_N14
\ula|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~16_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(30))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(30)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(29),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(30),
	combout => \ula|ShiftRight0~16_combout\);

-- Location: LCCOMB_X50_Y35_N16
\ula|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~17_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~16_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(29))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight0~16_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~17_combout\);

-- Location: LCCOMB_X50_Y35_N20
\ula|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~54_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~17_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|ShiftRight0~54_combout\);

-- Location: LCCOMB_X51_Y37_N18
\ula|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~58_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~99_combout\ & (\breg|ro1\(31)))) # (!\ulaB[2]~19_combout\ & (((\ula|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~99_combout\,
	datac => \breg|ro1\(31),
	datad => \ula|ShiftRight0~54_combout\,
	combout => \ula|ShiftRight0~58_combout\);

-- Location: LCCOMB_X54_Y42_N26
\ula|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~2_combout\ = (!\ulaB[3]~20_combout\ & (\ula|ShiftRight0~58_combout\ & \ula|Selector17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight0~58_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector20~2_combout\);

-- Location: LCCOMB_X54_Y42_N30
\ula|Selector20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~4_combout\ = (\breg|ro1\(11) & (\ulaB[11]~8_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(11),
	datac => \ulaB[11]~8_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector20~4_combout\);

-- Location: LCCOMB_X54_Y42_N0
\ula|Selector20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~5_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~22_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~22_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~22_combout\,
	datad => \ula|Add0~22_combout\,
	combout => \ula|Selector20~5_combout\);

-- Location: LCCOMB_X54_Y42_N14
\ula|Selector20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~6_combout\ = (\ula|Selector20~3_combout\) # ((\ula|Selector20~4_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~3_combout\,
	datab => \ula|Selector20~4_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector20~5_combout\,
	combout => \ula|Selector20~6_combout\);

-- Location: LCCOMB_X56_Y38_N30
\ula|Selector20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~7_combout\ = (\ula|Selector4~11_combout\ & ((\ula|Selector21~2_combout\) # ((\ula|ShiftLeft0~104_combout\ & \ula|Selector16~0_combout\)))) # (!\ula|Selector4~11_combout\ & (\ula|ShiftLeft0~104_combout\ & (\ula|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~11_combout\,
	datab => \ula|ShiftLeft0~104_combout\,
	datac => \ula|Selector16~0_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector20~7_combout\);

-- Location: LCCOMB_X54_Y42_N28
\ula|Selector20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~8_combout\ = (\ula|Selector20~1_combout\) # ((\ula|Selector20~2_combout\) # ((\ula|Selector20~6_combout\) # (\ula|Selector20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~1_combout\,
	datab => \ula|Selector20~2_combout\,
	datac => \ula|Selector20~6_combout\,
	datad => \ula|Selector20~7_combout\,
	combout => \ula|Selector20~8_combout\);

-- Location: LCCOMB_X51_Y35_N20
\ula|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~23_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~18_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~29_combout\,
	datad => \ula|ShiftRight0~18_combout\,
	combout => \ula|ShiftRight0~23_combout\);

-- Location: LCCOMB_X52_Y35_N16
\ula|Selector30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~4_combout\ = (\ula_cnt|opcode.SRL_OP~combout\ & ((\ula|ShiftRight0~23_combout\) # ((\ula|ShiftRight1~31_combout\ & \ula_cnt|opcode.SRA_OP~combout\)))) # (!\ula_cnt|opcode.SRL_OP~combout\ & (\ula|ShiftRight1~31_combout\ & 
-- ((\ula_cnt|opcode.SRA_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula|ShiftRight1~31_combout\,
	datac => \ula|ShiftRight0~23_combout\,
	datad => \ula_cnt|opcode.SRA_OP~combout\,
	combout => \ula|Selector30~4_combout\);

-- Location: LCCOMB_X52_Y35_N2
\ula|Selector30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~5_combout\ = (\ulaB[3]~20_combout\ & (\ula|Selector30~4_combout\ & \ula|Selector21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|Selector30~4_combout\,
	datad => \ula|Selector21~0_combout\,
	combout => \ula|Selector30~5_combout\);

-- Location: LCCOMB_X52_Y35_N18
\ula|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~21_combout\ = (\ula|ShiftRight1~20_combout\ & (\ulaB[2]~19_combout\ & (!\ulaB[4]~22_combout\ & \ulaB[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ulaB[4]~22_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|ShiftRight1~21_combout\);

-- Location: LCCOMB_X52_Y35_N20
\ula|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~16_combout\ = (!\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftRight1~12_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~12_combout\,
	datad => \ula|ShiftRight1~15_combout\,
	combout => \ula|ShiftRight1~16_combout\);

-- Location: LCCOMB_X49_Y37_N8
\ula|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~8_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(8))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(8)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(8),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~8_combout\);

-- Location: LCCOMB_X49_Y37_N18
\ula|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~9_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~8_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(7))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~8_combout\,
	combout => \ula|ShiftRight0~9_combout\);

-- Location: LCCOMB_X48_Y37_N26
\ula|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~10_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(6))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datac => \ulaB[0]~21_combout\,
	datad => \breg|ro1\(5),
	combout => \ula|ShiftRight0~10_combout\);

-- Location: LCCOMB_X48_Y37_N24
\ula|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~17_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~9_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~9_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~10_combout\,
	combout => \ula|ShiftRight1~17_combout\);

-- Location: LCCOMB_X52_Y35_N4
\ula|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~0_combout\ = (\ulaB[4]~22_combout\ & (((\ula|ShiftRight1~16_combout\)))) # (!\ulaB[4]~22_combout\ & (\ula|Selector4~2_combout\ & ((\ula|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~2_combout\,
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftRight1~16_combout\,
	datad => \ula|ShiftRight1~17_combout\,
	combout => \ula|Selector30~0_combout\);

-- Location: LCCOMB_X52_Y35_N14
\ula|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~2_combout\ = (\ula|Selector31~0_combout\ & ((\ula|Selector30~1_combout\) # ((\ula|ShiftRight1~21_combout\) # (\ula|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~1_combout\,
	datab => \ula|ShiftRight1~21_combout\,
	datac => \ula|Selector30~0_combout\,
	datad => \ula|Selector31~0_combout\,
	combout => \ula|Selector30~2_combout\);

-- Location: LCCOMB_X51_Y37_N8
\ula|Selector30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~6_combout\ = (\breg|ro1\(1) & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ulaB[1]~18_combout\ & \ula_cnt|opcode.AND_OP~combout\)))) # (!\breg|ro1\(1) & (\ulaB[1]~18_combout\ & ((\ula_cnt|opcode.OR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \ulaB[1]~18_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector30~6_combout\);

-- Location: LCCOMB_X49_Y39_N12
\ula|Selector30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~8_combout\ = (\ula|Add0~2_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~2_combout\)))) # (!\ula|Add0~2_combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~2_combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~2_combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector30~8_combout\);

-- Location: LCCOMB_X52_Y35_N12
\ula|Selector30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~9_combout\ = (\ula|Selector30~7_combout\) # ((\ula|Selector30~6_combout\) # ((\ula|Selector30~8_combout\) # (\ula|Selector17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~7_combout\,
	datab => \ula|Selector30~6_combout\,
	datac => \ula|Selector30~8_combout\,
	datad => \ula|Selector17~0_combout\,
	combout => \ula|Selector30~9_combout\);

-- Location: LCCOMB_X52_Y35_N22
\ula|Selector30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~10_combout\ = (\ula|Selector30~3_combout\) # ((\ula|Selector30~5_combout\) # ((\ula|Selector30~2_combout\) # (\ula|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~3_combout\,
	datab => \ula|Selector30~5_combout\,
	datac => \ula|Selector30~2_combout\,
	datad => \ula|Selector30~9_combout\,
	combout => \ula|Selector30~10_combout\);

-- Location: LCCOMB_X53_Y39_N2
\pcJalr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[1]~0_combout\ = (PC(1) & (\ula|Selector30~10_combout\ $ (VCC))) # (!PC(1) & (\ula|Selector30~10_combout\ & VCC))
-- \pcJalr[1]~1\ = CARRY((PC(1) & \ula|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PC(1),
	datab => \ula|Selector30~10_combout\,
	datad => VCC,
	combout => \pcJalr[1]~0_combout\,
	cout => \pcJalr[1]~1\);

-- Location: LCCOMB_X53_Y39_N4
\pcJalr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[2]~2_combout\ = (PC(2) & ((\ula|Selector29~8_combout\ & (\pcJalr[1]~1\ & VCC)) # (!\ula|Selector29~8_combout\ & (!\pcJalr[1]~1\)))) # (!PC(2) & ((\ula|Selector29~8_combout\ & (!\pcJalr[1]~1\)) # (!\ula|Selector29~8_combout\ & ((\pcJalr[1]~1\) # 
-- (GND)))))
-- \pcJalr[2]~3\ = CARRY((PC(2) & (!\ula|Selector29~8_combout\ & !\pcJalr[1]~1\)) # (!PC(2) & ((!\pcJalr[1]~1\) # (!\ula|Selector29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(2),
	datab => \ula|Selector29~8_combout\,
	datad => VCC,
	cin => \pcJalr[1]~1\,
	combout => \pcJalr[2]~2_combout\,
	cout => \pcJalr[2]~3\);

-- Location: LCCOMB_X53_Y39_N6
\pcJalr[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[3]~4_combout\ = ((PC(3) $ (\ula|Selector28~11_combout\ $ (!\pcJalr[2]~3\)))) # (GND)
-- \pcJalr[3]~5\ = CARRY((PC(3) & ((\ula|Selector28~11_combout\) # (!\pcJalr[2]~3\))) # (!PC(3) & (\ula|Selector28~11_combout\ & !\pcJalr[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(3),
	datab => \ula|Selector28~11_combout\,
	datad => VCC,
	cin => \pcJalr[2]~3\,
	combout => \pcJalr[3]~4_combout\,
	cout => \pcJalr[3]~5\);

-- Location: LCCOMB_X53_Y39_N10
\pcJalr[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[5]~8_combout\ = ((PC(5) $ (\ula|Selector26~8_combout\ $ (!\pcJalr[4]~7\)))) # (GND)
-- \pcJalr[5]~9\ = CARRY((PC(5) & ((\ula|Selector26~8_combout\) # (!\pcJalr[4]~7\))) # (!PC(5) & (\ula|Selector26~8_combout\ & !\pcJalr[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(5),
	datab => \ula|Selector26~8_combout\,
	datad => VCC,
	cin => \pcJalr[4]~7\,
	combout => \pcJalr[5]~8_combout\,
	cout => \pcJalr[5]~9\);

-- Location: LCCOMB_X53_Y39_N12
\pcJalr[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[6]~10_combout\ = (PC(6) & ((\ula|Selector25~9_combout\ & (\pcJalr[5]~9\ & VCC)) # (!\ula|Selector25~9_combout\ & (!\pcJalr[5]~9\)))) # (!PC(6) & ((\ula|Selector25~9_combout\ & (!\pcJalr[5]~9\)) # (!\ula|Selector25~9_combout\ & ((\pcJalr[5]~9\) # 
-- (GND)))))
-- \pcJalr[6]~11\ = CARRY((PC(6) & (!\ula|Selector25~9_combout\ & !\pcJalr[5]~9\)) # (!PC(6) & ((!\pcJalr[5]~9\) # (!\ula|Selector25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(6),
	datab => \ula|Selector25~9_combout\,
	datad => VCC,
	cin => \pcJalr[5]~9\,
	combout => \pcJalr[6]~10_combout\,
	cout => \pcJalr[6]~11\);

-- Location: LCCOMB_X53_Y39_N14
\pcJalr[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[7]~12_combout\ = ((PC(7) $ (\ula|Selector24~11_combout\ $ (!\pcJalr[6]~11\)))) # (GND)
-- \pcJalr[7]~13\ = CARRY((PC(7) & ((\ula|Selector24~11_combout\) # (!\pcJalr[6]~11\))) # (!PC(7) & (\ula|Selector24~11_combout\ & !\pcJalr[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(7),
	datab => \ula|Selector24~11_combout\,
	datad => VCC,
	cin => \pcJalr[6]~11\,
	combout => \pcJalr[7]~12_combout\,
	cout => \pcJalr[7]~13\);

-- Location: LCCOMB_X53_Y39_N16
\pcJalr[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[8]~14_combout\ = (PC(8) & ((\ula|Selector23~10_combout\ & (\pcJalr[7]~13\ & VCC)) # (!\ula|Selector23~10_combout\ & (!\pcJalr[7]~13\)))) # (!PC(8) & ((\ula|Selector23~10_combout\ & (!\pcJalr[7]~13\)) # (!\ula|Selector23~10_combout\ & 
-- ((\pcJalr[7]~13\) # (GND)))))
-- \pcJalr[8]~15\ = CARRY((PC(8) & (!\ula|Selector23~10_combout\ & !\pcJalr[7]~13\)) # (!PC(8) & ((!\pcJalr[7]~13\) # (!\ula|Selector23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(8),
	datab => \ula|Selector23~10_combout\,
	datad => VCC,
	cin => \pcJalr[7]~13\,
	combout => \pcJalr[8]~14_combout\,
	cout => \pcJalr[8]~15\);

-- Location: LCCOMB_X53_Y39_N18
\pcJalr[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[9]~16_combout\ = ((PC(9) $ (\ula|Selector22~9_combout\ $ (!\pcJalr[8]~15\)))) # (GND)
-- \pcJalr[9]~17\ = CARRY((PC(9) & ((\ula|Selector22~9_combout\) # (!\pcJalr[8]~15\))) # (!PC(9) & (\ula|Selector22~9_combout\ & !\pcJalr[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(9),
	datab => \ula|Selector22~9_combout\,
	datad => VCC,
	cin => \pcJalr[8]~15\,
	combout => \pcJalr[9]~16_combout\,
	cout => \pcJalr[9]~17\);

-- Location: LCCOMB_X53_Y39_N22
\pcJalr[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[11]~20_combout\ = ((PC(11) $ (\ula|Selector20~8_combout\ $ (!\pcJalr[10]~19\)))) # (GND)
-- \pcJalr[11]~21\ = CARRY((PC(11) & ((\ula|Selector20~8_combout\) # (!\pcJalr[10]~19\))) # (!PC(11) & (\ula|Selector20~8_combout\ & !\pcJalr[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(11),
	datab => \ula|Selector20~8_combout\,
	datad => VCC,
	cin => \pcJalr[10]~19\,
	combout => \pcJalr[11]~20_combout\,
	cout => \pcJalr[11]~21\);

-- Location: LCCOMB_X54_Y39_N14
\PC[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[12]~11_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[12]~22_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[12]~22_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[12]~22_combout\,
	combout => \PC[12]~11_combout\);

-- Location: LCFF_X54_Y39_N15
\PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[12]~11_combout\,
	sdata => \PCmais4[12]~20_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(12));

-- Location: LCCOMB_X48_Y36_N22
\pcBranch[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[11]~20_combout\ = ((\gerador_imm|Selector20~2_combout\ $ (PC(11) $ (!\pcBranch[10]~19\)))) # (GND)
-- \pcBranch[11]~21\ = CARRY((\gerador_imm|Selector20~2_combout\ & ((PC(11)) # (!\pcBranch[10]~19\))) # (!\gerador_imm|Selector20~2_combout\ & (PC(11) & !\pcBranch[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector20~2_combout\,
	datab => PC(11),
	datad => VCC,
	cin => \pcBranch[10]~19\,
	combout => \pcBranch[11]~20_combout\,
	cout => \pcBranch[11]~21\);

-- Location: LCCOMB_X48_Y36_N28
\pcBranch[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[14]~26_combout\ = (PC(14) & ((\gerador_imm|Selector17~3_combout\ & (\pcBranch[13]~25\ & VCC)) # (!\gerador_imm|Selector17~3_combout\ & (!\pcBranch[13]~25\)))) # (!PC(14) & ((\gerador_imm|Selector17~3_combout\ & (!\pcBranch[13]~25\)) # 
-- (!\gerador_imm|Selector17~3_combout\ & ((\pcBranch[13]~25\) # (GND)))))
-- \pcBranch[14]~27\ = CARRY((PC(14) & (!\gerador_imm|Selector17~3_combout\ & !\pcBranch[13]~25\)) # (!PC(14) & ((!\pcBranch[13]~25\) # (!\gerador_imm|Selector17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(14),
	datab => \gerador_imm|Selector17~3_combout\,
	datad => VCC,
	cin => \pcBranch[13]~25\,
	combout => \pcBranch[14]~26_combout\,
	cout => \pcBranch[14]~27\);

-- Location: LCCOMB_X54_Y39_N0
\PC[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[15]~14_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[15]~28_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[15]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcJalr[15]~28_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcBranch[15]~28_combout\,
	combout => \PC[15]~14_combout\);

-- Location: LCCOMB_X49_Y35_N28
\PCmais4[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[15]~26_combout\ = (PC(15) & (!\PCmais4[14]~25\)) # (!PC(15) & ((\PCmais4[14]~25\) # (GND)))
-- \PCmais4[15]~27\ = CARRY((!\PCmais4[14]~25\) # (!PC(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(15),
	datad => VCC,
	cin => \PCmais4[14]~25\,
	combout => \PCmais4[15]~26_combout\,
	cout => \PCmais4[15]~27\);

-- Location: LCFF_X54_Y39_N1
\PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[15]~14_combout\,
	sdata => \PCmais4[15]~26_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(15));

-- Location: LCCOMB_X51_Y43_N28
\gerador_imm|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector14~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \gerador_imm|Selector14~3_combout\);

-- Location: LCCOMB_X51_Y42_N10
\Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(16))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(16),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector15~7_combout\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X51_Y42_N0
\Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux15~0_combout\ & (\PCmais4[16]~28_combout\)) # (!\Mux15~0_combout\ & ((\gerador_imm|Selector14~3_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \PCmais4[16]~28_combout\,
	datac => \gerador_imm|Selector14~3_combout\,
	datad => \Mux15~0_combout\,
	combout => \Mux15~1_combout\);

-- Location: LCFF_X53_Y39_N15
\breg|XREGS[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][16]~regout\);

-- Location: LCCOMB_X48_Y43_N28
\breg|XREGS[13][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[13][16]~feeder_combout\);

-- Location: LCFF_X48_Y43_N29
\breg|XREGS[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][16]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][16]~regout\);

-- Location: LCCOMB_X47_Y44_N30
\breg|ro1~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~296_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[13][16]~regout\,
	datad => \breg|XREGS[12][16]~regout\,
	combout => \breg|ro1~296_combout\);

-- Location: LCCOMB_X47_Y44_N8
\breg|ro1~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~297_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~296_combout\ & ((\breg|XREGS[15][16]~regout\))) # (!\breg|ro1~296_combout\ & (\breg|XREGS[14][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][16]~regout\,
	datab => \breg|XREGS[15][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~296_combout\,
	combout => \breg|ro1~297_combout\);

-- Location: LCFF_X57_Y46_N19
\breg|XREGS[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][16]~regout\);

-- Location: LCFF_X51_Y42_N1
\breg|XREGS[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux15~1_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][16]~regout\);

-- Location: LCCOMB_X57_Y46_N28
\breg|ro1~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~290_combout\ = (\breg|ro1~289_combout\ & ((\breg|XREGS[11][16]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~289_combout\ & (((\breg|XREGS[9][16]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~289_combout\,
	datab => \breg|XREGS[11][16]~regout\,
	datac => \breg|XREGS[9][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~290_combout\);

-- Location: LCFF_X51_Y46_N3
\breg|XREGS[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][16]~regout\);

-- Location: LCFF_X50_Y46_N23
\breg|XREGS[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][16]~regout\);

-- Location: LCCOMB_X50_Y46_N18
\breg|ro1~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~291_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][16]~regout\,
	datab => \breg|XREGS[4][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~291_combout\);

-- Location: LCCOMB_X51_Y46_N2
\breg|ro1~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~292_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~291_combout\ & (\breg|XREGS[7][16]~regout\)) # (!\breg|ro1~291_combout\ & ((\breg|XREGS[6][16]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[6][16]~regout\,
	datad => \breg|ro1~291_combout\,
	combout => \breg|ro1~292_combout\);

-- Location: LCFF_X51_Y46_N21
\breg|XREGS[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][16]~regout\);

-- Location: LCFF_X58_Y43_N9
\breg|XREGS[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][16]~regout\);

-- Location: LCCOMB_X58_Y43_N8
\breg|ro1~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~293_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|XREGS[2][16]~regout\) # (\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (\breg|XREGS[1][16]~regout\ & ((!\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][16]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][16]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~293_combout\);

-- Location: LCCOMB_X51_Y46_N20
\breg|ro1~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~294_combout\ = (\breg|ro1[29]~16_combout\ & ((\breg|ro1~293_combout\ & ((\breg|XREGS[3][16]~regout\))) # (!\breg|ro1~293_combout\ & (\breg|ro1~292_combout\)))) # (!\breg|ro1[29]~16_combout\ & (((\breg|ro1~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~16_combout\,
	datab => \breg|ro1~292_combout\,
	datac => \breg|XREGS[3][16]~regout\,
	datad => \breg|ro1~293_combout\,
	combout => \breg|ro1~294_combout\);

-- Location: LCCOMB_X61_Y42_N2
\breg|ro1~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~295_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~290_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~290_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~294_combout\,
	combout => \breg|ro1~295_combout\);

-- Location: LCCOMB_X61_Y42_N20
\breg|ro1~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~298_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~295_combout\ & ((\breg|ro1~297_combout\))) # (!\breg|ro1~295_combout\ & (\breg|ro1~288_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~288_combout\,
	datab => \breg|ro1~297_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~295_combout\,
	combout => \breg|ro1~298_combout\);

-- Location: LCCOMB_X49_Y42_N16
\breg|ro1~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~299_combout\ = (\contr|Mux10~1_combout\ & ((\Mux15~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~298_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & ((\breg|ro1~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \Mux15~1_combout\,
	datad => \breg|ro1~298_combout\,
	combout => \breg|ro1~299_combout\);

-- Location: LCFF_X49_Y42_N17
\breg|ro1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(16));

-- Location: LCCOMB_X50_Y40_N24
\ula|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[16]~2_combout\) # ((\breg|ro1\(16))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[16]~2_combout\ $ (\breg|ro1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \ulaB[16]~2_combout\,
	datac => \breg|ro1\(16),
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector15~3_combout\);

-- Location: LCCOMB_X56_Y40_N28
\ula|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~34_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~32_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~32_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~33_combout\,
	combout => \ula|ShiftRight1~34_combout\);

-- Location: LCCOMB_X57_Y40_N24
\ula|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~41_combout\ = (\ulaB[3]~20_combout\ & (\ula|ShiftRight1~34_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight1~34_combout\,
	datad => \ula|Selector23~2_combout\,
	combout => \ula|ShiftRight1~41_combout\);

-- Location: LCCOMB_X51_Y42_N14
\ula|Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~6_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector21~1_combout\ & \ula|ShiftRight1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector21~1_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|ShiftRight1~41_combout\,
	combout => \ula|Selector15~6_combout\);

-- Location: LCCOMB_X49_Y38_N18
\ula|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~4_combout\ = (\ula|Add0~32_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~32_combout\)))) # (!\ula|Add0~32_combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~32_combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~32_combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector15~4_combout\);

-- Location: LCCOMB_X49_Y38_N12
\ula|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~5_combout\ = (\ula|Selector15~4_combout\) # ((\breg|ro1\(16) & (\ulaB[16]~2_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(16),
	datab => \ulaB[16]~2_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector15~4_combout\,
	combout => \ula|Selector15~5_combout\);

-- Location: LCCOMB_X51_Y42_N12
\ula|Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~7_combout\ = (\ula|Selector15~2_combout\) # ((\ula|Selector15~3_combout\) # ((\ula|Selector15~6_combout\) # (\ula|Selector15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector15~2_combout\,
	datab => \ula|Selector15~3_combout\,
	datac => \ula|Selector15~6_combout\,
	datad => \ula|Selector15~5_combout\,
	combout => \ula|Selector15~7_combout\);

-- Location: LCCOMB_X52_Y38_N30
\ula|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~1_combout\ = (!\ulaB[3]~20_combout\ & (!\ula|ShiftLeft0~14_combout\ & (\breg|ro1\(31) & \ula_cnt|opcode.SRL_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftLeft0~14_combout\,
	datac => \breg|ro1\(31),
	datad => \ula_cnt|opcode.SRL_OP~combout\,
	combout => \ula|Selector16~1_combout\);

-- Location: LCCOMB_X52_Y38_N8
\ula|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~2_combout\ = (\ulaB[4]~22_combout\ & (\ula|ShiftRight1~9_combout\ & (\ula|Selector16~1_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftRight1~9_combout\,
	datac => \ula|Selector16~1_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector16~2_combout\);

-- Location: LCCOMB_X52_Y37_N12
\ula|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~4_combout\ = (\ulaB[15]~3_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\breg|ro1\(15) & \ula_cnt|opcode.AND_OP~combout\)))) # (!\ulaB[15]~3_combout\ & (\breg|ro1\(15) & (\ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \breg|ro1\(15),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector16~4_combout\);

-- Location: LCCOMB_X52_Y37_N6
\ula|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~5_combout\ = (\ula|Selector16~4_combout\) # ((\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[15]~3_combout\ $ (\breg|ro1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \breg|ro1\(15),
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula|Selector16~4_combout\,
	combout => \ula|Selector16~5_combout\);

-- Location: LCCOMB_X52_Y38_N22
\ula|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~3_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~30_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~30_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~30_combout\,
	datad => \ula|Add1~30_combout\,
	combout => \ula|Selector16~3_combout\);

-- Location: LCCOMB_X52_Y38_N2
\ula|Selector16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~9_combout\ = (\ula|Selector16~8_combout\) # ((\ula|Selector16~2_combout\) # ((\ula|Selector16~5_combout\) # (\ula|Selector16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~8_combout\,
	datab => \ula|Selector16~2_combout\,
	datac => \ula|Selector16~5_combout\,
	datad => \ula|Selector16~3_combout\,
	combout => \ula|Selector16~9_combout\);

-- Location: LCCOMB_X52_Y38_N16
\ula|Selector16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~10_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector16~9_combout\) # ((\ula|ShiftLeft0~56_combout\ & \ula|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~56_combout\,
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector16~0_combout\,
	datad => \ula|Selector16~9_combout\,
	combout => \ula|Selector16~10_combout\);

-- Location: LCCOMB_X53_Y39_N28
\pcJalr[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[14]~26_combout\ = (PC(14) & ((\ula|Selector17~12_combout\ & (\pcJalr[13]~25\ & VCC)) # (!\ula|Selector17~12_combout\ & (!\pcJalr[13]~25\)))) # (!PC(14) & ((\ula|Selector17~12_combout\ & (!\pcJalr[13]~25\)) # (!\ula|Selector17~12_combout\ & 
-- ((\pcJalr[13]~25\) # (GND)))))
-- \pcJalr[14]~27\ = CARRY((PC(14) & (!\ula|Selector17~12_combout\ & !\pcJalr[13]~25\)) # (!PC(14) & ((!\pcJalr[13]~25\) # (!\ula|Selector17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(14),
	datab => \ula|Selector17~12_combout\,
	datad => VCC,
	cin => \pcJalr[13]~25\,
	combout => \pcJalr[14]~26_combout\,
	cout => \pcJalr[14]~27\);

-- Location: LCCOMB_X53_Y38_N2
\pcJalr[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[17]~32_combout\ = ((PC(17) $ (\ula|Selector14~11_combout\ $ (!\pcJalr[16]~31\)))) # (GND)
-- \pcJalr[17]~33\ = CARRY((PC(17) & ((\ula|Selector14~11_combout\) # (!\pcJalr[16]~31\))) # (!PC(17) & (\ula|Selector14~11_combout\ & !\pcJalr[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(17),
	datab => \ula|Selector14~11_combout\,
	datad => VCC,
	cin => \pcJalr[16]~31\,
	combout => \pcJalr[17]~32_combout\,
	cout => \pcJalr[17]~33\);

-- Location: LCCOMB_X54_Y35_N22
\PC[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[18]~17_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[18]~34_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[18]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[18]~34_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[18]~34_combout\,
	combout => \PC[18]~17_combout\);

-- Location: LCFF_X54_Y35_N23
\PC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[18]~17_combout\,
	sdata => \PCmais4[18]~32_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(18));

-- Location: LCCOMB_X52_Y39_N24
\ula|Selector3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~4_combout\ = (\ulaB[4]~22_combout\ & (\ula|ShiftRight1~6_combout\ & (\ula|ShiftRight1~9_combout\ & \ula_cnt|opcode.SLL_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftRight1~6_combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula_cnt|opcode.SLL_OP~combout\,
	combout => \ula|Selector3~4_combout\);

-- Location: LCCOMB_X52_Y41_N30
\ula|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~2_combout\ = (\ula|Selector2~1_combout\) # ((\ula|ShiftRight1~26_combout\ & (\ula|Selector3~4_combout\ & \ula|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~26_combout\,
	datab => \ula|Selector3~4_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|ShiftLeft0~17_combout\,
	combout => \ula|Selector13~2_combout\);

-- Location: LCCOMB_X52_Y41_N20
\ula|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~4_combout\ = (\ula|Selector14~4_combout\ & ((\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~27_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~4_combout\,
	datab => \ula|ShiftLeft0~40_combout\,
	datac => \ula|ShiftLeft0~27_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|Selector13~4_combout\);

-- Location: LCCOMB_X56_Y41_N8
\ula|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~5_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|ro1\(18)) # (\ulaB[18]~1_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(18) $ (\ulaB[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|ro1\(18),
	datac => \ulaB[18]~1_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector13~5_combout\);

-- Location: LCCOMB_X52_Y44_N14
\ula|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~63_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(17)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(18),
	datac => \breg|ro1\(17),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X52_Y44_N2
\ula|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~57_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(15)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(16),
	datac => \breg|ro1\(15),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X52_Y44_N8
\ula|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~64_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~57_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~63_combout\,
	datad => \ula|ShiftLeft0~57_combout\,
	combout => \ula|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X48_Y37_N18
\ula|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~65_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~52_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~52_combout\,
	datad => \ula|ShiftLeft0~64_combout\,
	combout => \ula|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X52_Y41_N18
\ula|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~6_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~36_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~36_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~36_combout\,
	datad => \ula|Add1~36_combout\,
	combout => \ula|Selector13~6_combout\);

-- Location: LCCOMB_X52_Y41_N28
\ula|Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~7_combout\ = (\ula|Selector13~6_combout\) # ((\breg|ro1\(18) & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[18]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(18),
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[18]~1_combout\,
	datad => \ula|Selector13~6_combout\,
	combout => \ula|Selector13~7_combout\);

-- Location: LCCOMB_X52_Y41_N22
\ula|Selector13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~8_combout\ = (\ula|Selector13~5_combout\) # ((\ula|Selector13~7_combout\) # ((\ula|Selector14~0_combout\ & \ula|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~0_combout\,
	datab => \ula|Selector13~5_combout\,
	datac => \ula|ShiftLeft0~65_combout\,
	datad => \ula|Selector13~7_combout\,
	combout => \ula|Selector13~8_combout\);

-- Location: LCCOMB_X52_Y41_N12
\ula|Selector13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~9_combout\ = (\ula|Selector13~3_combout\) # ((\ula|Selector13~2_combout\) # ((\ula|Selector13~4_combout\) # (\ula|Selector13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector13~3_combout\,
	datab => \ula|Selector13~2_combout\,
	datac => \ula|Selector13~4_combout\,
	datad => \ula|Selector13~8_combout\,
	combout => \ula|Selector13~9_combout\);

-- Location: LCCOMB_X52_Y41_N26
\Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\contr|Mux4~1_combout\ & (\contr|Mux5~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(18))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector13~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(18),
	datad => \ula|Selector13~9_combout\,
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X52_Y41_N24
\Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux13~0_combout\ & ((\PCmais4[18]~32_combout\))) # (!\Mux13~0_combout\ & (\gerador_imm|Selector12~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector12~3_combout\,
	datac => \PCmais4[18]~32_combout\,
	datad => \Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LCFF_X51_Y45_N11
\breg|XREGS[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][18]~regout\);

-- Location: LCFF_X57_Y45_N3
\breg|XREGS[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][18]~regout\);

-- Location: LCCOMB_X51_Y45_N10
\breg|ro1~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~163_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|XREGS[10][18]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[8][18]~regout\,
	datad => \breg|XREGS[10][18]~regout\,
	combout => \breg|ro1~163_combout\);

-- Location: LCFF_X49_Y45_N31
\breg|XREGS[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][18]~regout\);

-- Location: LCFF_X49_Y45_N25
\breg|XREGS[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][18]~regout\);

-- Location: LCCOMB_X49_Y45_N30
\breg|ro1~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~164_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~163_combout\ & (\breg|XREGS[11][18]~regout\)) # (!\breg|ro1~163_combout\ & ((\breg|XREGS[9][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~163_combout\,
	datac => \breg|XREGS[11][18]~regout\,
	datad => \breg|XREGS[9][18]~regout\,
	combout => \breg|ro1~164_combout\);

-- Location: LCFF_X59_Y42_N31
\breg|XREGS[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][18]~regout\);

-- Location: LCFF_X59_Y42_N29
\breg|XREGS[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][18]~regout\);

-- Location: LCFF_X51_Y45_N23
\breg|XREGS[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][18]~regout\);

-- Location: LCFF_X52_Y41_N25
\breg|XREGS[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux13~1_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][18]~regout\);

-- Location: LCCOMB_X51_Y45_N22
\breg|ro1~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~165_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][18]~regout\,
	datad => \breg|XREGS[4][18]~regout\,
	combout => \breg|ro1~165_combout\);

-- Location: LCCOMB_X59_Y42_N26
\breg|ro1~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~166_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~165_combout\ & ((\breg|XREGS[7][18]~regout\))) # (!\breg|ro1~165_combout\ & (\breg|XREGS[6][18]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|ro1~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][18]~regout\,
	datab => \breg|XREGS[7][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~165_combout\,
	combout => \breg|ro1~166_combout\);

-- Location: LCCOMB_X59_Y42_N0
\breg|ro1~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~168_combout\ = (\breg|ro1~167_combout\ & ((\breg|XREGS[3][18]~regout\) # ((!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~167_combout\ & (((\breg|ro1[29]~16_combout\ & \breg|ro1~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~167_combout\,
	datab => \breg|XREGS[3][18]~regout\,
	datac => \breg|ro1[29]~16_combout\,
	datad => \breg|ro1~166_combout\,
	combout => \breg|ro1~168_combout\);

-- Location: LCCOMB_X49_Y45_N28
\breg|ro1~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~169_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~164_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~164_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~168_combout\,
	combout => \breg|ro1~169_combout\);

-- Location: LCFF_X54_Y44_N1
\breg|XREGS[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][18]~regout\);

-- Location: LCFF_X54_Y44_N19
\breg|XREGS[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][18]~regout\);

-- Location: LCFF_X52_Y43_N13
\breg|XREGS[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][18]~regout\);

-- Location: LCCOMB_X54_Y44_N18
\breg|ro1~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~170_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|XREGS[13][18]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][18]~regout\,
	datad => \breg|XREGS[13][18]~regout\,
	combout => \breg|ro1~170_combout\);

-- Location: LCCOMB_X54_Y44_N0
\breg|ro1~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~171_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~170_combout\ & ((\breg|XREGS[15][18]~regout\))) # (!\breg|ro1~170_combout\ & (\breg|XREGS[14][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[15][18]~regout\,
	datad => \breg|ro1~170_combout\,
	combout => \breg|ro1~171_combout\);

-- Location: LCCOMB_X49_Y44_N4
\breg|XREGS[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[27][18]~feeder_combout\);

-- Location: LCFF_X49_Y44_N5
\breg|XREGS[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][18]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][18]~regout\);

-- Location: LCFF_X49_Y44_N31
\breg|XREGS[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][18]~regout\);

-- Location: LCFF_X56_Y43_N1
\breg|XREGS[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][18]~regout\);

-- Location: LCCOMB_X56_Y43_N6
\breg|ro1~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~160_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][18]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][18]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][18]~regout\,
	datab => \breg|XREGS[23][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~160_combout\);

-- Location: LCCOMB_X49_Y44_N30
\breg|ro1~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~161_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~160_combout\ & ((\breg|XREGS[31][18]~regout\))) # (!\breg|ro1~160_combout\ & (\breg|XREGS[27][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][18]~regout\,
	datac => \breg|XREGS[31][18]~regout\,
	datad => \breg|ro1~160_combout\,
	combout => \breg|ro1~161_combout\);

-- Location: LCFF_X50_Y43_N25
\breg|XREGS[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][18]~regout\);

-- Location: LCFF_X50_Y43_N11
\breg|XREGS[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][18]~regout\);

-- Location: LCFF_X54_Y43_N27
\breg|XREGS[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][18]~regout\);

-- Location: LCCOMB_X54_Y43_N26
\breg|ro1~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~153_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~153_combout\);

-- Location: LCCOMB_X50_Y43_N10
\breg|ro1~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~154_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~153_combout\ & ((\breg|XREGS[30][18]~regout\))) # (!\breg|ro1~153_combout\ & (\breg|XREGS[26][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[26][18]~regout\,
	datac => \breg|XREGS[30][18]~regout\,
	datad => \breg|ro1~153_combout\,
	combout => \breg|ro1~154_combout\);

-- Location: LCCOMB_X48_Y45_N6
\breg|ro1~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~162_combout\ = (\breg|ro1~159_combout\ & ((\breg|ro1~161_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~159_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|ro1~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~159_combout\,
	datab => \breg|ro1~161_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~154_combout\,
	combout => \breg|ro1~162_combout\);

-- Location: LCCOMB_X48_Y45_N24
\breg|ro1~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~172_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~169_combout\ & (\breg|ro1~171_combout\)) # (!\breg|ro1~169_combout\ & ((\breg|ro1~162_combout\))))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1~169_combout\,
	datac => \breg|ro1~171_combout\,
	datad => \breg|ro1~162_combout\,
	combout => \breg|ro1~172_combout\);

-- Location: LCCOMB_X48_Y43_N4
\breg|ro1~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~173_combout\ = (\breg|ro1~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux13~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~172_combout\) # ((\contr|Mux10~1_combout\ & \Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~172_combout\,
	datad => \Mux13~1_combout\,
	combout => \breg|ro1~173_combout\);

-- Location: LCFF_X48_Y43_N5
\breg|ro1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(18));

-- Location: LCCOMB_X50_Y36_N12
\ula|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~66_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(18)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \breg|ro1\(18),
	datac => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X49_Y36_N24
\ula|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~67_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~60_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~66_combout\,
	datad => \ula|ShiftLeft0~60_combout\,
	combout => \ula|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X49_Y36_N10
\ula|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~55_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~48_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~48_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftLeft0~54_combout\,
	combout => \ula|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X49_Y36_N22
\ula|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~68_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~55_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~67_combout\,
	datad => \ula|ShiftLeft0~55_combout\,
	combout => \ula|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X49_Y39_N16
\ula|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~81_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(24))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(24),
	datac => \breg|ro1\(25),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X49_Y39_N26
\ula|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~85_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(26)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(27),
	datac => \breg|ro1\(26),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X49_Y39_N4
\ula|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~86_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~81_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~81_combout\,
	datad => \ula|ShiftLeft0~85_combout\,
	combout => \ula|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X56_Y38_N18
\ula|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~6_combout\ = (\ula|Selector4~4_combout\ & (\ula|Selector4~3_combout\)) # (!\ula|Selector4~4_combout\ & ((\ula|Selector4~3_combout\ & (\ula|ShiftLeft0~68_combout\)) # (!\ula|Selector4~3_combout\ & ((\ula|ShiftLeft0~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~4_combout\,
	datab => \ula|Selector4~3_combout\,
	datac => \ula|ShiftLeft0~68_combout\,
	datad => \ula|ShiftLeft0~86_combout\,
	combout => \ula|Selector4~6_combout\);

-- Location: LCCOMB_X56_Y38_N28
\ula|Selector4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~12_combout\ = (\ula|Selector4~4_combout\ & ((\ula|Selector4~6_combout\ & ((\ula|ShiftLeft0~104_combout\))) # (!\ula|Selector4~6_combout\ & (\ula|ShiftLeft0~78_combout\)))) # (!\ula|Selector4~4_combout\ & (((\ula|Selector4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~78_combout\,
	datab => \ula|ShiftLeft0~104_combout\,
	datac => \ula|Selector4~4_combout\,
	datad => \ula|Selector4~6_combout\,
	combout => \ula|Selector4~12_combout\);

-- Location: LCCOMB_X52_Y40_N24
\ulaB[27]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[27]~16_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector3~0_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(27),
	datad => \gerador_imm|Selector3~0_combout\,
	combout => \ulaB[27]~16_combout\);

-- Location: LCCOMB_X52_Y37_N20
\ula|Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|ro1\(27)) # (\ulaB[27]~16_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(27) $ (\ulaB[27]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|ro1\(27),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[27]~16_combout\,
	combout => \ula|Selector4~7_combout\);

-- Location: LCCOMB_X52_Y37_N22
\ula|Selector4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~8_combout\ = (\ula|Selector4~7_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\breg|ro1\(27) & \ulaB[27]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|ro1\(27),
	datac => \ula|Selector4~7_combout\,
	datad => \ulaB[27]~16_combout\,
	combout => \ula|Selector4~8_combout\);

-- Location: LCCOMB_X52_Y38_N6
\ula|Selector4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~9_combout\ = (\ula|Selector2~1_combout\) # ((!\ulaB[3]~20_combout\ & (\ula|ShiftRight0~58_combout\ & \ula|Selector16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight0~58_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector2~1_combout\,
	combout => \ula|Selector4~9_combout\);

-- Location: LCCOMB_X56_Y38_N24
\ula|Selector4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~10_combout\ = (\ula|Selector4~8_combout\) # ((\ula|Selector4~9_combout\) # ((\ula|Selector4~11_combout\ & \ula|Selector16~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~11_combout\,
	datab => \ula|Selector4~8_combout\,
	datac => \ula|Selector4~9_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector4~10_combout\);

-- Location: LCCOMB_X56_Y38_N12
\ula|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~54_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~54_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~54_combout\,
	datad => \ula|Add1~54_combout\,
	combout => \ula|Selector4~5_combout\);

-- Location: LCCOMB_X56_Y38_N26
\ula|Selector4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~13_combout\ = (\ula|Selector4~10_combout\) # ((\ula|Selector4~5_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|Selector4~12_combout\,
	datac => \ula|Selector4~10_combout\,
	datad => \ula|Selector4~5_combout\,
	combout => \ula|Selector4~13_combout\);

-- Location: LCCOMB_X53_Y38_N24
\pcJalr[28]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[28]~54_combout\ = (\ula|Selector3~13_combout\ & ((PC(28) & (\pcJalr[27]~53\ & VCC)) # (!PC(28) & (!\pcJalr[27]~53\)))) # (!\ula|Selector3~13_combout\ & ((PC(28) & (!\pcJalr[27]~53\)) # (!PC(28) & ((\pcJalr[27]~53\) # (GND)))))
-- \pcJalr[28]~55\ = CARRY((\ula|Selector3~13_combout\ & (!PC(28) & !\pcJalr[27]~53\)) # (!\ula|Selector3~13_combout\ & ((!\pcJalr[27]~53\) # (!PC(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~13_combout\,
	datab => PC(28),
	datad => VCC,
	cin => \pcJalr[27]~53\,
	combout => \pcJalr[28]~54_combout\,
	cout => \pcJalr[28]~55\);

-- Location: LCCOMB_X53_Y35_N28
\PC[28]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[28]~27_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[28]~54_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[28]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[28]~54_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[28]~54_combout\,
	combout => \PC[28]~27_combout\);

-- Location: LCFF_X53_Y35_N29
\PC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[28]~27_combout\,
	sdata => \PCmais4[28]~52_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(28));

-- Location: LCCOMB_X53_Y38_N26
\pcJalr[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[29]~56_combout\ = ((\ula|Selector2~11_combout\ $ (PC(29) $ (!\pcJalr[28]~55\)))) # (GND)
-- \pcJalr[29]~57\ = CARRY((\ula|Selector2~11_combout\ & ((PC(29)) # (!\pcJalr[28]~55\))) # (!\ula|Selector2~11_combout\ & (PC(29) & !\pcJalr[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~11_combout\,
	datab => PC(29),
	datad => VCC,
	cin => \pcJalr[28]~55\,
	combout => \pcJalr[29]~56_combout\,
	cout => \pcJalr[29]~57\);

-- Location: LCCOMB_X54_Y34_N30
\PC[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[29]~28_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[29]~56_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[29]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[29]~56_combout\,
	datad => \pcJalr[29]~56_combout\,
	combout => \PC[29]~28_combout\);

-- Location: LCFF_X54_Y34_N31
\PC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[29]~28_combout\,
	sdata => \PCmais4[29]~54_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(29));

-- Location: LCCOMB_X52_Y34_N22
\ula|Selector2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~6_combout\ = (\ula|Selector2~5_combout\ & ((\ula|Selector16~6_combout\) # ((\ula|Selector18~12_combout\ & \ula|Selector16~7_combout\)))) # (!\ula|Selector2~5_combout\ & (\ula|Selector18~12_combout\ & ((\ula|Selector16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~5_combout\,
	datab => \ula|Selector18~12_combout\,
	datac => \ula|Selector16~6_combout\,
	datad => \ula|Selector16~7_combout\,
	combout => \ula|Selector2~6_combout\);

-- Location: LCCOMB_X53_Y37_N8
\ula|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~2_combout\ = (\ulaB[3]~20_combout\) # ((\ulaB[1]~18_combout\ & !\ulaB[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|Selector3~2_combout\);

-- Location: LCCOMB_X48_Y37_N30
\ula|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~77_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(22)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \breg|ro1\(22),
	datac => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X48_Y37_N4
\ula|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~82_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~77_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~81_combout\,
	datad => \ula|ShiftLeft0~77_combout\,
	combout => \ula|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X52_Y34_N30
\ula|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~2_combout\ = (\ula|ShiftRight1~26_combout\ & (!\ula|Selector3~2_combout\ & (\ula|ShiftLeft0~88_combout\))) # (!\ula|ShiftRight1~26_combout\ & ((\ula|Selector3~2_combout\) # ((\ula|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~26_combout\,
	datab => \ula|Selector3~2_combout\,
	datac => \ula|ShiftLeft0~88_combout\,
	datad => \ula|ShiftLeft0~82_combout\,
	combout => \ula|Selector2~2_combout\);

-- Location: LCCOMB_X51_Y34_N12
\ula|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~3_combout\ = (\ula|Selector3~2_combout\ & ((\ula|Selector2~2_combout\ & ((\ula|ShiftLeft0~74_combout\))) # (!\ula|Selector2~2_combout\ & (\ula|ShiftLeft0~85_combout\)))) # (!\ula|Selector3~2_combout\ & (((\ula|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~2_combout\,
	datab => \ula|ShiftLeft0~85_combout\,
	datac => \ula|ShiftLeft0~74_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector2~3_combout\);

-- Location: LCCOMB_X51_Y34_N30
\ula|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~4_combout\ = (\ula|Selector16~0_combout\ & ((\ula|Selector2~3_combout\) # ((\ula|ShiftLeft0~50_combout\ & \ula|Selector3~4_combout\)))) # (!\ula|Selector16~0_combout\ & (\ula|ShiftLeft0~50_combout\ & (\ula|Selector3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~0_combout\,
	datab => \ula|ShiftLeft0~50_combout\,
	datac => \ula|Selector3~4_combout\,
	datad => \ula|Selector2~3_combout\,
	combout => \ula|Selector2~4_combout\);

-- Location: LCCOMB_X52_Y34_N18
\ula|Selector2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~8_combout\ = (\ulaB[29]~27_combout\ & (\breg|ro1\(29) & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~27_combout\,
	datab => \breg|ro1\(29),
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector2~8_combout\);

-- Location: LCCOMB_X52_Y34_N24
\ula|Selector2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[29]~27_combout\) # ((\breg|ro1\(29))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[29]~27_combout\ $ (\breg|ro1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~27_combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \breg|ro1\(29),
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector2~7_combout\);

-- Location: LCCOMB_X52_Y34_N0
\ula|Selector2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~9_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~58_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~58_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~58_combout\,
	datad => \ula|Add1~58_combout\,
	combout => \ula|Selector2~9_combout\);

-- Location: LCCOMB_X52_Y34_N26
\ula|Selector2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~10_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector2~8_combout\) # ((\ula|Selector2~7_combout\) # (\ula|Selector2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~1_combout\,
	datab => \ula|Selector2~8_combout\,
	datac => \ula|Selector2~7_combout\,
	datad => \ula|Selector2~9_combout\,
	combout => \ula|Selector2~10_combout\);

-- Location: LCCOMB_X52_Y34_N28
\ula|Selector2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~11_combout\ = (\ula|Selector2~6_combout\) # ((\ula|Selector2~4_combout\) # (\ula|Selector2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector2~6_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|Selector2~10_combout\,
	combout => \ula|Selector2~11_combout\);

-- Location: LCCOMB_X52_Y34_N6
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(29)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(29),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector2~11_combout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X52_Y34_N8
\Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux2~0_combout\ & ((\PCmais4[29]~54_combout\))) # (!\Mux2~0_combout\ & (\gerador_imm|Selector1~2_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector1~2_combout\,
	datab => \PCmais4[29]~54_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCFF_X57_Y36_N3
\breg|XREGS[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][29]~regout\);

-- Location: LCCOMB_X57_Y36_N2
\breg|ro1~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~542_combout\ = (\breg|ro1~541_combout\ & (((\breg|XREGS[11][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15)))) # (!\breg|ro1~541_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~541_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[11][29]~regout\,
	datad => \breg|XREGS[9][29]~regout\,
	combout => \breg|ro1~542_combout\);

-- Location: LCCOMB_X58_Y34_N0
\breg|ro1~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~547_combout\ = (\breg|ro1[29]~10_combout\ & (((\breg|ro1[29]~13_combout\)))) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & ((\breg|ro1~542_combout\))) # (!\breg|ro1[29]~13_combout\ & (\breg|ro1~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~546_combout\,
	datab => \breg|ro1~542_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1[29]~13_combout\,
	combout => \breg|ro1~547_combout\);

-- Location: LCFF_X58_Y45_N3
\breg|XREGS[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][29]~regout\);

-- Location: LCCOMB_X57_Y47_N4
\breg|ro1~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~538_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\mem_i|altsyncram_component|auto_generated|q_a\(17))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][29]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][29]~regout\,
	datad => \breg|XREGS[23][29]~regout\,
	combout => \breg|ro1~538_combout\);

-- Location: LCCOMB_X53_Y43_N14
\breg|ro1~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~539_combout\ = (\breg|ro1~538_combout\ & (((\breg|XREGS[31][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~538_combout\ & (\breg|XREGS[27][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][29]~regout\,
	datab => \breg|ro1~538_combout\,
	datac => \breg|XREGS[31][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~539_combout\);

-- Location: LCFF_X52_Y46_N11
\breg|XREGS[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][29]~regout\);

-- Location: LCCOMB_X53_Y46_N8
\breg|ro1~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~534_combout\ = (\breg|ro1~533_combout\ & (((\breg|XREGS[29][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|ro1~533_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[21][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~533_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][29]~regout\,
	datad => \breg|XREGS[29][29]~regout\,
	combout => \breg|ro1~534_combout\);

-- Location: LCCOMB_X56_Y42_N16
\breg|ro1~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~535_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][29]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][29]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][29]~regout\,
	datac => \breg|XREGS[24][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~535_combout\);

-- Location: LCCOMB_X60_Y45_N0
\breg|ro1~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~536_combout\ = (\breg|ro1~535_combout\ & ((\breg|XREGS[28][29]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~535_combout\ & (((\breg|XREGS[20][29]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][29]~regout\,
	datab => \breg|XREGS[20][29]~regout\,
	datac => \breg|ro1~535_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~536_combout\);

-- Location: LCCOMB_X60_Y45_N10
\breg|ro1~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~537_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|ro1~534_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~536_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~534_combout\,
	datad => \breg|ro1~536_combout\,
	combout => \breg|ro1~537_combout\);

-- Location: LCCOMB_X57_Y34_N24
\breg|ro1~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~540_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~537_combout\ & ((\breg|ro1~539_combout\))) # (!\breg|ro1~537_combout\ & (\breg|ro1~532_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|ro1~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~532_combout\,
	datab => \breg|ro1~539_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|ro1~537_combout\,
	combout => \breg|ro1~540_combout\);

-- Location: LCCOMB_X58_Y34_N4
\breg|ro1~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~550_combout\ = (\breg|ro1~547_combout\ & ((\breg|ro1~549_combout\) # ((!\breg|ro1[29]~10_combout\)))) # (!\breg|ro1~547_combout\ & (((\breg|ro1[29]~10_combout\ & \breg|ro1~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~549_combout\,
	datab => \breg|ro1~547_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~540_combout\,
	combout => \breg|ro1~550_combout\);

-- Location: LCCOMB_X58_Y34_N2
\breg|ro1~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~551_combout\ = (\contr|Mux10~1_combout\ & ((\Mux2~1_combout\) # ((\breg|ro1~550_combout\ & !\breg|ro1~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro1~550_combout\ & (!\breg|ro1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~550_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux2~1_combout\,
	combout => \breg|ro1~551_combout\);

-- Location: LCFF_X58_Y34_N3
\breg|ro1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(29));

-- Location: LCCOMB_X51_Y36_N24
\ula|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~88_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(28))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(28),
	datac => \breg|ro1\(29),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X49_Y39_N24
\ula|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~95_combout\ = (!\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~94_combout\) # ((\ulaB[1]~18_combout\ & \ula|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~94_combout\,
	datab => \ulaB[1]~18_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftLeft0~88_combout\,
	combout => \ula|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X48_Y37_N0
\ula|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~78_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~72_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|ShiftLeft0~77_combout\,
	combout => \ula|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X49_Y39_N30
\ula|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~96_combout\ = (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~95_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~95_combout\,
	datad => \ula|ShiftLeft0~78_combout\,
	combout => \ula|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X49_Y39_N8
\ula|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~97_combout\ = (\ulaB[2]~19_combout\ & ((\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~67_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~86_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftLeft0~67_combout\,
	combout => \ula|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X49_Y36_N20
\ula|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~0_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~43_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~43_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftLeft0~55_combout\,
	combout => \ula|Selector8~0_combout\);

-- Location: LCCOMB_X50_Y39_N28
\ula|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~56_combout\ = (\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~32_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~32_combout\,
	datad => \ula|Selector8~0_combout\,
	combout => \ula|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X49_Y39_N14
\ula|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~98_combout\ = (\ulaB[4]~22_combout\ & (((\ula|ShiftLeft0~56_combout\)))) # (!\ulaB[4]~22_combout\ & ((\ula|ShiftLeft0~96_combout\) # ((\ula|ShiftLeft0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftLeft0~96_combout\,
	datac => \ula|ShiftLeft0~97_combout\,
	datad => \ula|ShiftLeft0~56_combout\,
	combout => \ula|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X49_Y39_N20
\ula|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.SRA_OP~combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & \ulaB[31]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \ulaB[31]~23_combout\,
	combout => \ula|Selector0~4_combout\);

-- Location: LCCOMB_X50_Y39_N10
\ula|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~5_combout\ = (\breg|ro1\(31) & ((\ula|Selector0~4_combout\) # ((\ula_cnt|opcode.SRL_OP~combout\ & !\ula|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula|Selector0~4_combout\,
	datad => \ula|ShiftLeft0~15_combout\,
	combout => \ula|Selector0~5_combout\);

-- Location: LCCOMB_X48_Y41_N30
\ula|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~62_combout\ = \breg|ro1\(31) $ (\ula|Add1~61\ $ (!\ulaB[31]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(31),
	datad => \ulaB[31]~23_combout\,
	cin => \ula|Add1~61\,
	combout => \ula|Add1~62_combout\);

-- Location: LCCOMB_X48_Y38_N30
\ula|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~62_combout\ = \ulaB[31]~23_combout\ $ (\ula|Add0~61\ $ (\breg|ro1\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[31]~23_combout\,
	datad => \breg|ro1\(31),
	cin => \ula|Add0~61\,
	combout => \ula|Add0~62_combout\);

-- Location: LCCOMB_X49_Y39_N28
\ula|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~62_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~62_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~62_combout\,
	datad => \ula|Add0~62_combout\,
	combout => \ula|Selector0~2_combout\);

-- Location: LCCOMB_X49_Y39_N6
\ula|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~3_combout\ = (\ula|Selector0~1_combout\) # ((\ula|Selector0~2_combout\) # ((\ulaB[31]~23_combout\ & \ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~1_combout\,
	datab => \ulaB[31]~23_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula|Selector0~2_combout\,
	combout => \ula|Selector0~3_combout\);

-- Location: LCCOMB_X49_Y39_N0
\ula|Selector0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~6_combout\ = (\ula|Selector0~5_combout\) # ((\ula|Selector0~3_combout\) # ((\ula|Selector0~0_combout\ & \ula|ShiftLeft0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|ShiftLeft0~98_combout\,
	datac => \ula|Selector0~5_combout\,
	datad => \ula|Selector0~3_combout\,
	combout => \ula|Selector0~6_combout\);

-- Location: LCCOMB_X50_Y40_N18
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(31))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(31),
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector0~6_combout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X50_Y40_N16
\Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux0~0_combout\ & (\PCmais4[31]~58_combout\)) # (!\Mux0~0_combout\ & ((\gerador_imm|imm32[31]~3_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[31]~58_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|imm32[31]~3_combout\,
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCFF_X57_Y36_N31
\breg|XREGS[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][31]~regout\);

-- Location: LCFF_X57_Y36_N9
\breg|XREGS[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][31]~regout\);

-- Location: LCFF_X53_Y44_N15
\breg|XREGS[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][31]~regout\);

-- Location: LCFF_X53_Y44_N21
\breg|XREGS[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][31]~regout\);

-- Location: LCCOMB_X53_Y44_N20
\breg|ro2~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~657_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[8][31]~regout\,
	datac => \breg|XREGS[10][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~657_combout\);

-- Location: LCCOMB_X57_Y36_N8
\breg|ro2~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~658_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~657_combout\ & (\breg|XREGS[11][31]~regout\)) # (!\breg|ro2~657_combout\ & ((\breg|XREGS[9][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[11][31]~regout\,
	datac => \breg|XREGS[9][31]~regout\,
	datad => \breg|ro2~657_combout\,
	combout => \breg|ro2~658_combout\);

-- Location: LCFF_X49_Y43_N7
\breg|XREGS[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][31]~regout\);

-- Location: LCFF_X49_Y40_N25
\breg|XREGS[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][31]~regout\);

-- Location: LCCOMB_X49_Y40_N24
\breg|ro2~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~659_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][31]~regout\,
	datac => \breg|XREGS[18][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~659_combout\);

-- Location: LCFF_X57_Y40_N13
\breg|XREGS[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][31]~regout\);

-- Location: LCCOMB_X59_Y39_N14
\breg|ro2~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~660_combout\ = (\breg|ro2~659_combout\ & (((\breg|XREGS[30][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~659_combout\ & (\breg|XREGS[26][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][31]~regout\,
	datab => \breg|ro2~659_combout\,
	datac => \breg|XREGS[30][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~660_combout\);

-- Location: LCFF_X57_Y43_N21
\breg|XREGS[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][31]~regout\);

-- Location: LCFF_X52_Y43_N19
\breg|XREGS[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][31]~regout\);

-- Location: LCFF_X56_Y43_N25
\breg|XREGS[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][31]~regout\);

-- Location: LCCOMB_X56_Y43_N14
\breg|ro2~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~666_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[19][31]~regout\,
	datac => \breg|XREGS[23][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~666_combout\);

-- Location: LCCOMB_X57_Y43_N20
\breg|ro2~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~667_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~666_combout\ & ((\breg|XREGS[31][31]~regout\))) # (!\breg|ro2~666_combout\ & (\breg|XREGS[27][31]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][31]~regout\,
	datad => \breg|ro2~666_combout\,
	combout => \breg|ro2~667_combout\);

-- Location: LCFF_X50_Y40_N17
\breg|XREGS[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux0~1_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][31]~regout\);

-- Location: LCFF_X54_Y47_N21
\breg|XREGS[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][31]~regout\);

-- Location: LCCOMB_X54_Y48_N26
\breg|XREGS[25][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[25][31]~feeder_combout\);

-- Location: LCFF_X54_Y48_N27
\breg|XREGS[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][31]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][31]~regout\);

-- Location: LCFF_X54_Y47_N7
\breg|XREGS[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][31]~regout\);

-- Location: LCCOMB_X54_Y47_N6
\breg|ro2~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~661_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[25][31]~regout\,
	datac => \breg|XREGS[17][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~661_combout\);

-- Location: LCCOMB_X54_Y47_N20
\breg|ro2~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~662_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~661_combout\ & (\breg|XREGS[29][31]~regout\)) # (!\breg|ro2~661_combout\ & ((\breg|XREGS[21][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][31]~regout\,
	datac => \breg|XREGS[21][31]~regout\,
	datad => \breg|ro2~661_combout\,
	combout => \breg|ro2~662_combout\);

-- Location: LCFF_X51_Y47_N15
\breg|XREGS[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][31]~regout\);

-- Location: LCFF_X51_Y48_N5
\breg|XREGS[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][31]~regout\);

-- Location: LCCOMB_X51_Y48_N4
\breg|ro2~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~663_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~663_combout\);

-- Location: LCCOMB_X51_Y47_N14
\breg|ro2~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~664_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~663_combout\ & (\breg|XREGS[28][31]~regout\)) # (!\breg|ro2~663_combout\ & ((\breg|XREGS[20][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][31]~regout\,
	datad => \breg|ro2~663_combout\,
	combout => \breg|ro2~664_combout\);

-- Location: LCCOMB_X51_Y47_N18
\breg|ro2~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~665_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|ro2~662_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~664_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~662_combout\,
	datad => \breg|ro2~664_combout\,
	combout => \breg|ro2~665_combout\);

-- Location: LCCOMB_X59_Y43_N26
\breg|ro2~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~668_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~665_combout\ & ((\breg|ro2~667_combout\))) # (!\breg|ro2~665_combout\ & (\breg|ro2~660_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~660_combout\,
	datac => \breg|ro2~667_combout\,
	datad => \breg|ro2~665_combout\,
	combout => \breg|ro2~668_combout\);

-- Location: LCFF_X49_Y46_N21
\breg|XREGS[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][31]~regout\);

-- Location: LCFF_X58_Y43_N21
\breg|XREGS[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][31]~regout\);

-- Location: LCFF_X60_Y40_N9
\breg|XREGS[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][31]~regout\);

-- Location: LCFF_X60_Y40_N11
\breg|XREGS[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][31]~regout\);

-- Location: LCCOMB_X60_Y40_N10
\breg|ro2~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~669_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][31]~regout\,
	datac => \breg|XREGS[4][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~669_combout\);

-- Location: LCFF_X61_Y40_N31
\breg|XREGS[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][31]~regout\);

-- Location: LCCOMB_X61_Y40_N30
\breg|ro2~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~670_combout\ = (\breg|ro2~669_combout\ & (((\breg|XREGS[7][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~669_combout\ & (\breg|XREGS[6][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][31]~regout\,
	datab => \breg|ro2~669_combout\,
	datac => \breg|XREGS[7][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~670_combout\);

-- Location: LCFF_X58_Y43_N19
\breg|XREGS[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][31]~regout\);

-- Location: LCCOMB_X58_Y43_N18
\breg|ro2~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~671_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~670_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2~670_combout\,
	datac => \breg|XREGS[1][31]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~671_combout\);

-- Location: LCCOMB_X58_Y43_N30
\breg|ro2~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~672_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~671_combout\ & (\breg|XREGS[3][31]~regout\)) # (!\breg|ro2~671_combout\ & ((\breg|XREGS[2][31]~regout\))))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[3][31]~regout\,
	datac => \breg|XREGS[2][31]~regout\,
	datad => \breg|ro2~671_combout\,
	combout => \breg|ro2~672_combout\);

-- Location: LCCOMB_X59_Y43_N24
\breg|ro2~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~673_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & (\breg|ro2~668_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2~672_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~668_combout\,
	datac => \breg|ro2~672_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~673_combout\);

-- Location: LCFF_X58_Y44_N11
\breg|XREGS[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][31]~regout\);

-- Location: LCFF_X59_Y40_N21
\breg|XREGS[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][31]~regout\);

-- Location: LCFF_X59_Y40_N23
\breg|XREGS[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][31]~regout\);

-- Location: LCCOMB_X59_Y40_N20
\breg|ro2~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~674_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|XREGS[13][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[13][31]~regout\,
	datad => \breg|XREGS[12][31]~regout\,
	combout => \breg|ro2~674_combout\);

-- Location: LCCOMB_X58_Y44_N10
\breg|ro2~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~675_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~674_combout\ & (\breg|XREGS[15][31]~regout\)) # (!\breg|ro2~674_combout\ & ((\breg|XREGS[14][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[14][31]~regout\,
	datad => \breg|ro2~674_combout\,
	combout => \breg|ro2~675_combout\);

-- Location: LCCOMB_X59_Y43_N10
\breg|ro2~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~676_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~673_combout\ & ((\breg|ro2~675_combout\))) # (!\breg|ro2~673_combout\ & (\breg|ro2~658_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~658_combout\,
	datac => \breg|ro2~673_combout\,
	datad => \breg|ro2~675_combout\,
	combout => \breg|ro2~676_combout\);

-- Location: LCCOMB_X49_Y40_N26
\breg|ro2~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~677_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & (\Mux0~1_combout\))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~676_combout\) # ((\contr|Mux10~1_combout\ & \Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux0~1_combout\,
	datad => \breg|ro2~676_combout\,
	combout => \breg|ro2~677_combout\);

-- Location: LCFF_X49_Y40_N27
\breg|ro2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(31));

-- Location: LCCOMB_X49_Y40_N4
\ulaB[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[31]~23_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|imm32[31]~3_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro2\(31),
	datac => \gerador_imm|imm32[31]~3_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ulaB[31]~23_combout\);

-- Location: LCCOMB_X51_Y38_N0
\ulaB[23]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[23]~36_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\gerador_imm|Mux6~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (\gerador_imm|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \ulaB[23]~36_combout\);

-- Location: LCCOMB_X51_Y38_N16
\ulaB[23]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[23]~37_combout\ = (\contr|Mux7~1_combout\ & ((\ulaB[23]~36_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(23),
	datab => \contr|Mux7~1_combout\,
	datad => \ulaB[23]~36_combout\,
	combout => \ulaB[23]~37_combout\);

-- Location: LCCOMB_X54_Y44_N4
\breg|ro1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~107_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][19]~regout\,
	datad => \breg|XREGS[14][19]~regout\,
	combout => \breg|ro1~107_combout\);

-- Location: LCFF_X52_Y43_N17
\breg|XREGS[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][19]~regout\);

-- Location: LCCOMB_X54_Y44_N22
\breg|ro1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~108_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~107_combout\ & (\breg|XREGS[15][19]~regout\)) # (!\breg|ro1~107_combout\ & ((\breg|XREGS[13][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~107_combout\,
	datac => \breg|XREGS[15][19]~regout\,
	datad => \breg|XREGS[13][19]~regout\,
	combout => \breg|ro1~108_combout\);

-- Location: LCCOMB_X57_Y36_N20
\breg|ro1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~90_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[8][19]~regout\,
	datac => \breg|XREGS[9][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~90_combout\);

-- Location: LCCOMB_X57_Y36_N22
\breg|ro1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~91_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~90_combout\ & ((\breg|XREGS[11][19]~regout\))) # (!\breg|ro1~90_combout\ & (\breg|XREGS[10][19]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (\breg|ro1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~90_combout\,
	datac => \breg|XREGS[10][19]~regout\,
	datad => \breg|XREGS[11][19]~regout\,
	combout => \breg|ro1~91_combout\);

-- Location: LCFF_X59_Y37_N5
\breg|XREGS[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][19]~regout\);

-- Location: LCFF_X59_Y36_N23
\breg|XREGS[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][19]~regout\);

-- Location: LCFF_X58_Y36_N15
\breg|XREGS[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][19]~regout\);

-- Location: LCCOMB_X58_Y36_N14
\breg|ro1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~102_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[6][19]~regout\,
	datac => \breg|XREGS[4][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~102_combout\);

-- Location: LCFF_X58_Y36_N13
\breg|XREGS[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][19]~regout\);

-- Location: LCFF_X59_Y36_N17
\breg|XREGS[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][19]~regout\);

-- Location: LCCOMB_X58_Y36_N12
\breg|ro1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~103_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~102_combout\ & (\breg|XREGS[7][19]~regout\)) # (!\breg|ro1~102_combout\ & ((\breg|XREGS[5][19]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (\breg|ro1~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~102_combout\,
	datac => \breg|XREGS[7][19]~regout\,
	datad => \breg|XREGS[5][19]~regout\,
	combout => \breg|ro1~103_combout\);

-- Location: LCCOMB_X57_Y37_N2
\breg|XREGS[1][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[1][19]~feeder_combout\);

-- Location: LCFF_X57_Y37_N3
\breg|XREGS[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][19]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][19]~regout\);

-- Location: LCCOMB_X59_Y35_N30
\breg|ro1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~104_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~103_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|ro1~103_combout\,
	datac => \breg|XREGS[1][19]~regout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~104_combout\);

-- Location: LCCOMB_X59_Y35_N24
\breg|ro1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~105_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~104_combout\ & (\breg|XREGS[3][19]~regout\)) # (!\breg|ro1~104_combout\ & ((\breg|XREGS[2][19]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][19]~regout\,
	datab => \breg|XREGS[2][19]~regout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1~104_combout\,
	combout => \breg|ro1~105_combout\);

-- Location: LCCOMB_X60_Y38_N22
\breg|ro1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~100_combout\ = (\breg|ro1~99_combout\ & ((\breg|XREGS[31][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~99_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- \breg|XREGS[27][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~99_combout\,
	datab => \breg|XREGS[31][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[27][19]~regout\,
	combout => \breg|ro1~100_combout\);

-- Location: LCFF_X50_Y43_N17
\breg|XREGS[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][19]~regout\);

-- Location: LCCOMB_X49_Y43_N18
\breg|ro1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~94_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][19]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][19]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][19]~regout\,
	datac => \breg|XREGS[18][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~94_combout\);

-- Location: LCCOMB_X50_Y43_N16
\breg|ro1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~95_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~94_combout\ & (\breg|XREGS[30][19]~regout\)) # (!\breg|ro1~94_combout\ & ((\breg|XREGS[26][19]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][19]~regout\,
	datac => \breg|XREGS[26][19]~regout\,
	datad => \breg|ro1~94_combout\,
	combout => \breg|ro1~95_combout\);

-- Location: LCFF_X60_Y38_N5
\breg|XREGS[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][19]~regout\);

-- Location: LCCOMB_X61_Y38_N28
\breg|XREGS[16][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[16][19]~feeder_combout\);

-- Location: LCFF_X61_Y38_N29
\breg|XREGS[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][19]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][19]~regout\);

-- Location: LCFF_X60_Y38_N7
\breg|XREGS[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][19]~regout\);

-- Location: LCCOMB_X61_Y38_N16
\breg|ro1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~96_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][19]~regout\,
	datac => \breg|XREGS[24][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~96_combout\);

-- Location: LCCOMB_X61_Y38_N22
\breg|ro1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~97_combout\ = (\breg|ro1~96_combout\ & ((\breg|XREGS[28][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~96_combout\ & (((\breg|XREGS[20][19]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][19]~regout\,
	datab => \breg|XREGS[20][19]~regout\,
	datac => \breg|ro1~96_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~97_combout\);

-- Location: LCCOMB_X61_Y38_N20
\breg|ro1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~98_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|ro1~95_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~95_combout\,
	datad => \breg|ro1~97_combout\,
	combout => \breg|ro1~98_combout\);

-- Location: LCCOMB_X61_Y39_N12
\breg|ro1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~101_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~98_combout\ & ((\breg|ro1~100_combout\))) # (!\breg|ro1~98_combout\ & (\breg|ro1~93_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~93_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~100_combout\,
	datad => \breg|ro1~98_combout\,
	combout => \breg|ro1~101_combout\);

-- Location: LCCOMB_X59_Y35_N14
\breg|ro1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~106_combout\ = (\breg|ro1[29]~13_combout\ & (\breg|ro1[29]~10_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & ((\breg|ro1~101_combout\))) # (!\breg|ro1[29]~10_combout\ & (\breg|ro1~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~105_combout\,
	datad => \breg|ro1~101_combout\,
	combout => \breg|ro1~106_combout\);

-- Location: LCCOMB_X59_Y34_N26
\breg|ro1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~109_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~106_combout\ & (\breg|ro1~108_combout\)) # (!\breg|ro1~106_combout\ & ((\breg|ro1~91_combout\))))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~108_combout\,
	datac => \breg|ro1~91_combout\,
	datad => \breg|ro1~106_combout\,
	combout => \breg|ro1~109_combout\);

-- Location: LCCOMB_X54_Y34_N16
\breg|ro1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~110_combout\ = (\breg|ro1~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux12~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~109_combout\) # ((\contr|Mux10~1_combout\ & \Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~109_combout\,
	datad => \Mux12~1_combout\,
	combout => \breg|ro1~110_combout\);

-- Location: LCFF_X54_Y34_N17
\breg|ro1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(19));

-- Location: LCCOMB_X47_Y40_N4
\gerador_imm|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector21~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(29) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux5~0_combout\) # (!\gerador_imm|imm32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|imm32~4_combout\,
	combout => \gerador_imm|Selector21~0_combout\);

-- Location: LCCOMB_X47_Y40_N0
\gerador_imm|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector21~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\gerador_imm|Mux7~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(31)))) # (!\gerador_imm|Mux7~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Mux7~0_combout\,
	combout => \gerador_imm|Selector21~1_combout\);

-- Location: LCCOMB_X47_Y40_N22
\ulaB[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[9]~9_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector21~0_combout\) # (\gerador_imm|Selector21~1_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(9),
	datac => \gerador_imm|Selector21~0_combout\,
	datad => \gerador_imm|Selector21~1_combout\,
	combout => \ulaB[9]~9_combout\);

-- Location: LCCOMB_X47_Y39_N0
\ula|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~1_cout\ = CARRY((!\breg|ro1\(0) & \ulaB[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(0),
	datab => \ulaB[0]~21_combout\,
	datad => VCC,
	cout => \ula|LessThan0~1_cout\);

-- Location: LCCOMB_X47_Y39_N2
\ula|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~3_cout\ = CARRY((\breg|ro1\(1) & ((!\ula|LessThan0~1_cout\) # (!\ulaB[1]~18_combout\))) # (!\breg|ro1\(1) & (!\ulaB[1]~18_combout\ & !\ula|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \ulaB[1]~18_combout\,
	datad => VCC,
	cin => \ula|LessThan0~1_cout\,
	cout => \ula|LessThan0~3_cout\);

-- Location: LCCOMB_X47_Y39_N4
\ula|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~5_cout\ = CARRY((\breg|ro1\(2) & (\ulaB[2]~19_combout\ & !\ula|LessThan0~3_cout\)) # (!\breg|ro1\(2) & ((\ulaB[2]~19_combout\) # (!\ula|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \ulaB[2]~19_combout\,
	datad => VCC,
	cin => \ula|LessThan0~3_cout\,
	cout => \ula|LessThan0~5_cout\);

-- Location: LCCOMB_X47_Y39_N6
\ula|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~7_cout\ = CARRY((\ulaB[3]~20_combout\ & (\breg|ro1\(3) & !\ula|LessThan0~5_cout\)) # (!\ulaB[3]~20_combout\ & ((\breg|ro1\(3)) # (!\ula|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \breg|ro1\(3),
	datad => VCC,
	cin => \ula|LessThan0~5_cout\,
	cout => \ula|LessThan0~7_cout\);

-- Location: LCCOMB_X47_Y39_N8
\ula|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~9_cout\ = CARRY((\ulaB[4]~22_combout\ & ((!\ula|LessThan0~7_cout\) # (!\breg|ro1\(4)))) # (!\ulaB[4]~22_combout\ & (!\breg|ro1\(4) & !\ula|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \breg|ro1\(4),
	datad => VCC,
	cin => \ula|LessThan0~7_cout\,
	cout => \ula|LessThan0~9_cout\);

-- Location: LCCOMB_X47_Y39_N10
\ula|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~11_cout\ = CARRY((\ulaB[5]~13_combout\ & (\breg|ro1\(5) & !\ula|LessThan0~9_cout\)) # (!\ulaB[5]~13_combout\ & ((\breg|ro1\(5)) # (!\ula|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~13_combout\,
	datab => \breg|ro1\(5),
	datad => VCC,
	cin => \ula|LessThan0~9_cout\,
	cout => \ula|LessThan0~11_cout\);

-- Location: LCCOMB_X47_Y39_N12
\ula|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~13_cout\ = CARRY((\ulaB[6]~12_combout\ & ((!\ula|LessThan0~11_cout\) # (!\breg|ro1\(6)))) # (!\ulaB[6]~12_combout\ & (!\breg|ro1\(6) & !\ula|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[6]~12_combout\,
	datab => \breg|ro1\(6),
	datad => VCC,
	cin => \ula|LessThan0~11_cout\,
	cout => \ula|LessThan0~13_cout\);

-- Location: LCCOMB_X47_Y39_N14
\ula|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~15_cout\ = CARRY((\breg|ro1\(7) & ((!\ula|LessThan0~13_cout\) # (!\ulaB[7]~11_combout\))) # (!\breg|ro1\(7) & (!\ulaB[7]~11_combout\ & !\ula|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \ulaB[7]~11_combout\,
	datad => VCC,
	cin => \ula|LessThan0~13_cout\,
	cout => \ula|LessThan0~15_cout\);

-- Location: LCCOMB_X47_Y39_N16
\ula|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~17_cout\ = CARRY((\ulaB[8]~10_combout\ & ((!\ula|LessThan0~15_cout\) # (!\breg|ro1\(8)))) # (!\ulaB[8]~10_combout\ & (!\breg|ro1\(8) & !\ula|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datad => VCC,
	cin => \ula|LessThan0~15_cout\,
	cout => \ula|LessThan0~17_cout\);

-- Location: LCCOMB_X47_Y39_N18
\ula|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~19_cout\ = CARRY((\breg|ro1\(9) & ((!\ula|LessThan0~17_cout\) # (!\ulaB[9]~9_combout\))) # (!\breg|ro1\(9) & (!\ulaB[9]~9_combout\ & !\ula|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \ulaB[9]~9_combout\,
	datad => VCC,
	cin => \ula|LessThan0~17_cout\,
	cout => \ula|LessThan0~19_cout\);

-- Location: LCCOMB_X47_Y39_N20
\ula|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~21_cout\ = CARRY((\ulaB[10]~14_combout\ & ((!\ula|LessThan0~19_cout\) # (!\breg|ro1\(10)))) # (!\ulaB[10]~14_combout\ & (!\breg|ro1\(10) & !\ula|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~14_combout\,
	datab => \breg|ro1\(10),
	datad => VCC,
	cin => \ula|LessThan0~19_cout\,
	cout => \ula|LessThan0~21_cout\);

-- Location: LCCOMB_X47_Y39_N22
\ula|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~23_cout\ = CARRY((\ulaB[11]~8_combout\ & (\breg|ro1\(11) & !\ula|LessThan0~21_cout\)) # (!\ulaB[11]~8_combout\ & ((\breg|ro1\(11)) # (!\ula|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[11]~8_combout\,
	datab => \breg|ro1\(11),
	datad => VCC,
	cin => \ula|LessThan0~21_cout\,
	cout => \ula|LessThan0~23_cout\);

-- Location: LCCOMB_X47_Y39_N24
\ula|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~25_cout\ = CARRY((\ulaB[12]~6_combout\ & ((!\ula|LessThan0~23_cout\) # (!\breg|ro1\(12)))) # (!\ulaB[12]~6_combout\ & (!\breg|ro1\(12) & !\ula|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[12]~6_combout\,
	datab => \breg|ro1\(12),
	datad => VCC,
	cin => \ula|LessThan0~23_cout\,
	cout => \ula|LessThan0~25_cout\);

-- Location: LCCOMB_X47_Y39_N26
\ula|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~27_cout\ = CARRY((\breg|ro1\(13) & ((!\ula|LessThan0~25_cout\) # (!\ulaB[13]~5_combout\))) # (!\breg|ro1\(13) & (!\ulaB[13]~5_combout\ & !\ula|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \ulaB[13]~5_combout\,
	datad => VCC,
	cin => \ula|LessThan0~25_cout\,
	cout => \ula|LessThan0~27_cout\);

-- Location: LCCOMB_X47_Y39_N28
\ula|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~29_cout\ = CARRY((\breg|ro1\(14) & (\ulaB[14]~4_combout\ & !\ula|LessThan0~27_cout\)) # (!\breg|ro1\(14) & ((\ulaB[14]~4_combout\) # (!\ula|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datab => \ulaB[14]~4_combout\,
	datad => VCC,
	cin => \ula|LessThan0~27_cout\,
	cout => \ula|LessThan0~29_cout\);

-- Location: LCCOMB_X47_Y39_N30
\ula|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~31_cout\ = CARRY((\breg|ro1\(15) & ((!\ula|LessThan0~29_cout\) # (!\ulaB[15]~3_combout\))) # (!\breg|ro1\(15) & (!\ulaB[15]~3_combout\ & !\ula|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(15),
	datab => \ulaB[15]~3_combout\,
	datad => VCC,
	cin => \ula|LessThan0~29_cout\,
	cout => \ula|LessThan0~31_cout\);

-- Location: LCCOMB_X47_Y38_N0
\ula|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~33_cout\ = CARRY((\ulaB[16]~2_combout\ & ((!\ula|LessThan0~31_cout\) # (!\breg|ro1\(16)))) # (!\ulaB[16]~2_combout\ & (!\breg|ro1\(16) & !\ula|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[16]~2_combout\,
	datab => \breg|ro1\(16),
	datad => VCC,
	cin => \ula|LessThan0~31_cout\,
	cout => \ula|LessThan0~33_cout\);

-- Location: LCCOMB_X47_Y38_N2
\ula|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~35_cout\ = CARRY((\ulaB[17]~15_combout\ & (\breg|ro1\(17) & !\ula|LessThan0~33_cout\)) # (!\ulaB[17]~15_combout\ & ((\breg|ro1\(17)) # (!\ula|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~15_combout\,
	datab => \breg|ro1\(17),
	datad => VCC,
	cin => \ula|LessThan0~33_cout\,
	cout => \ula|LessThan0~35_cout\);

-- Location: LCCOMB_X47_Y38_N4
\ula|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~37_cout\ = CARRY((\breg|ro1\(18) & (\ulaB[18]~1_combout\ & !\ula|LessThan0~35_cout\)) # (!\breg|ro1\(18) & ((\ulaB[18]~1_combout\) # (!\ula|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(18),
	datab => \ulaB[18]~1_combout\,
	datad => VCC,
	cin => \ula|LessThan0~35_cout\,
	cout => \ula|LessThan0~37_cout\);

-- Location: LCCOMB_X47_Y38_N6
\ula|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~39_cout\ = CARRY((\ulaB[19]~0_combout\ & (\breg|ro1\(19) & !\ula|LessThan0~37_cout\)) # (!\ulaB[19]~0_combout\ & ((\breg|ro1\(19)) # (!\ula|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[19]~0_combout\,
	datab => \breg|ro1\(19),
	datad => VCC,
	cin => \ula|LessThan0~37_cout\,
	cout => \ula|LessThan0~39_cout\);

-- Location: LCCOMB_X47_Y38_N8
\ula|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~41_cout\ = CARRY((\breg|ro1\(20) & (\ulaB[20]~31_combout\ & !\ula|LessThan0~39_cout\)) # (!\breg|ro1\(20) & ((\ulaB[20]~31_combout\) # (!\ula|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ulaB[20]~31_combout\,
	datad => VCC,
	cin => \ula|LessThan0~39_cout\,
	cout => \ula|LessThan0~41_cout\);

-- Location: LCCOMB_X47_Y38_N10
\ula|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~43_cout\ = CARRY((\breg|ro1\(21) & ((!\ula|LessThan0~41_cout\) # (!\ulaB[21]~33_combout\))) # (!\breg|ro1\(21) & (!\ulaB[21]~33_combout\ & !\ula|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(21),
	datab => \ulaB[21]~33_combout\,
	datad => VCC,
	cin => \ula|LessThan0~41_cout\,
	cout => \ula|LessThan0~43_cout\);

-- Location: LCCOMB_X47_Y38_N12
\ula|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~45_cout\ = CARRY((\ulaB[22]~35_combout\ & ((!\ula|LessThan0~43_cout\) # (!\breg|ro1\(22)))) # (!\ulaB[22]~35_combout\ & (!\breg|ro1\(22) & !\ula|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~35_combout\,
	datab => \breg|ro1\(22),
	datad => VCC,
	cin => \ula|LessThan0~43_cout\,
	cout => \ula|LessThan0~45_cout\);

-- Location: LCCOMB_X47_Y38_N14
\ula|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~47_cout\ = CARRY((\breg|ro1\(23) & ((!\ula|LessThan0~45_cout\) # (!\ulaB[23]~37_combout\))) # (!\breg|ro1\(23) & (!\ulaB[23]~37_combout\ & !\ula|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \ulaB[23]~37_combout\,
	datad => VCC,
	cin => \ula|LessThan0~45_cout\,
	cout => \ula|LessThan0~47_cout\);

-- Location: LCCOMB_X47_Y38_N16
\ula|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~49_cout\ = CARRY((\ulaB[24]~39_combout\ & ((!\ula|LessThan0~47_cout\) # (!\breg|ro1\(24)))) # (!\ulaB[24]~39_combout\ & (!\breg|ro1\(24) & !\ula|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[24]~39_combout\,
	datab => \breg|ro1\(24),
	datad => VCC,
	cin => \ula|LessThan0~47_cout\,
	cout => \ula|LessThan0~49_cout\);

-- Location: LCCOMB_X47_Y38_N18
\ula|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~51_cout\ = CARRY((\ulaB[25]~41_combout\ & (\breg|ro1\(25) & !\ula|LessThan0~49_cout\)) # (!\ulaB[25]~41_combout\ & ((\breg|ro1\(25)) # (!\ula|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \breg|ro1\(25),
	datad => VCC,
	cin => \ula|LessThan0~49_cout\,
	cout => \ula|LessThan0~51_cout\);

-- Location: LCCOMB_X47_Y38_N20
\ula|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~53_cout\ = CARRY((\breg|ro1\(26) & (\ulaB[26]~17_combout\ & !\ula|LessThan0~51_cout\)) # (!\breg|ro1\(26) & ((\ulaB[26]~17_combout\) # (!\ula|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datab => \ulaB[26]~17_combout\,
	datad => VCC,
	cin => \ula|LessThan0~51_cout\,
	cout => \ula|LessThan0~53_cout\);

-- Location: LCCOMB_X47_Y38_N22
\ula|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~55_cout\ = CARRY((\breg|ro1\(27) & ((!\ula|LessThan0~53_cout\) # (!\ulaB[27]~16_combout\))) # (!\breg|ro1\(27) & (!\ulaB[27]~16_combout\ & !\ula|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(27),
	datab => \ulaB[27]~16_combout\,
	datad => VCC,
	cin => \ula|LessThan0~53_cout\,
	cout => \ula|LessThan0~55_cout\);

-- Location: LCCOMB_X47_Y38_N24
\ula|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~57_cout\ = CARRY((\breg|ro1\(28) & (\ulaB[28]~25_combout\ & !\ula|LessThan0~55_cout\)) # (!\breg|ro1\(28) & ((\ulaB[28]~25_combout\) # (!\ula|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(28),
	datab => \ulaB[28]~25_combout\,
	datad => VCC,
	cin => \ula|LessThan0~55_cout\,
	cout => \ula|LessThan0~57_cout\);

-- Location: LCCOMB_X47_Y38_N26
\ula|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~59_cout\ = CARRY((\breg|ro1\(29) & ((!\ula|LessThan0~57_cout\) # (!\ulaB[29]~27_combout\))) # (!\breg|ro1\(29) & (!\ulaB[29]~27_combout\ & !\ula|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \ulaB[29]~27_combout\,
	datad => VCC,
	cin => \ula|LessThan0~57_cout\,
	cout => \ula|LessThan0~59_cout\);

-- Location: LCCOMB_X47_Y38_N28
\ula|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~61_cout\ = CARRY((\breg|ro1\(30) & (\ulaB[30]~29_combout\ & !\ula|LessThan0~59_cout\)) # (!\breg|ro1\(30) & ((\ulaB[30]~29_combout\) # (!\ula|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \ulaB[30]~29_combout\,
	datad => VCC,
	cin => \ula|LessThan0~59_cout\,
	cout => \ula|LessThan0~61_cout\);

-- Location: LCCOMB_X47_Y38_N30
\ula|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan0~62_combout\ = (\breg|ro1\(31) & ((\ula|LessThan0~61_cout\) # (!\ulaB[31]~23_combout\))) # (!\breg|ro1\(31) & (\ula|LessThan0~61_cout\ & !\ulaB[31]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(31),
	datad => \ulaB[31]~23_combout\,
	cin => \ula|LessThan0~61_cout\,
	combout => \ula|LessThan0~62_combout\);

-- Location: LCCOMB_X58_Y41_N0
\ula|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~1_cout\ = CARRY((\ulaB[0]~21_combout\ & !\breg|ro1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~21_combout\,
	datab => \breg|ro1\(0),
	datad => VCC,
	cout => \ula|LessThan1~1_cout\);

-- Location: LCCOMB_X58_Y41_N2
\ula|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~3_cout\ = CARRY((\ulaB[1]~18_combout\ & (\breg|ro1\(1) & !\ula|LessThan1~1_cout\)) # (!\ulaB[1]~18_combout\ & ((\breg|ro1\(1)) # (!\ula|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(1),
	datad => VCC,
	cin => \ula|LessThan1~1_cout\,
	cout => \ula|LessThan1~3_cout\);

-- Location: LCCOMB_X58_Y41_N4
\ula|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~5_cout\ = CARRY((\breg|ro1\(2) & (\ulaB[2]~19_combout\ & !\ula|LessThan1~3_cout\)) # (!\breg|ro1\(2) & ((\ulaB[2]~19_combout\) # (!\ula|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \ulaB[2]~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~3_cout\,
	cout => \ula|LessThan1~5_cout\);

-- Location: LCCOMB_X58_Y41_N6
\ula|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~7_cout\ = CARRY((\ulaB[3]~20_combout\ & (\breg|ro1\(3) & !\ula|LessThan1~5_cout\)) # (!\ulaB[3]~20_combout\ & ((\breg|ro1\(3)) # (!\ula|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \breg|ro1\(3),
	datad => VCC,
	cin => \ula|LessThan1~5_cout\,
	cout => \ula|LessThan1~7_cout\);

-- Location: LCCOMB_X58_Y41_N8
\ula|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~9_cout\ = CARRY((\breg|ro1\(4) & (\ulaB[4]~22_combout\ & !\ula|LessThan1~7_cout\)) # (!\breg|ro1\(4) & ((\ulaB[4]~22_combout\) # (!\ula|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(4),
	datab => \ulaB[4]~22_combout\,
	datad => VCC,
	cin => \ula|LessThan1~7_cout\,
	cout => \ula|LessThan1~9_cout\);

-- Location: LCCOMB_X58_Y41_N10
\ula|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~11_cout\ = CARRY((\ulaB[5]~13_combout\ & (\breg|ro1\(5) & !\ula|LessThan1~9_cout\)) # (!\ulaB[5]~13_combout\ & ((\breg|ro1\(5)) # (!\ula|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~13_combout\,
	datab => \breg|ro1\(5),
	datad => VCC,
	cin => \ula|LessThan1~9_cout\,
	cout => \ula|LessThan1~11_cout\);

-- Location: LCCOMB_X58_Y41_N12
\ula|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~13_cout\ = CARRY((\ulaB[6]~12_combout\ & ((!\ula|LessThan1~11_cout\) # (!\breg|ro1\(6)))) # (!\ulaB[6]~12_combout\ & (!\breg|ro1\(6) & !\ula|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[6]~12_combout\,
	datab => \breg|ro1\(6),
	datad => VCC,
	cin => \ula|LessThan1~11_cout\,
	cout => \ula|LessThan1~13_cout\);

-- Location: LCCOMB_X58_Y41_N14
\ula|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~15_cout\ = CARRY((\ulaB[7]~11_combout\ & (\breg|ro1\(7) & !\ula|LessThan1~13_cout\)) # (!\ulaB[7]~11_combout\ & ((\breg|ro1\(7)) # (!\ula|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~11_combout\,
	datab => \breg|ro1\(7),
	datad => VCC,
	cin => \ula|LessThan1~13_cout\,
	cout => \ula|LessThan1~15_cout\);

-- Location: LCCOMB_X58_Y41_N16
\ula|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~17_cout\ = CARRY((\ulaB[8]~10_combout\ & ((!\ula|LessThan1~15_cout\) # (!\breg|ro1\(8)))) # (!\ulaB[8]~10_combout\ & (!\breg|ro1\(8) & !\ula|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datad => VCC,
	cin => \ula|LessThan1~15_cout\,
	cout => \ula|LessThan1~17_cout\);

-- Location: LCCOMB_X58_Y41_N18
\ula|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~19_cout\ = CARRY((\breg|ro1\(9) & ((!\ula|LessThan1~17_cout\) # (!\ulaB[9]~9_combout\))) # (!\breg|ro1\(9) & (!\ulaB[9]~9_combout\ & !\ula|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \ulaB[9]~9_combout\,
	datad => VCC,
	cin => \ula|LessThan1~17_cout\,
	cout => \ula|LessThan1~19_cout\);

-- Location: LCCOMB_X58_Y41_N20
\ula|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~21_cout\ = CARRY((\ulaB[10]~14_combout\ & ((!\ula|LessThan1~19_cout\) # (!\breg|ro1\(10)))) # (!\ulaB[10]~14_combout\ & (!\breg|ro1\(10) & !\ula|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~14_combout\,
	datab => \breg|ro1\(10),
	datad => VCC,
	cin => \ula|LessThan1~19_cout\,
	cout => \ula|LessThan1~21_cout\);

-- Location: LCCOMB_X58_Y41_N22
\ula|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~23_cout\ = CARRY((\breg|ro1\(11) & ((!\ula|LessThan1~21_cout\) # (!\ulaB[11]~8_combout\))) # (!\breg|ro1\(11) & (!\ulaB[11]~8_combout\ & !\ula|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \ulaB[11]~8_combout\,
	datad => VCC,
	cin => \ula|LessThan1~21_cout\,
	cout => \ula|LessThan1~23_cout\);

-- Location: LCCOMB_X58_Y41_N24
\ula|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~25_cout\ = CARRY((\breg|ro1\(12) & (\ulaB[12]~6_combout\ & !\ula|LessThan1~23_cout\)) # (!\breg|ro1\(12) & ((\ulaB[12]~6_combout\) # (!\ula|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(12),
	datab => \ulaB[12]~6_combout\,
	datad => VCC,
	cin => \ula|LessThan1~23_cout\,
	cout => \ula|LessThan1~25_cout\);

-- Location: LCCOMB_X58_Y41_N26
\ula|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~27_cout\ = CARRY((\breg|ro1\(13) & ((!\ula|LessThan1~25_cout\) # (!\ulaB[13]~5_combout\))) # (!\breg|ro1\(13) & (!\ulaB[13]~5_combout\ & !\ula|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \ulaB[13]~5_combout\,
	datad => VCC,
	cin => \ula|LessThan1~25_cout\,
	cout => \ula|LessThan1~27_cout\);

-- Location: LCCOMB_X58_Y41_N28
\ula|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~29_cout\ = CARRY((\breg|ro1\(14) & (\ulaB[14]~4_combout\ & !\ula|LessThan1~27_cout\)) # (!\breg|ro1\(14) & ((\ulaB[14]~4_combout\) # (!\ula|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(14),
	datab => \ulaB[14]~4_combout\,
	datad => VCC,
	cin => \ula|LessThan1~27_cout\,
	cout => \ula|LessThan1~29_cout\);

-- Location: LCCOMB_X58_Y41_N30
\ula|LessThan1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~31_cout\ = CARRY((\breg|ro1\(15) & ((!\ula|LessThan1~29_cout\) # (!\ulaB[15]~3_combout\))) # (!\breg|ro1\(15) & (!\ulaB[15]~3_combout\ & !\ula|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(15),
	datab => \ulaB[15]~3_combout\,
	datad => VCC,
	cin => \ula|LessThan1~29_cout\,
	cout => \ula|LessThan1~31_cout\);

-- Location: LCCOMB_X58_Y40_N0
\ula|LessThan1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~33_cout\ = CARRY((\ulaB[16]~2_combout\ & ((!\ula|LessThan1~31_cout\) # (!\breg|ro1\(16)))) # (!\ulaB[16]~2_combout\ & (!\breg|ro1\(16) & !\ula|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[16]~2_combout\,
	datab => \breg|ro1\(16),
	datad => VCC,
	cin => \ula|LessThan1~31_cout\,
	cout => \ula|LessThan1~33_cout\);

-- Location: LCCOMB_X58_Y40_N2
\ula|LessThan1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~35_cout\ = CARRY((\breg|ro1\(17) & ((!\ula|LessThan1~33_cout\) # (!\ulaB[17]~15_combout\))) # (!\breg|ro1\(17) & (!\ulaB[17]~15_combout\ & !\ula|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(17),
	datab => \ulaB[17]~15_combout\,
	datad => VCC,
	cin => \ula|LessThan1~33_cout\,
	cout => \ula|LessThan1~35_cout\);

-- Location: LCCOMB_X58_Y40_N4
\ula|LessThan1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~37_cout\ = CARRY((\ulaB[18]~1_combout\ & ((!\ula|LessThan1~35_cout\) # (!\breg|ro1\(18)))) # (!\ulaB[18]~1_combout\ & (!\breg|ro1\(18) & !\ula|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~1_combout\,
	datab => \breg|ro1\(18),
	datad => VCC,
	cin => \ula|LessThan1~35_cout\,
	cout => \ula|LessThan1~37_cout\);

-- Location: LCCOMB_X58_Y40_N6
\ula|LessThan1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~39_cout\ = CARRY((\breg|ro1\(19) & ((!\ula|LessThan1~37_cout\) # (!\ulaB[19]~0_combout\))) # (!\breg|ro1\(19) & (!\ulaB[19]~0_combout\ & !\ula|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datad => VCC,
	cin => \ula|LessThan1~37_cout\,
	cout => \ula|LessThan1~39_cout\);

-- Location: LCCOMB_X58_Y40_N8
\ula|LessThan1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~41_cout\ = CARRY((\breg|ro1\(20) & (\ulaB[20]~31_combout\ & !\ula|LessThan1~39_cout\)) # (!\breg|ro1\(20) & ((\ulaB[20]~31_combout\) # (!\ula|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ulaB[20]~31_combout\,
	datad => VCC,
	cin => \ula|LessThan1~39_cout\,
	cout => \ula|LessThan1~41_cout\);

-- Location: LCCOMB_X58_Y40_N10
\ula|LessThan1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~43_cout\ = CARRY((\ulaB[21]~33_combout\ & (\breg|ro1\(21) & !\ula|LessThan1~41_cout\)) # (!\ulaB[21]~33_combout\ & ((\breg|ro1\(21)) # (!\ula|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~33_combout\,
	datab => \breg|ro1\(21),
	datad => VCC,
	cin => \ula|LessThan1~41_cout\,
	cout => \ula|LessThan1~43_cout\);

-- Location: LCCOMB_X58_Y40_N12
\ula|LessThan1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~45_cout\ = CARRY((\breg|ro1\(22) & (\ulaB[22]~35_combout\ & !\ula|LessThan1~43_cout\)) # (!\breg|ro1\(22) & ((\ulaB[22]~35_combout\) # (!\ula|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(22),
	datab => \ulaB[22]~35_combout\,
	datad => VCC,
	cin => \ula|LessThan1~43_cout\,
	cout => \ula|LessThan1~45_cout\);

-- Location: LCCOMB_X58_Y40_N14
\ula|LessThan1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~47_cout\ = CARRY((\breg|ro1\(23) & ((!\ula|LessThan1~45_cout\) # (!\ulaB[23]~37_combout\))) # (!\breg|ro1\(23) & (!\ulaB[23]~37_combout\ & !\ula|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \ulaB[23]~37_combout\,
	datad => VCC,
	cin => \ula|LessThan1~45_cout\,
	cout => \ula|LessThan1~47_cout\);

-- Location: LCCOMB_X58_Y40_N16
\ula|LessThan1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~49_cout\ = CARRY((\ulaB[24]~39_combout\ & ((!\ula|LessThan1~47_cout\) # (!\breg|ro1\(24)))) # (!\ulaB[24]~39_combout\ & (!\breg|ro1\(24) & !\ula|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[24]~39_combout\,
	datab => \breg|ro1\(24),
	datad => VCC,
	cin => \ula|LessThan1~47_cout\,
	cout => \ula|LessThan1~49_cout\);

-- Location: LCCOMB_X58_Y40_N18
\ula|LessThan1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~51_cout\ = CARRY((\ulaB[25]~41_combout\ & (\breg|ro1\(25) & !\ula|LessThan1~49_cout\)) # (!\ulaB[25]~41_combout\ & ((\breg|ro1\(25)) # (!\ula|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \breg|ro1\(25),
	datad => VCC,
	cin => \ula|LessThan1~49_cout\,
	cout => \ula|LessThan1~51_cout\);

-- Location: LCCOMB_X58_Y40_N20
\ula|LessThan1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~53_cout\ = CARRY((\ulaB[26]~17_combout\ & ((!\ula|LessThan1~51_cout\) # (!\breg|ro1\(26)))) # (!\ulaB[26]~17_combout\ & (!\breg|ro1\(26) & !\ula|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~17_combout\,
	datab => \breg|ro1\(26),
	datad => VCC,
	cin => \ula|LessThan1~51_cout\,
	cout => \ula|LessThan1~53_cout\);

-- Location: LCCOMB_X58_Y40_N22
\ula|LessThan1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~55_cout\ = CARRY((\breg|ro1\(27) & ((!\ula|LessThan1~53_cout\) # (!\ulaB[27]~16_combout\))) # (!\breg|ro1\(27) & (!\ulaB[27]~16_combout\ & !\ula|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(27),
	datab => \ulaB[27]~16_combout\,
	datad => VCC,
	cin => \ula|LessThan1~53_cout\,
	cout => \ula|LessThan1~55_cout\);

-- Location: LCCOMB_X58_Y40_N24
\ula|LessThan1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~57_cout\ = CARRY((\ulaB[28]~25_combout\ & ((!\ula|LessThan1~55_cout\) # (!\breg|ro1\(28)))) # (!\ulaB[28]~25_combout\ & (!\breg|ro1\(28) & !\ula|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[28]~25_combout\,
	datab => \breg|ro1\(28),
	datad => VCC,
	cin => \ula|LessThan1~55_cout\,
	cout => \ula|LessThan1~57_cout\);

-- Location: LCCOMB_X58_Y40_N26
\ula|LessThan1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~59_cout\ = CARRY((\breg|ro1\(29) & ((!\ula|LessThan1~57_cout\) # (!\ulaB[29]~27_combout\))) # (!\breg|ro1\(29) & (!\ulaB[29]~27_combout\ & !\ula|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(29),
	datab => \ulaB[29]~27_combout\,
	datad => VCC,
	cin => \ula|LessThan1~57_cout\,
	cout => \ula|LessThan1~59_cout\);

-- Location: LCCOMB_X58_Y40_N28
\ula|LessThan1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~61_cout\ = CARRY((\breg|ro1\(30) & (\ulaB[30]~29_combout\ & !\ula|LessThan1~59_cout\)) # (!\breg|ro1\(30) & ((\ulaB[30]~29_combout\) # (!\ula|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \ulaB[30]~29_combout\,
	datad => VCC,
	cin => \ula|LessThan1~59_cout\,
	cout => \ula|LessThan1~61_cout\);

-- Location: LCCOMB_X58_Y40_N30
\ula|LessThan1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~62_combout\ = (\breg|ro1\(31) & (\ula|LessThan1~61_cout\ & \ulaB[31]~23_combout\)) # (!\breg|ro1\(31) & ((\ula|LessThan1~61_cout\) # (\ulaB[31]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(31),
	datad => \ulaB[31]~23_combout\,
	cin => \ula|LessThan1~61_cout\,
	combout => \ula|LessThan1~62_combout\);

-- Location: LCCOMB_X57_Y38_N16
\ula|Selector31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~5_combout\ = (\ula_cnt|opcode.SLTU_OP~combout\ & ((\ula|LessThan1~62_combout\) # ((\ula_cnt|opcode.SLT_OP~combout\ & \ula|LessThan0~62_combout\)))) # (!\ula_cnt|opcode.SLTU_OP~combout\ & (\ula_cnt|opcode.SLT_OP~combout\ & 
-- (\ula|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLTU_OP~combout\,
	datab => \ula_cnt|opcode.SLT_OP~combout\,
	datac => \ula|LessThan0~62_combout\,
	datad => \ula|LessThan1~62_combout\,
	combout => \ula|Selector31~5_combout\);

-- Location: LCCOMB_X58_Y39_N0
\ula|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~1_cout\ = CARRY((\breg|ro1\(0) & !\ulaB[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(0),
	datab => \ulaB[0]~21_combout\,
	datad => VCC,
	cout => \ula|LessThan2~1_cout\);

-- Location: LCCOMB_X58_Y39_N2
\ula|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~3_cout\ = CARRY((\breg|ro1\(1) & (\ulaB[1]~18_combout\ & !\ula|LessThan2~1_cout\)) # (!\breg|ro1\(1) & ((\ulaB[1]~18_combout\) # (!\ula|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(1),
	datab => \ulaB[1]~18_combout\,
	datad => VCC,
	cin => \ula|LessThan2~1_cout\,
	cout => \ula|LessThan2~3_cout\);

-- Location: LCCOMB_X58_Y39_N4
\ula|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~5_cout\ = CARRY((\breg|ro1\(2) & ((!\ula|LessThan2~3_cout\) # (!\ulaB[2]~19_combout\))) # (!\breg|ro1\(2) & (!\ulaB[2]~19_combout\ & !\ula|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \ulaB[2]~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~3_cout\,
	cout => \ula|LessThan2~5_cout\);

-- Location: LCCOMB_X58_Y39_N6
\ula|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~7_cout\ = CARRY((\breg|ro1\(3) & (\ulaB[3]~20_combout\ & !\ula|LessThan2~5_cout\)) # (!\breg|ro1\(3) & ((\ulaB[3]~20_combout\) # (!\ula|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(3),
	datab => \ulaB[3]~20_combout\,
	datad => VCC,
	cin => \ula|LessThan2~5_cout\,
	cout => \ula|LessThan2~7_cout\);

-- Location: LCCOMB_X58_Y39_N8
\ula|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~9_cout\ = CARRY((\breg|ro1\(4) & ((!\ula|LessThan2~7_cout\) # (!\ulaB[4]~22_combout\))) # (!\breg|ro1\(4) & (!\ulaB[4]~22_combout\ & !\ula|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(4),
	datab => \ulaB[4]~22_combout\,
	datad => VCC,
	cin => \ula|LessThan2~7_cout\,
	cout => \ula|LessThan2~9_cout\);

-- Location: LCCOMB_X58_Y39_N10
\ula|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~11_cout\ = CARRY((\breg|ro1\(5) & (\ulaB[5]~13_combout\ & !\ula|LessThan2~9_cout\)) # (!\breg|ro1\(5) & ((\ulaB[5]~13_combout\) # (!\ula|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datab => \ulaB[5]~13_combout\,
	datad => VCC,
	cin => \ula|LessThan2~9_cout\,
	cout => \ula|LessThan2~11_cout\);

-- Location: LCCOMB_X58_Y39_N12
\ula|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~13_cout\ = CARRY((\breg|ro1\(6) & ((!\ula|LessThan2~11_cout\) # (!\ulaB[6]~12_combout\))) # (!\breg|ro1\(6) & (!\ulaB[6]~12_combout\ & !\ula|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datab => \ulaB[6]~12_combout\,
	datad => VCC,
	cin => \ula|LessThan2~11_cout\,
	cout => \ula|LessThan2~13_cout\);

-- Location: LCCOMB_X58_Y39_N14
\ula|LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~15_cout\ = CARRY((\breg|ro1\(7) & (\ulaB[7]~11_combout\ & !\ula|LessThan2~13_cout\)) # (!\breg|ro1\(7) & ((\ulaB[7]~11_combout\) # (!\ula|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(7),
	datab => \ulaB[7]~11_combout\,
	datad => VCC,
	cin => \ula|LessThan2~13_cout\,
	cout => \ula|LessThan2~15_cout\);

-- Location: LCCOMB_X58_Y39_N16
\ula|LessThan2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~17_cout\ = CARRY((\ulaB[8]~10_combout\ & (\breg|ro1\(8) & !\ula|LessThan2~15_cout\)) # (!\ulaB[8]~10_combout\ & ((\breg|ro1\(8)) # (!\ula|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datad => VCC,
	cin => \ula|LessThan2~15_cout\,
	cout => \ula|LessThan2~17_cout\);

-- Location: LCCOMB_X58_Y39_N18
\ula|LessThan2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~19_cout\ = CARRY((\breg|ro1\(9) & (\ulaB[9]~9_combout\ & !\ula|LessThan2~17_cout\)) # (!\breg|ro1\(9) & ((\ulaB[9]~9_combout\) # (!\ula|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \ulaB[9]~9_combout\,
	datad => VCC,
	cin => \ula|LessThan2~17_cout\,
	cout => \ula|LessThan2~19_cout\);

-- Location: LCCOMB_X58_Y39_N20
\ula|LessThan2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~21_cout\ = CARRY((\breg|ro1\(10) & ((!\ula|LessThan2~19_cout\) # (!\ulaB[10]~14_combout\))) # (!\breg|ro1\(10) & (!\ulaB[10]~14_combout\ & !\ula|LessThan2~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(10),
	datab => \ulaB[10]~14_combout\,
	datad => VCC,
	cin => \ula|LessThan2~19_cout\,
	cout => \ula|LessThan2~21_cout\);

-- Location: LCCOMB_X58_Y39_N22
\ula|LessThan2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~23_cout\ = CARRY((\breg|ro1\(11) & (\ulaB[11]~8_combout\ & !\ula|LessThan2~21_cout\)) # (!\breg|ro1\(11) & ((\ulaB[11]~8_combout\) # (!\ula|LessThan2~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \ulaB[11]~8_combout\,
	datad => VCC,
	cin => \ula|LessThan2~21_cout\,
	cout => \ula|LessThan2~23_cout\);

-- Location: LCCOMB_X58_Y39_N24
\ula|LessThan2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~25_cout\ = CARRY((\breg|ro1\(12) & ((!\ula|LessThan2~23_cout\) # (!\ulaB[12]~6_combout\))) # (!\breg|ro1\(12) & (!\ulaB[12]~6_combout\ & !\ula|LessThan2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(12),
	datab => \ulaB[12]~6_combout\,
	datad => VCC,
	cin => \ula|LessThan2~23_cout\,
	cout => \ula|LessThan2~25_cout\);

-- Location: LCCOMB_X58_Y39_N26
\ula|LessThan2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~27_cout\ = CARRY((\breg|ro1\(13) & (\ulaB[13]~5_combout\ & !\ula|LessThan2~25_cout\)) # (!\breg|ro1\(13) & ((\ulaB[13]~5_combout\) # (!\ula|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \ulaB[13]~5_combout\,
	datad => VCC,
	cin => \ula|LessThan2~25_cout\,
	cout => \ula|LessThan2~27_cout\);

-- Location: LCCOMB_X58_Y39_N28
\ula|LessThan2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~29_cout\ = CARRY((\ulaB[14]~4_combout\ & (\breg|ro1\(14) & !\ula|LessThan2~27_cout\)) # (!\ulaB[14]~4_combout\ & ((\breg|ro1\(14)) # (!\ula|LessThan2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~4_combout\,
	datab => \breg|ro1\(14),
	datad => VCC,
	cin => \ula|LessThan2~27_cout\,
	cout => \ula|LessThan2~29_cout\);

-- Location: LCCOMB_X58_Y39_N30
\ula|LessThan2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~31_cout\ = CARRY((\ulaB[15]~3_combout\ & ((!\ula|LessThan2~29_cout\) # (!\breg|ro1\(15)))) # (!\ulaB[15]~3_combout\ & (!\breg|ro1\(15) & !\ula|LessThan2~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \breg|ro1\(15),
	datad => VCC,
	cin => \ula|LessThan2~29_cout\,
	cout => \ula|LessThan2~31_cout\);

-- Location: LCCOMB_X58_Y38_N0
\ula|LessThan2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~33_cout\ = CARRY((\ulaB[16]~2_combout\ & (\breg|ro1\(16) & !\ula|LessThan2~31_cout\)) # (!\ulaB[16]~2_combout\ & ((\breg|ro1\(16)) # (!\ula|LessThan2~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[16]~2_combout\,
	datab => \breg|ro1\(16),
	datad => VCC,
	cin => \ula|LessThan2~31_cout\,
	cout => \ula|LessThan2~33_cout\);

-- Location: LCCOMB_X58_Y38_N2
\ula|LessThan2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~35_cout\ = CARRY((\ulaB[17]~15_combout\ & ((!\ula|LessThan2~33_cout\) # (!\breg|ro1\(17)))) # (!\ulaB[17]~15_combout\ & (!\breg|ro1\(17) & !\ula|LessThan2~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~15_combout\,
	datab => \breg|ro1\(17),
	datad => VCC,
	cin => \ula|LessThan2~33_cout\,
	cout => \ula|LessThan2~35_cout\);

-- Location: LCCOMB_X58_Y38_N4
\ula|LessThan2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~37_cout\ = CARRY((\breg|ro1\(18) & ((!\ula|LessThan2~35_cout\) # (!\ulaB[18]~1_combout\))) # (!\breg|ro1\(18) & (!\ulaB[18]~1_combout\ & !\ula|LessThan2~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(18),
	datab => \ulaB[18]~1_combout\,
	datad => VCC,
	cin => \ula|LessThan2~35_cout\,
	cout => \ula|LessThan2~37_cout\);

-- Location: LCCOMB_X58_Y38_N6
\ula|LessThan2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~39_cout\ = CARRY((\breg|ro1\(19) & (\ulaB[19]~0_combout\ & !\ula|LessThan2~37_cout\)) # (!\breg|ro1\(19) & ((\ulaB[19]~0_combout\) # (!\ula|LessThan2~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \ulaB[19]~0_combout\,
	datad => VCC,
	cin => \ula|LessThan2~37_cout\,
	cout => \ula|LessThan2~39_cout\);

-- Location: LCCOMB_X58_Y38_N8
\ula|LessThan2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~41_cout\ = CARRY((\ulaB[20]~31_combout\ & (\breg|ro1\(20) & !\ula|LessThan2~39_cout\)) # (!\ulaB[20]~31_combout\ & ((\breg|ro1\(20)) # (!\ula|LessThan2~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[20]~31_combout\,
	datab => \breg|ro1\(20),
	datad => VCC,
	cin => \ula|LessThan2~39_cout\,
	cout => \ula|LessThan2~41_cout\);

-- Location: LCCOMB_X58_Y38_N10
\ula|LessThan2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~43_cout\ = CARRY((\breg|ro1\(21) & (\ulaB[21]~33_combout\ & !\ula|LessThan2~41_cout\)) # (!\breg|ro1\(21) & ((\ulaB[21]~33_combout\) # (!\ula|LessThan2~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(21),
	datab => \ulaB[21]~33_combout\,
	datad => VCC,
	cin => \ula|LessThan2~41_cout\,
	cout => \ula|LessThan2~43_cout\);

-- Location: LCCOMB_X58_Y38_N12
\ula|LessThan2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~45_cout\ = CARRY((\breg|ro1\(22) & ((!\ula|LessThan2~43_cout\) # (!\ulaB[22]~35_combout\))) # (!\breg|ro1\(22) & (!\ulaB[22]~35_combout\ & !\ula|LessThan2~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(22),
	datab => \ulaB[22]~35_combout\,
	datad => VCC,
	cin => \ula|LessThan2~43_cout\,
	cout => \ula|LessThan2~45_cout\);

-- Location: LCCOMB_X58_Y38_N14
\ula|LessThan2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~47_cout\ = CARRY((\breg|ro1\(23) & (\ulaB[23]~37_combout\ & !\ula|LessThan2~45_cout\)) # (!\breg|ro1\(23) & ((\ulaB[23]~37_combout\) # (!\ula|LessThan2~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \ulaB[23]~37_combout\,
	datad => VCC,
	cin => \ula|LessThan2~45_cout\,
	cout => \ula|LessThan2~47_cout\);

-- Location: LCCOMB_X58_Y38_N16
\ula|LessThan2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~49_cout\ = CARRY((\breg|ro1\(24) & ((!\ula|LessThan2~47_cout\) # (!\ulaB[24]~39_combout\))) # (!\breg|ro1\(24) & (!\ulaB[24]~39_combout\ & !\ula|LessThan2~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(24),
	datab => \ulaB[24]~39_combout\,
	datad => VCC,
	cin => \ula|LessThan2~47_cout\,
	cout => \ula|LessThan2~49_cout\);

-- Location: LCCOMB_X58_Y38_N18
\ula|LessThan2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~51_cout\ = CARRY((\breg|ro1\(25) & (\ulaB[25]~41_combout\ & !\ula|LessThan2~49_cout\)) # (!\breg|ro1\(25) & ((\ulaB[25]~41_combout\) # (!\ula|LessThan2~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(25),
	datab => \ulaB[25]~41_combout\,
	datad => VCC,
	cin => \ula|LessThan2~49_cout\,
	cout => \ula|LessThan2~51_cout\);

-- Location: LCCOMB_X58_Y38_N20
\ula|LessThan2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~53_cout\ = CARRY((\breg|ro1\(26) & ((!\ula|LessThan2~51_cout\) # (!\ulaB[26]~17_combout\))) # (!\breg|ro1\(26) & (!\ulaB[26]~17_combout\ & !\ula|LessThan2~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(26),
	datab => \ulaB[26]~17_combout\,
	datad => VCC,
	cin => \ula|LessThan2~51_cout\,
	cout => \ula|LessThan2~53_cout\);

-- Location: LCCOMB_X58_Y38_N22
\ula|LessThan2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~55_cout\ = CARRY((\breg|ro1\(27) & (\ulaB[27]~16_combout\ & !\ula|LessThan2~53_cout\)) # (!\breg|ro1\(27) & ((\ulaB[27]~16_combout\) # (!\ula|LessThan2~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(27),
	datab => \ulaB[27]~16_combout\,
	datad => VCC,
	cin => \ula|LessThan2~53_cout\,
	cout => \ula|LessThan2~55_cout\);

-- Location: LCCOMB_X58_Y38_N24
\ula|LessThan2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~57_cout\ = CARRY((\ulaB[28]~25_combout\ & (\breg|ro1\(28) & !\ula|LessThan2~55_cout\)) # (!\ulaB[28]~25_combout\ & ((\breg|ro1\(28)) # (!\ula|LessThan2~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[28]~25_combout\,
	datab => \breg|ro1\(28),
	datad => VCC,
	cin => \ula|LessThan2~55_cout\,
	cout => \ula|LessThan2~57_cout\);

-- Location: LCCOMB_X58_Y38_N26
\ula|LessThan2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~59_cout\ = CARRY((\ulaB[29]~27_combout\ & ((!\ula|LessThan2~57_cout\) # (!\breg|ro1\(29)))) # (!\ulaB[29]~27_combout\ & (!\breg|ro1\(29) & !\ula|LessThan2~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~27_combout\,
	datab => \breg|ro1\(29),
	datad => VCC,
	cin => \ula|LessThan2~57_cout\,
	cout => \ula|LessThan2~59_cout\);

-- Location: LCCOMB_X58_Y38_N28
\ula|LessThan2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~61_cout\ = CARRY((\breg|ro1\(30) & ((!\ula|LessThan2~59_cout\) # (!\ulaB[30]~29_combout\))) # (!\breg|ro1\(30) & (!\ulaB[30]~29_combout\ & !\ula|LessThan2~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \ulaB[30]~29_combout\,
	datad => VCC,
	cin => \ula|LessThan2~59_cout\,
	cout => \ula|LessThan2~61_cout\);

-- Location: LCCOMB_X58_Y38_N30
\ula|LessThan2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~62_combout\ = (\ulaB[31]~23_combout\ & ((\ula|LessThan2~61_cout\) # (!\breg|ro1\(31)))) # (!\ulaB[31]~23_combout\ & (\ula|LessThan2~61_cout\ & !\breg|ro1\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[31]~23_combout\,
	datad => \breg|ro1\(31),
	cin => \ula|LessThan2~61_cout\,
	combout => \ula|LessThan2~62_combout\);

-- Location: LCCOMB_X57_Y38_N12
\ula|Selector31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~3_combout\ = (\ula_cnt|opcode.SGE_OP~combout\ & ((\ula|LessThan2~62_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~0_combout\)))) # (!\ula_cnt|opcode.SGE_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SGE_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~0_combout\,
	datad => \ula|LessThan2~62_combout\,
	combout => \ula|Selector31~3_combout\);

-- Location: LCCOMB_X57_Y38_N26
\ula|Selector31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~4_combout\ = (\ula|Selector31~3_combout\) # ((\ula|Add0~0_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\) # (\ula_cnt|opcode.ADD_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~0_combout\,
	datad => \ula|Selector31~3_combout\,
	combout => \ula|Selector31~4_combout\);

-- Location: LCCOMB_X57_Y38_N30
\ula|Selector31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~6_combout\ = (\ula|Selector31~2_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector31~5_combout\) # (\ula|Selector31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector31~2_combout\,
	datab => \ula|Selector17~0_combout\,
	datac => \ula|Selector31~5_combout\,
	datad => \ula|Selector31~4_combout\,
	combout => \ula|Selector31~6_combout\);

-- Location: LCCOMB_X57_Y38_N28
\ula|Selector31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~10_combout\ = (\ula|Selector31~9_combout\) # ((\ula|Selector31~7_combout\) # (\ula|Selector31~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector31~9_combout\,
	datac => \ula|Selector31~7_combout\,
	datad => \ula|Selector31~6_combout\,
	combout => \ula|Selector31~10_combout\);

-- Location: LCCOMB_X57_Y38_N22
\branchCond[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \branchCond[0]~2_combout\ = ((!\ula|Selector31~10_combout\ & ((!\gerador_imm|Mux5~1_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(2))))) # (!\branchCond[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branchCond[0]~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \gerador_imm|Mux5~1_combout\,
	datad => \ula|Selector31~10_combout\,
	combout => \branchCond[0]~2_combout\);

-- Location: LCFF_X54_Y38_N21
\PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[10]~9_combout\,
	sdata => \PCmais4[10]~16_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(10));

-- Location: LCCOMB_X52_Y36_N12
\PC[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[11]~10_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[11]~20_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[11]~20_combout\,
	datad => \pcJalr[11]~20_combout\,
	combout => \PC[11]~10_combout\);

-- Location: LCFF_X52_Y36_N13
\PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[11]~10_combout\,
	sdata => \PCmais4[11]~18_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(11));

-- Location: LCCOMB_X50_Y39_N20
\gerador_imm|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector19~2_combout\ = (\gerador_imm|Selector19~1_combout\) # ((\gerador_imm|Selector19~0_combout\) # ((\gerador_imm|Mux5~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \gerador_imm|Selector19~1_combout\,
	datad => \gerador_imm|Selector19~0_combout\,
	combout => \gerador_imm|Selector19~2_combout\);

-- Location: LCCOMB_X54_Y42_N12
\Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\) # ((\gerador_imm|Selector19~2_combout\)))) # (!\contr|Mux4~1_combout\ & (!\contr|Mux5~3_combout\ & ((\ula|Selector20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \gerador_imm|Selector19~2_combout\,
	datad => \ula|Selector20~8_combout\,
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X54_Y42_N2
\Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux20~0_combout\ & ((\PCmais4[11]~18_combout\))) # (!\Mux20~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(11))))) # (!\contr|Mux5~3_combout\ & (((\Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(11),
	datab => \contr|Mux5~3_combout\,
	datac => \PCmais4[11]~18_combout\,
	datad => \Mux20~0_combout\,
	combout => \Mux20~1_combout\);

-- Location: LCCOMB_X51_Y43_N6
\breg|ro2~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~299_combout\ = (\breg|ro2~298_combout\ & (((\contr|Mux10~1_combout\ & \Mux20~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~298_combout\ & (\contr|Mux10~1_combout\ & ((\Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~298_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux20~1_combout\,
	combout => \breg|ro2~299_combout\);

-- Location: LCFF_X51_Y43_N7
\breg|ro2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(11));

-- Location: LCCOMB_X52_Y39_N30
\Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector21~2_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector21~2_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector22~9_combout\,
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X52_Y39_N8
\Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux22~0_combout\ & (\PCmais4[9]~14_combout\)) # (!\Mux22~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(9)))))) # (!\contr|Mux5~3_combout\ & (((\Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[9]~14_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(9),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux22~0_combout\,
	combout => \Mux22~1_combout\);

-- Location: LCFF_X56_Y46_N23
\breg|XREGS[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][9]~regout\);

-- Location: LCCOMB_X53_Y44_N4
\breg|XREGS[8][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[8][9]~feeder_combout\);

-- Location: LCFF_X53_Y44_N5
\breg|XREGS[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][9]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][9]~regout\);

-- Location: LCCOMB_X59_Y46_N28
\breg|ro2~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~300_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|XREGS[10][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[10][9]~regout\,
	datad => \breg|XREGS[8][9]~regout\,
	combout => \breg|ro2~300_combout\);

-- Location: LCCOMB_X57_Y42_N6
\breg|XREGS[9][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[9][9]~feeder_combout\);

-- Location: LCFF_X57_Y42_N7
\breg|XREGS[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][9]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][9]~regout\);

-- Location: LCCOMB_X59_Y46_N2
\breg|ro2~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~301_combout\ = (\breg|ro2~300_combout\ & ((\breg|XREGS[11][9]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~300_combout\ & (((\breg|XREGS[9][9]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][9]~regout\,
	datab => \breg|ro2~300_combout\,
	datac => \breg|XREGS[9][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~301_combout\);

-- Location: LCCOMB_X57_Y43_N12
\breg|XREGS[31][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[31][9]~feeder_combout\);

-- Location: LCFF_X57_Y43_N13
\breg|XREGS[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][9]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][9]~regout\);

-- Location: LCCOMB_X53_Y47_N28
\breg|XREGS[19][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[19][9]~feeder_combout\);

-- Location: LCFF_X53_Y47_N29
\breg|XREGS[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][9]~feeder_combout\,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][9]~regout\);

-- Location: LCCOMB_X58_Y47_N18
\breg|ro2~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~309_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(23) & \breg|XREGS[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[19][9]~regout\,
	combout => \breg|ro2~309_combout\);

-- Location: LCCOMB_X59_Y46_N8
\breg|ro2~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~310_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~309_combout\ & ((\breg|XREGS[31][9]~regout\))) # (!\breg|ro2~309_combout\ & (\breg|XREGS[27][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][9]~regout\,
	datad => \breg|ro2~309_combout\,
	combout => \breg|ro2~310_combout\);

-- Location: LCCOMB_X53_Y48_N8
\breg|XREGS[20][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[20][9]~feeder_combout\);

-- Location: LCFF_X53_Y48_N9
\breg|XREGS[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][9]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][9]~regout\);

-- Location: LCFF_X52_Y48_N23
\breg|XREGS[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][9]~regout\);

-- Location: LCFF_X52_Y48_N1
\breg|XREGS[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][9]~regout\);

-- Location: LCCOMB_X52_Y48_N24
\breg|ro2~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~306_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[16][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[24][9]~regout\,
	combout => \breg|ro2~306_combout\);

-- Location: LCCOMB_X53_Y48_N10
\breg|ro2~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~307_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~306_combout\ & (\breg|XREGS[28][9]~regout\)) # (!\breg|ro2~306_combout\ & ((\breg|XREGS[20][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][9]~regout\,
	datad => \breg|ro2~306_combout\,
	combout => \breg|ro2~307_combout\);

-- Location: LCFF_X52_Y47_N21
\breg|XREGS[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][9]~regout\);

-- Location: LCFF_X54_Y47_N9
\breg|XREGS[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][9]~regout\);

-- Location: LCFF_X54_Y47_N3
\breg|XREGS[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][9]~regout\);

-- Location: LCCOMB_X54_Y47_N2
\breg|ro2~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~304_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~304_combout\);

-- Location: LCCOMB_X54_Y47_N8
\breg|ro2~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~305_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~304_combout\ & (\breg|XREGS[29][9]~regout\)) # (!\breg|ro2~304_combout\ & ((\breg|XREGS[21][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][9]~regout\,
	datac => \breg|XREGS[21][9]~regout\,
	datad => \breg|ro2~304_combout\,
	combout => \breg|ro2~305_combout\);

-- Location: LCCOMB_X58_Y47_N24
\breg|ro2~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~308_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|ro2~305_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|ro2~307_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~307_combout\,
	datad => \breg|ro2~305_combout\,
	combout => \breg|ro2~308_combout\);

-- Location: LCFF_X60_Y41_N23
\breg|XREGS[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][9]~regout\);

-- Location: LCFF_X60_Y41_N29
\breg|XREGS[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][9]~regout\);

-- Location: LCFF_X54_Y43_N29
\breg|XREGS[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][9]~regout\);

-- Location: LCFF_X54_Y43_N23
\breg|XREGS[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][9]~regout\);

-- Location: LCCOMB_X54_Y43_N22
\breg|ro2~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~302_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][9]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][9]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][9]~regout\,
	datac => \breg|XREGS[22][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~302_combout\);

-- Location: LCCOMB_X60_Y41_N28
\breg|ro2~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~303_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~302_combout\ & ((\breg|XREGS[30][9]~regout\))) # (!\breg|ro2~302_combout\ & (\breg|XREGS[26][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[26][9]~regout\,
	datac => \breg|XREGS[30][9]~regout\,
	datad => \breg|ro2~302_combout\,
	combout => \breg|ro2~303_combout\);

-- Location: LCCOMB_X59_Y46_N26
\breg|ro2~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~311_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~308_combout\ & (\breg|ro2~310_combout\)) # (!\breg|ro2~308_combout\ & ((\breg|ro2~303_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~310_combout\,
	datac => \breg|ro2~308_combout\,
	datad => \breg|ro2~303_combout\,
	combout => \breg|ro2~311_combout\);

-- Location: LCFF_X49_Y46_N11
\breg|XREGS[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][9]~regout\);

-- Location: LCFF_X58_Y43_N13
\breg|XREGS[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][9]~regout\);

-- Location: LCFF_X61_Y40_N25
\breg|XREGS[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][9]~regout\);

-- Location: LCFF_X53_Y39_N29
\breg|XREGS[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][9]~regout\);

-- Location: LCCOMB_X62_Y40_N28
\breg|ro2~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~312_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][9]~regout\,
	datab => \breg|XREGS[5][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~312_combout\);

-- Location: LCCOMB_X61_Y40_N24
\breg|ro2~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~313_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~312_combout\ & ((\breg|XREGS[7][9]~regout\))) # (!\breg|ro2~312_combout\ & (\breg|XREGS[6][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][9]~regout\,
	datad => \breg|ro2~312_combout\,
	combout => \breg|ro2~313_combout\);

-- Location: LCFF_X58_Y43_N7
\breg|XREGS[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][9]~regout\);

-- Location: LCCOMB_X58_Y43_N6
\breg|ro2~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~314_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & (\breg|ro2~313_combout\)) # (!\breg|ro2[18]~17_combout\ & ((\breg|XREGS[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|ro2~313_combout\,
	datac => \breg|XREGS[1][9]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~314_combout\);

-- Location: LCCOMB_X58_Y43_N12
\breg|ro2~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~315_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~314_combout\ & (\breg|XREGS[3][9]~regout\)) # (!\breg|ro2~314_combout\ & ((\breg|XREGS[2][9]~regout\))))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[3][9]~regout\,
	datac => \breg|XREGS[2][9]~regout\,
	datad => \breg|ro2~314_combout\,
	combout => \breg|ro2~315_combout\);

-- Location: LCCOMB_X59_Y46_N20
\breg|ro2~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~316_combout\ = (\breg|ro2[18]~2_combout\ & (((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2[18]~13_combout\ & (\breg|ro2~311_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2~315_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~311_combout\,
	datac => \breg|ro2~315_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~316_combout\);

-- Location: LCFF_X53_Y39_N23
\breg|XREGS[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][9]~regout\);

-- Location: LCCOMB_X60_Y44_N28
\breg|XREGS[13][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[13][9]~feeder_combout\);

-- Location: LCFF_X60_Y44_N29
\breg|XREGS[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][9]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][9]~regout\);

-- Location: LCFF_X60_Y42_N1
\breg|XREGS[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][9]~regout\);

-- Location: LCCOMB_X60_Y42_N0
\breg|ro2~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~317_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[13][9]~regout\,
	datac => \breg|XREGS[12][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~317_combout\);

-- Location: LCCOMB_X60_Y42_N22
\breg|ro2~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~318_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~317_combout\ & ((\breg|XREGS[15][9]~regout\))) # (!\breg|ro2~317_combout\ & (\breg|XREGS[14][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[15][9]~regout\,
	datad => \breg|ro2~317_combout\,
	combout => \breg|ro2~318_combout\);

-- Location: LCCOMB_X59_Y46_N10
\breg|ro2~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~319_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~316_combout\ & ((\breg|ro2~318_combout\))) # (!\breg|ro2~316_combout\ & (\breg|ro2~301_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~301_combout\,
	datac => \breg|ro2~316_combout\,
	datad => \breg|ro2~318_combout\,
	combout => \breg|ro2~319_combout\);

-- Location: LCCOMB_X48_Y43_N26
\breg|ro2~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~320_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & (\Mux22~1_combout\))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~319_combout\) # ((\contr|Mux10~1_combout\ & \Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux22~1_combout\,
	datad => \breg|ro2~319_combout\,
	combout => \breg|ro2~320_combout\);

-- Location: LCFF_X48_Y43_N27
\breg|ro2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(9));

-- Location: LCCOMB_X56_Y40_N24
\Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(8)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(8),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector23~10_combout\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X56_Y40_N30
\Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux23~0_combout\ & (\PCmais4[8]~12_combout\)) # (!\Mux23~0_combout\ & ((\gerador_imm|Selector22~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \PCmais4[8]~12_combout\,
	datac => \gerador_imm|Selector22~2_combout\,
	datad => \Mux23~0_combout\,
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X59_Y40_N30
\breg|XREGS[12][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[12][8]~feeder_combout\);

-- Location: LCFF_X59_Y40_N31
\breg|XREGS[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][8]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][8]~regout\);

-- Location: LCCOMB_X56_Y47_N18
\breg|ro2~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~338_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][8]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|XREGS[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][8]~regout\,
	combout => \breg|ro2~338_combout\);

-- Location: LCCOMB_X59_Y40_N4
\breg|XREGS[13][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[13][8]~feeder_combout\);

-- Location: LCFF_X59_Y40_N5
\breg|XREGS[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][8]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][8]~regout\);

-- Location: LCCOMB_X56_Y47_N2
\breg|ro2~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~339_combout\ = (\breg|ro2~338_combout\ & ((\breg|XREGS[15][8]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~338_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- \breg|XREGS[13][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][8]~regout\,
	datab => \breg|ro2~338_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[13][8]~regout\,
	combout => \breg|ro2~339_combout\);

-- Location: LCFF_X56_Y44_N15
\breg|XREGS[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][8]~regout\);

-- Location: LCFF_X56_Y44_N13
\breg|XREGS[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][8]~regout\);

-- Location: LCCOMB_X56_Y44_N12
\breg|ro2~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~322_combout\ = (\breg|ro2~321_combout\ & ((\breg|XREGS[29][8]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|ro2~321_combout\ & (((\breg|XREGS[21][8]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~321_combout\,
	datab => \breg|XREGS[29][8]~regout\,
	datac => \breg|XREGS[21][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~322_combout\);

-- Location: LCFF_X56_Y43_N17
\breg|XREGS[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][8]~regout\);

-- Location: LCCOMB_X56_Y43_N16
\breg|ro2~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~328_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][8]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][8]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~328_combout\);

-- Location: LCFF_X57_Y43_N25
\breg|XREGS[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][8]~regout\);

-- Location: LCCOMB_X57_Y43_N24
\breg|ro2~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~329_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~328_combout\ & ((\breg|XREGS[31][8]~regout\))) # (!\breg|ro2~328_combout\ & (\breg|XREGS[27][8]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (\breg|ro2~328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|ro2~328_combout\,
	datac => \breg|XREGS[27][8]~regout\,
	datad => \breg|XREGS[31][8]~regout\,
	combout => \breg|ro2~329_combout\);

-- Location: LCCOMB_X56_Y47_N24
\breg|ro2~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~330_combout\ = (\breg|ro2~327_combout\ & (((\breg|ro2~329_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~327_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|ro2~322_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~327_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~322_combout\,
	datad => \breg|ro2~329_combout\,
	combout => \breg|ro2~330_combout\);

-- Location: LCFF_X59_Y37_N3
\breg|XREGS[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][8]~regout\);

-- Location: LCCOMB_X59_Y37_N2
\breg|ro2~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~335_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|XREGS[2][8]~regout\) # (\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][8]~regout\ & ((!\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][8]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][8]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~335_combout\);

-- Location: LCCOMB_X61_Y40_N26
\breg|ro2~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~334_combout\ = (\breg|ro2~333_combout\ & (((\breg|XREGS[7][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|ro2~333_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~333_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][8]~regout\,
	datad => \breg|XREGS[5][8]~regout\,
	combout => \breg|ro2~334_combout\);

-- Location: LCCOMB_X60_Y39_N30
\breg|ro2~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~336_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~335_combout\ & (\breg|XREGS[3][8]~regout\)) # (!\breg|ro2~335_combout\ & ((\breg|ro2~334_combout\))))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|XREGS[3][8]~regout\,
	datac => \breg|ro2~335_combout\,
	datad => \breg|ro2~334_combout\,
	combout => \breg|ro2~336_combout\);

-- Location: LCCOMB_X60_Y44_N6
\breg|ro2~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~337_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~332_combout\) # ((\breg|ro2[18]~13_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~336_combout\ & !\breg|ro2[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~332_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~336_combout\,
	datad => \breg|ro2[18]~13_combout\,
	combout => \breg|ro2~337_combout\);

-- Location: LCCOMB_X56_Y47_N8
\breg|ro2~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~340_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~337_combout\ & (\breg|ro2~339_combout\)) # (!\breg|ro2~337_combout\ & ((\breg|ro2~330_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~339_combout\,
	datac => \breg|ro2~330_combout\,
	datad => \breg|ro2~337_combout\,
	combout => \breg|ro2~340_combout\);

-- Location: LCCOMB_X56_Y47_N16
\breg|ro2~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~341_combout\ = (\breg|ro2~25_combout\ & (((\Mux23~1_combout\ & \contr|Mux10~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~340_combout\) # ((\Mux23~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~340_combout\,
	datac => \Mux23~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro2~341_combout\);

-- Location: LCFF_X56_Y47_N17
\breg|ro2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(8));

-- Location: LCCOMB_X56_Y39_N24
\Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(6))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector25~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(6),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector25~9_combout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X56_Y39_N30
\Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux25~0_combout\ & (\PCmais4[6]~8_combout\)) # (!\Mux25~0_combout\ & ((\gerador_imm|Selector24~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \PCmais4[6]~8_combout\,
	datac => \gerador_imm|Selector24~2_combout\,
	datad => \Mux25~0_combout\,
	combout => \Mux25~1_combout\);

-- Location: LCFF_X53_Y43_N23
\breg|XREGS[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][6]~regout\);

-- Location: LCFF_X53_Y43_N13
\breg|XREGS[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][6]~regout\);

-- Location: LCFF_X56_Y43_N9
\breg|XREGS[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][6]~regout\);

-- Location: LCFF_X56_Y43_N27
\breg|XREGS[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][6]~regout\);

-- Location: LCCOMB_X56_Y43_N8
\breg|ro2~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~370_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][6]~regout\,
	datad => \breg|XREGS[23][6]~regout\,
	combout => \breg|ro2~370_combout\);

-- Location: LCCOMB_X53_Y43_N12
\breg|ro2~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~371_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~370_combout\ & (\breg|XREGS[31][6]~regout\)) # (!\breg|ro2~370_combout\ & ((\breg|XREGS[27][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][6]~regout\,
	datac => \breg|XREGS[27][6]~regout\,
	datad => \breg|ro2~370_combout\,
	combout => \breg|ro2~371_combout\);

-- Location: LCCOMB_X56_Y42_N30
\breg|ro2~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~367_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~367_combout\);

-- Location: LCCOMB_X59_Y44_N10
\breg|ro2~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~368_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~367_combout\ & ((\breg|XREGS[28][6]~regout\))) # (!\breg|ro2~367_combout\ & (\breg|XREGS[20][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][6]~regout\,
	datac => \breg|XREGS[28][6]~regout\,
	datad => \breg|ro2~367_combout\,
	combout => \breg|ro2~368_combout\);

-- Location: LCCOMB_X56_Y47_N26
\breg|ro2~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~369_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~366_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~368_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~366_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~368_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~369_combout\);

-- Location: LCCOMB_X56_Y47_N4
\breg|ro2~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~372_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~369_combout\ & ((\breg|ro2~371_combout\))) # (!\breg|ro2~369_combout\ & (\breg|ro2~364_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~364_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~371_combout\,
	datad => \breg|ro2~369_combout\,
	combout => \breg|ro2~372_combout\);

-- Location: LCCOMB_X56_Y45_N14
\breg|ro2~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~373_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[9][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][6]~regout\,
	datad => \breg|XREGS[9][6]~regout\,
	combout => \breg|ro2~373_combout\);

-- Location: LCCOMB_X57_Y45_N8
\breg|ro2~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~374_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~373_combout\ & (\breg|XREGS[11][6]~regout\)) # (!\breg|ro2~373_combout\ & ((\breg|XREGS[10][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) 
-- & (((\breg|ro2~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[11][6]~regout\,
	datac => \breg|XREGS[10][6]~regout\,
	datad => \breg|ro2~373_combout\,
	combout => \breg|ro2~374_combout\);

-- Location: LCFF_X54_Y40_N21
\breg|XREGS[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][6]~regout\);

-- Location: LCFF_X60_Y40_N17
\breg|XREGS[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][6]~regout\);

-- Location: LCCOMB_X60_Y40_N16
\breg|ro2~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~375_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][6]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[4][6]~regout\ 
-- & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][6]~regout\,
	datac => \breg|XREGS[4][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~375_combout\);

-- Location: LCFF_X60_Y40_N7
\breg|XREGS[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][6]~regout\);

-- Location: LCCOMB_X60_Y39_N2
\breg|ro2~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~376_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~375_combout\ & (\breg|XREGS[7][6]~regout\)) # (!\breg|ro2~375_combout\ & ((\breg|XREGS[5][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~375_combout\,
	datad => \breg|XREGS[5][6]~regout\,
	combout => \breg|ro2~376_combout\);

-- Location: LCCOMB_X59_Y37_N28
\breg|ro2~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~377_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|XREGS[2][6]~regout\) # (\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][6]~regout\ & ((!\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][6]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][6]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~377_combout\);

-- Location: LCCOMB_X60_Y39_N10
\breg|ro2~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~378_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~377_combout\ & ((\breg|XREGS[3][6]~regout\))) # (!\breg|ro2~377_combout\ & (\breg|ro2~376_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~17_combout\,
	datab => \breg|ro2~376_combout\,
	datac => \breg|ro2~377_combout\,
	datad => \breg|XREGS[3][6]~regout\,
	combout => \breg|ro2~378_combout\);

-- Location: LCCOMB_X61_Y41_N10
\breg|ro2~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~379_combout\ = (\breg|ro2[18]~13_combout\ & (\breg|ro2[18]~2_combout\)) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~374_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~378_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~374_combout\,
	datad => \breg|ro2~378_combout\,
	combout => \breg|ro2~379_combout\);

-- Location: LCCOMB_X61_Y39_N16
\breg|XREGS[13][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[13][6]~feeder_combout\);

-- Location: LCFF_X61_Y39_N17
\breg|XREGS[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][6]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][6]~regout\);

-- Location: LCFF_X60_Y42_N3
\breg|XREGS[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][6]~regout\);

-- Location: LCCOMB_X61_Y40_N4
\breg|ro2~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~380_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][6]~regout\,
	datab => \breg|XREGS[14][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~380_combout\);

-- Location: LCCOMB_X62_Y40_N10
\breg|ro2~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~381_combout\ = (\breg|ro2~380_combout\ & ((\breg|XREGS[15][6]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~380_combout\ & (((\breg|XREGS[13][6]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][6]~regout\,
	datab => \breg|XREGS[13][6]~regout\,
	datac => \breg|ro2~380_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~381_combout\);

-- Location: LCCOMB_X56_Y47_N30
\breg|ro2~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~382_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~379_combout\ & ((\breg|ro2~381_combout\))) # (!\breg|ro2~379_combout\ & (\breg|ro2~372_combout\)))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~372_combout\,
	datac => \breg|ro2~379_combout\,
	datad => \breg|ro2~381_combout\,
	combout => \breg|ro2~382_combout\);

-- Location: LCCOMB_X56_Y47_N12
\breg|ro2~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~383_combout\ = (\breg|ro2~25_combout\ & (\contr|Mux10~1_combout\ & (\Mux25~1_combout\))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~382_combout\) # ((\contr|Mux10~1_combout\ & \Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \Mux25~1_combout\,
	datad => \breg|ro2~382_combout\,
	combout => \breg|ro2~383_combout\);

-- Location: LCFF_X56_Y47_N13
\breg|ro2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(6));

-- Location: LCCOMB_X47_Y36_N2
\gerador_imm|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector23~2_combout\ = (\gerador_imm|Selector23~0_combout\) # (\gerador_imm|Selector23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector23~0_combout\,
	datad => \gerador_imm|Selector23~1_combout\,
	combout => \gerador_imm|Selector23~2_combout\);

-- Location: LCCOMB_X54_Y36_N26
\Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector23~2_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector23~2_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector24~11_combout\,
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X54_Y36_N12
\Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux24~0_combout\ & (\PCmais4[7]~10_combout\)) # (!\Mux24~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(7)))))) # (!\contr|Mux5~3_combout\ & (((\Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[7]~10_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(7),
	datad => \Mux24~0_combout\,
	combout => \Mux24~1_combout\);

-- Location: LCCOMB_X54_Y48_N8
\breg|XREGS[25][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[25][7]~feeder_combout\);

-- Location: LCFF_X54_Y48_N9
\breg|XREGS[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][7]~feeder_combout\,
	ena => \breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][7]~regout\);

-- Location: LCCOMB_X54_Y48_N16
\breg|ro1~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~176_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][7]~regout\,
	datab => \breg|XREGS[25][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~176_combout\);

-- Location: LCCOMB_X54_Y47_N16
\breg|ro1~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~177_combout\ = (\breg|ro1~176_combout\ & ((\breg|XREGS[29][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~176_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- \breg|XREGS[21][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][7]~regout\,
	datab => \breg|ro1~176_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[21][7]~regout\,
	combout => \breg|ro1~177_combout\);

-- Location: LCCOMB_X53_Y48_N2
\breg|XREGS[28][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[28][7]~feeder_combout\);

-- Location: LCFF_X53_Y48_N3
\breg|XREGS[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][7]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][7]~regout\);

-- Location: LCCOMB_X50_Y45_N10
\breg|ro1~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~180_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|XREGS[24][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[16][7]~regout\,
	datad => \breg|XREGS[24][7]~regout\,
	combout => \breg|ro1~180_combout\);

-- Location: LCCOMB_X53_Y48_N16
\breg|ro1~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~181_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~180_combout\ & ((\breg|XREGS[28][7]~regout\))) # (!\breg|ro1~180_combout\ & (\breg|XREGS[20][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][7]~regout\,
	datab => \breg|XREGS[28][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|ro1~180_combout\,
	combout => \breg|ro1~181_combout\);

-- Location: LCCOMB_X56_Y36_N30
\breg|ro1~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~178_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][7]~regout\,
	datac => \breg|XREGS[18][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~178_combout\);

-- Location: LCCOMB_X60_Y41_N14
\breg|ro1~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~179_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~178_combout\ & ((\breg|XREGS[30][7]~regout\))) # (!\breg|ro1~178_combout\ & (\breg|XREGS[26][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (\breg|ro1~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|ro1~178_combout\,
	datac => \breg|XREGS[26][7]~regout\,
	datad => \breg|XREGS[30][7]~regout\,
	combout => \breg|ro1~179_combout\);

-- Location: LCCOMB_X56_Y48_N18
\breg|ro1~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~182_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|ro1~179_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~181_combout\,
	datad => \breg|ro1~179_combout\,
	combout => \breg|ro1~182_combout\);

-- Location: LCCOMB_X57_Y46_N16
\breg|ro1~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~185_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~182_combout\ & (\breg|ro1~184_combout\)) # (!\breg|ro1~182_combout\ & ((\breg|ro1~177_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~184_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1~177_combout\,
	datad => \breg|ro1~182_combout\,
	combout => \breg|ro1~185_combout\);

-- Location: LCCOMB_X59_Y35_N8
\breg|XREGS[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[3][7]~feeder_combout\);

-- Location: LCFF_X59_Y35_N9
\breg|XREGS[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][7]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][7]~regout\);

-- Location: LCCOMB_X59_Y35_N12
\breg|ro1~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~188_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & (\breg|ro1~187_combout\)) # (!\breg|ro1[29]~16_combout\ & ((\breg|XREGS[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~187_combout\,
	datab => \breg|XREGS[1][7]~regout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~188_combout\);

-- Location: LCCOMB_X59_Y35_N26
\breg|ro1~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~189_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~188_combout\ & ((\breg|XREGS[3][7]~regout\))) # (!\breg|ro1~188_combout\ & (\breg|XREGS[2][7]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][7]~regout\,
	datab => \breg|XREGS[3][7]~regout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1~188_combout\,
	combout => \breg|ro1~189_combout\);

-- Location: LCCOMB_X56_Y46_N28
\breg|ro1~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~190_combout\ = (\breg|ro1[29]~13_combout\ & (\breg|ro1[29]~10_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & (\breg|ro1~185_combout\)) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1~189_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~185_combout\,
	datad => \breg|ro1~189_combout\,
	combout => \breg|ro1~190_combout\);

-- Location: LCFF_X59_Y40_N25
\breg|XREGS[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][7]~regout\);

-- Location: LCCOMB_X59_Y40_N24
\breg|ro1~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~192_combout\ = (\breg|ro1~191_combout\ & ((\breg|XREGS[15][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~191_combout\ & (((\breg|XREGS[13][7]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~191_combout\,
	datab => \breg|XREGS[15][7]~regout\,
	datac => \breg|XREGS[13][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~192_combout\);

-- Location: LCCOMB_X50_Y47_N24
\breg|XREGS[8][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[8][7]~feeder_combout\);

-- Location: LCFF_X50_Y47_N25
\breg|XREGS[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][7]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][7]~regout\);

-- Location: LCCOMB_X50_Y47_N10
\breg|XREGS[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[9][7]~feeder_combout\);

-- Location: LCFF_X50_Y47_N11
\breg|XREGS[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][7]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][7]~regout\);

-- Location: LCCOMB_X50_Y47_N8
\breg|ro1~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~174_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|XREGS[9][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][7]~regout\,
	datad => \breg|XREGS[9][7]~regout\,
	combout => \breg|ro1~174_combout\);

-- Location: LCCOMB_X50_Y47_N2
\breg|ro1~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~175_combout\ = (\breg|ro1~174_combout\ & ((\breg|XREGS[11][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~174_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- \breg|XREGS[10][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][7]~regout\,
	datab => \breg|ro1~174_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[10][7]~regout\,
	combout => \breg|ro1~175_combout\);

-- Location: LCCOMB_X56_Y46_N26
\breg|ro1~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~193_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~190_combout\ & (\breg|ro1~192_combout\)) # (!\breg|ro1~190_combout\ & ((\breg|ro1~175_combout\))))) # (!\breg|ro1[29]~13_combout\ & (\breg|ro1~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~190_combout\,
	datac => \breg|ro1~192_combout\,
	datad => \breg|ro1~175_combout\,
	combout => \breg|ro1~193_combout\);

-- Location: LCCOMB_X56_Y46_N16
\breg|ro1~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~194_combout\ = (\breg|ro1~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux24~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~193_combout\) # ((\contr|Mux10~1_combout\ & \Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \breg|ro1~193_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \breg|ro1~194_combout\);

-- Location: LCFF_X56_Y46_N17
\breg|ro1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(7));

-- Location: LCCOMB_X52_Y36_N10
\ula|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~30_combout\ = (\ulaB[0]~21_combout\ & (\breg|ro1\(6))) # (!\ulaB[0]~21_combout\ & ((\breg|ro1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datac => \breg|ro1\(7),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X51_Y36_N30
\ula|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~37_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~30_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~30_combout\,
	datad => \ula|ShiftLeft0~36_combout\,
	combout => \ula|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X51_Y35_N4
\ula|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~5_combout\ = (\ula|Selector14~4_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~24_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~24_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~37_combout\,
	datad => \ula|Selector14~4_combout\,
	combout => \ula|Selector14~5_combout\);

-- Location: LCCOMB_X52_Y35_N30
\ula|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~2_combout\ = (\ula|Selector16~6_combout\ & ((\ula|ShiftRight1~16_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight1~31_combout\,
	datac => \ula|ShiftRight1~16_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector14~2_combout\);

-- Location: LCCOMB_X51_Y35_N14
\ula|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~3_combout\ = (\ula|Selector14~2_combout\) # ((\ula|ShiftLeft0~12_combout\ & (\ula|Selector3~4_combout\ & !\ula|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~12_combout\,
	datab => \ula|Selector3~4_combout\,
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|Selector14~2_combout\,
	combout => \ula|Selector14~3_combout\);

-- Location: LCCOMB_X51_Y38_N10
\ula|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(17)) # ((\ulaB[17]~15_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(17) $ (\ulaB[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(17),
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ulaB[17]~15_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector14~7_combout\);

-- Location: LCCOMB_X50_Y35_N30
\ula|Selector14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~8_combout\ = (\breg|ro1\(17) & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[17]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(17),
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ulaB[17]~15_combout\,
	combout => \ula|Selector14~8_combout\);

-- Location: LCCOMB_X50_Y35_N12
\ula|Selector14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~9_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~34_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~34_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~34_combout\,
	datad => \ula|Add1~34_combout\,
	combout => \ula|Selector14~9_combout\);

-- Location: LCCOMB_X51_Y35_N28
\ula|Selector14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~10_combout\ = (\ula|Selector14~6_combout\) # ((\ula|Selector14~7_combout\) # ((\ula|Selector14~8_combout\) # (\ula|Selector14~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~6_combout\,
	datab => \ula|Selector14~7_combout\,
	datac => \ula|Selector14~8_combout\,
	datad => \ula|Selector14~9_combout\,
	combout => \ula|Selector14~10_combout\);

-- Location: LCCOMB_X51_Y35_N6
\ula|Selector14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~11_combout\ = (\ula|Selector14~1_combout\) # ((\ula|Selector14~5_combout\) # ((\ula|Selector14~3_combout\) # (\ula|Selector14~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~1_combout\,
	datab => \ula|Selector14~5_combout\,
	datac => \ula|Selector14~3_combout\,
	datad => \ula|Selector14~10_combout\,
	combout => \ula|Selector14~11_combout\);

-- Location: LCCOMB_X54_Y38_N0
\PC[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[17]~16_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[17]~32_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[17]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[17]~32_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[17]~32_combout\,
	combout => \PC[17]~16_combout\);

-- Location: LCFF_X54_Y38_N1
\PC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[17]~16_combout\,
	sdata => \PCmais4[17]~30_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(17));

-- Location: LCCOMB_X51_Y43_N18
\gerador_imm|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector13~3_combout\ = (\gerador_imm|Selector11~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \gerador_imm|Selector11~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector13~3_combout\);

-- Location: LCCOMB_X51_Y35_N0
\Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector13~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector14~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector13~3_combout\,
	datad => \ula|Selector14~11_combout\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X51_Y35_N26
\Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux14~0_combout\ & (\PCmais4[17]~30_combout\)) # (!\Mux14~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(17)))))) # (!\contr|Mux5~3_combout\ & (((\Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \PCmais4[17]~30_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(17),
	datad => \Mux14~0_combout\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X56_Y35_N12
\breg|XREGS[12][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[12][17]~feeder_combout\);

-- Location: LCFF_X56_Y35_N13
\breg|XREGS[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][17]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][17]~regout\);

-- Location: LCCOMB_X58_Y37_N2
\breg|ro2~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~443_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][17]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[12][17]~regout\,
	combout => \breg|ro2~443_combout\);

-- Location: LCFF_X51_Y35_N9
\breg|XREGS[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][17]~regout\);

-- Location: LCCOMB_X58_Y37_N8
\breg|ro2~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~444_combout\ = (\breg|ro2~443_combout\ & (((\breg|XREGS[15][17]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~443_combout\ & (\breg|XREGS[14][17]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][17]~regout\,
	datab => \breg|ro2~443_combout\,
	datac => \breg|XREGS[15][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~444_combout\);

-- Location: LCCOMB_X57_Y46_N0
\breg|XREGS[11][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[11][17]~feeder_combout\);

-- Location: LCFF_X57_Y46_N1
\breg|XREGS[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][17]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][17]~regout\);

-- Location: LCCOMB_X50_Y47_N18
\breg|XREGS[9][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[9][17]~feeder_combout\);

-- Location: LCFF_X50_Y47_N19
\breg|XREGS[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][17]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][17]~regout\);

-- Location: LCCOMB_X58_Y47_N8
\breg|ro2~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~427_combout\ = (\breg|ro2~426_combout\ & ((\breg|XREGS[11][17]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~426_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- \breg|XREGS[9][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~426_combout\,
	datab => \breg|XREGS[11][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[9][17]~regout\,
	combout => \breg|ro2~427_combout\);

-- Location: LCCOMB_X58_Y37_N22
\breg|ro2~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~445_combout\ = (\breg|ro2~442_combout\ & (((\breg|ro2~444_combout\)) # (!\breg|ro2[18]~2_combout\))) # (!\breg|ro2~442_combout\ & (\breg|ro2[18]~2_combout\ & ((\breg|ro2~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~442_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~444_combout\,
	datad => \breg|ro2~427_combout\,
	combout => \breg|ro2~445_combout\);

-- Location: LCCOMB_X48_Y37_N28
\breg|ro2~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~446_combout\ = (\contr|Mux10~1_combout\ & ((\Mux14~1_combout\) # ((\breg|ro2~445_combout\ & !\breg|ro2~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro2~445_combout\ & ((!\breg|ro2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~445_combout\,
	datac => \Mux14~1_combout\,
	datad => \breg|ro2~25_combout\,
	combout => \breg|ro2~446_combout\);

-- Location: LCFF_X48_Y37_N29
\breg|ro2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(17));

-- Location: LCCOMB_X57_Y38_N0
\Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(0))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector31~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(0),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector31~10_combout\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X57_Y38_N14
\Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\Mux31~0_combout\) # ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector30~1_combout\ & !\contr|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector30~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \Mux31~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X61_Y42_N30
\breg|ro1~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~530_combout\ = (\breg|ro1~529_combout\ & (((\contr|Mux10~1_combout\ & \Mux31~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~529_combout\ & (((\contr|Mux10~1_combout\ & \Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~529_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux31~1_combout\,
	combout => \breg|ro1~530_combout\);

-- Location: LCFF_X61_Y42_N31
\breg|ro1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(0));

-- Location: LCCOMB_X52_Y43_N6
\ula|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~21_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~16_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftLeft0~20_combout\,
	datad => \ula|ShiftLeft0~16_combout\,
	combout => \ula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X51_Y37_N12
\ula|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~22_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~99_combout\ & (\breg|ro1\(0)))) # (!\ulaB[2]~19_combout\ & (((\ula|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~99_combout\,
	datac => \breg|ro1\(0),
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X54_Y37_N0
\ula|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~1_combout\ = (\ula|ShiftRight1~72_combout\ & (\ula|ShiftRight1~58_combout\ & ((\ula|Selector16~6_combout\)))) # (!\ula|ShiftRight1~72_combout\ & (((\ula|Selector16~7_combout\) # (\ula|Selector16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~58_combout\,
	datab => \ula|ShiftRight1~72_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector11~1_combout\);

-- Location: LCCOMB_X50_Y38_N30
\ula|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~3_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector11~1_combout\) # ((\ula|ShiftLeft0~22_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~1_combout\,
	datab => \ula|ShiftLeft0~22_combout\,
	datac => \ula|Selector11~2_combout\,
	datad => \ula|Selector11~1_combout\,
	combout => \ula|Selector11~3_combout\);

-- Location: LCCOMB_X52_Y44_N4
\ula|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~58_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~51_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~51_combout\,
	datad => \ula|ShiftLeft0~57_combout\,
	combout => \ula|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X52_Y44_N0
\ula|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~70_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~63_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftLeft0~63_combout\,
	datad => \ula|ShiftLeft0~69_combout\,
	combout => \ula|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X52_Y44_N10
\ula|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~71_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~58_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftLeft0~58_combout\,
	datad => \ula|ShiftLeft0~70_combout\,
	combout => \ula|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X50_Y38_N26
\ula|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~5_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~40_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~40_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~40_combout\,
	datad => \ula|Add1~40_combout\,
	combout => \ula|Selector11~5_combout\);

-- Location: LCCOMB_X50_Y38_N28
\ula|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~6_combout\ = (\ula|Selector11~5_combout\) # ((\breg|ro1\(20) & (\ulaB[20]~31_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \ulaB[20]~31_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector11~5_combout\,
	combout => \ula|Selector11~6_combout\);

-- Location: LCCOMB_X50_Y38_N10
\ula|Selector11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~7_combout\ = (\ula|Selector11~4_combout\) # ((\ula|Selector11~6_combout\) # ((\ula|ShiftLeft0~71_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~4_combout\,
	datab => \ula|ShiftLeft0~71_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|Selector11~6_combout\,
	combout => \ula|Selector11~7_combout\);

-- Location: LCCOMB_X50_Y38_N24
\ula|Selector11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~8_combout\ = (\ula|Selector11~3_combout\) # ((\ula|Selector11~7_combout\) # ((\ula|Selector11~0_combout\ & \ula|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~0_combout\,
	datab => \ula|Selector14~4_combout\,
	datac => \ula|Selector11~3_combout\,
	datad => \ula|Selector11~7_combout\,
	combout => \ula|Selector11~8_combout\);

-- Location: LCCOMB_X50_Y38_N0
\Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(20))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector11~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(20),
	datab => \contr|Mux4~1_combout\,
	datac => \ula|Selector11~8_combout\,
	datad => \contr|Mux5~3_combout\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X50_Y38_N6
\Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux11~0_combout\ & (\PCmais4[20]~36_combout\)) # (!\Mux11~0_combout\ & ((\gerador_imm|Selector10~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[20]~36_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector10~2_combout\,
	datad => \Mux11~0_combout\,
	combout => \Mux11~1_combout\);

-- Location: LCCOMB_X52_Y45_N2
\breg|ro1~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~131_combout\ = (\breg|ro1~130_combout\ & (((\Mux11~1_combout\ & \contr|Mux10~1_combout\)) # (!\breg|ro1~25_combout\))) # (!\breg|ro1~130_combout\ & (((\Mux11~1_combout\ & \contr|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~130_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \Mux11~1_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro1~131_combout\);

-- Location: LCFF_X52_Y45_N3
\breg|ro1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(20));

-- Location: LCCOMB_X57_Y37_N14
\ula|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~32_combout\ = (\breg|ro2\(0) & (\breg|ro1\(21))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(21))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(21),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(20),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X57_Y37_N16
\ula|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~33_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~32_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(20))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(20),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight0~32_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X57_Y37_N22
\ula|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~38_combout\ = (\breg|ro2\(0) & (\breg|ro1\(19))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(19))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(19),
	datab => \breg|ro2\(0),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(18),
	combout => \ula|ShiftRight1~38_combout\);

-- Location: LCCOMB_X57_Y37_N28
\ula|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~39_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~38_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(18))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(18),
	datab => \ula|ShiftRight1~38_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight1~39_combout\);

-- Location: LCCOMB_X57_Y37_N30
\ula|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~48_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~33_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~33_combout\,
	datad => \ula|ShiftRight1~39_combout\,
	combout => \ula|ShiftRight0~48_combout\);

-- Location: LCCOMB_X50_Y42_N8
\ula|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~35_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(23))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(23)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(22),
	datac => \breg|ro1\(23),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~35_combout\);

-- Location: LCCOMB_X50_Y42_N2
\ula|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~36_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~35_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(22))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(22),
	datac => \ula|ShiftRight1~35_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight1~36_combout\);

-- Location: LCCOMB_X50_Y42_N24
\ula|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~47_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~31_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~36_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~31_combout\,
	combout => \ula|ShiftRight0~47_combout\);

-- Location: LCCOMB_X53_Y41_N0
\ula|Selector21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~3_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~47_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~48_combout\,
	datad => \ula|ShiftRight0~47_combout\,
	combout => \ula|Selector21~3_combout\);

-- Location: LCCOMB_X49_Y37_N14
\ula|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~36_combout\ = (\breg|ro2\(0) & (\breg|ro1\(13))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(13))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(13),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(12),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X49_Y37_N20
\ula|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~37_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~36_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(12))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(12),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~36_combout\,
	combout => \ula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X49_Y37_N12
\ula|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~46_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~37_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~37_combout\,
	datad => \ula|ShiftRight1~46_combout\,
	combout => \ula|ShiftRight0~46_combout\);

-- Location: LCCOMB_X57_Y37_N10
\ula|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~45_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~35_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~35_combout\,
	datab => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~43_combout\,
	combout => \ula|ShiftRight0~45_combout\);

-- Location: LCCOMB_X57_Y37_N8
\ula|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~53_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~45_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ula|ShiftRight0~46_combout\,
	datad => \ula|ShiftRight0~45_combout\,
	combout => \ula|ShiftRight1~53_combout\);

-- Location: LCCOMB_X53_Y41_N14
\ula|Selector21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~4_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector21~3_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight1~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector21~3_combout\,
	datac => \ula|Selector21~1_combout\,
	datad => \ula|ShiftRight1~53_combout\,
	combout => \ula|Selector21~4_combout\);

-- Location: LCCOMB_X56_Y41_N12
\ula|Selector21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(10)) # ((\ulaB[10]~14_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(10) $ (\ulaB[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \breg|ro1\(10),
	datac => \ulaB[10]~14_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector21~6_combout\);

-- Location: LCCOMB_X53_Y41_N22
\ula|Selector21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~8_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~20_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~20_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~20_combout\,
	datad => \ula|Add1~20_combout\,
	combout => \ula|Selector21~8_combout\);

-- Location: LCCOMB_X53_Y41_N4
\ula|Selector21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~9_combout\ = (\ula|Selector21~7_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector21~6_combout\) # (\ula|Selector21~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~7_combout\,
	datab => \ula|Selector17~0_combout\,
	datac => \ula|Selector21~6_combout\,
	datad => \ula|Selector21~8_combout\,
	combout => \ula|Selector21~9_combout\);

-- Location: LCCOMB_X53_Y41_N10
\ula|Selector21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~10_combout\ = (\ula|Selector5~12_combout\ & ((\ula|Selector21~2_combout\) # ((\ula|ShiftLeft0~103_combout\ & \ula|Selector16~0_combout\)))) # (!\ula|Selector5~12_combout\ & (\ula|ShiftLeft0~103_combout\ & ((\ula|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector5~12_combout\,
	datab => \ula|ShiftLeft0~103_combout\,
	datac => \ula|Selector21~2_combout\,
	datad => \ula|Selector16~0_combout\,
	combout => \ula|Selector21~10_combout\);

-- Location: LCCOMB_X53_Y41_N8
\ula|Selector21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~11_combout\ = (\ula|Selector21~5_combout\) # ((\ula|Selector21~4_combout\) # ((\ula|Selector21~9_combout\) # (\ula|Selector21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~5_combout\,
	datab => \ula|Selector21~4_combout\,
	datac => \ula|Selector21~9_combout\,
	datad => \ula|Selector21~10_combout\,
	combout => \ula|Selector21~11_combout\);

-- Location: LCCOMB_X53_Y41_N24
\Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(10)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((\ula|Selector21~11_combout\ & !\contr|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(10),
	datab => \contr|Mux5~3_combout\,
	datac => \ula|Selector21~11_combout\,
	datad => \contr|Mux4~1_combout\,
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X47_Y37_N18
\gerador_imm|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector20~2_combout\ = (\gerador_imm|Selector20~1_combout\) # (\gerador_imm|Selector20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector20~1_combout\,
	datad => \gerador_imm|Selector20~0_combout\,
	combout => \gerador_imm|Selector20~2_combout\);

-- Location: LCCOMB_X53_Y41_N30
\Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux21~0_combout\ & (\PCmais4[10]~16_combout\)) # (!\Mux21~0_combout\ & ((\gerador_imm|Selector20~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[10]~16_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \Mux21~0_combout\,
	datad => \gerador_imm|Selector20~2_combout\,
	combout => \Mux21~1_combout\);

-- Location: LCCOMB_X56_Y35_N14
\breg|XREGS[12][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[12][10]~feeder_combout\);

-- Location: LCFF_X56_Y35_N15
\breg|XREGS[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][10]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][10]~regout\);

-- Location: LCCOMB_X56_Y35_N16
\breg|ro2~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~422_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[14][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][10]~regout\,
	datab => \breg|XREGS[12][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~422_combout\);

-- Location: LCCOMB_X61_Y37_N26
\breg|XREGS[15][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[15][10]~feeder_combout\);

-- Location: LCFF_X61_Y37_N27
\breg|XREGS[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][10]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][10]~regout\);

-- Location: LCCOMB_X56_Y35_N30
\breg|ro2~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~423_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~422_combout\ & ((\breg|XREGS[15][10]~regout\))) # (!\breg|ro2~422_combout\ & (\breg|XREGS[13][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|ro2~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~422_combout\,
	datad => \breg|XREGS[15][10]~regout\,
	combout => \breg|ro2~423_combout\);

-- Location: LCFF_X53_Y43_N19
\breg|XREGS[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][10]~regout\);

-- Location: LCFF_X53_Y43_N25
\breg|XREGS[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][10]~regout\);

-- Location: LCFF_X53_Y47_N1
\breg|XREGS[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][10]~regout\);

-- Location: LCCOMB_X53_Y47_N0
\breg|ro2~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~412_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~412_combout\);

-- Location: LCCOMB_X53_Y43_N24
\breg|ro2~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~413_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~412_combout\ & (\breg|XREGS[31][10]~regout\)) # (!\breg|ro2~412_combout\ & ((\breg|XREGS[27][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][10]~regout\,
	datac => \breg|XREGS[27][10]~regout\,
	datad => \breg|ro2~412_combout\,
	combout => \breg|ro2~413_combout\);

-- Location: LCFF_X60_Y41_N21
\breg|XREGS[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][10]~regout\);

-- Location: LCFF_X60_Y41_N11
\breg|XREGS[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][10]~regout\);

-- Location: LCFF_X56_Y36_N5
\breg|XREGS[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][10]~regout\);

-- Location: LCFF_X56_Y36_N3
\breg|XREGS[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][10]~regout\);

-- Location: LCCOMB_X56_Y36_N2
\breg|ro2~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~407_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][10]~regout\,
	datac => \breg|XREGS[18][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~407_combout\);

-- Location: LCCOMB_X60_Y41_N10
\breg|ro2~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~408_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~407_combout\ & (\breg|XREGS[30][10]~regout\)) # (!\breg|ro2~407_combout\ & ((\breg|XREGS[26][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|ro2~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][10]~regout\,
	datac => \breg|XREGS[26][10]~regout\,
	datad => \breg|ro2~407_combout\,
	combout => \breg|ro2~408_combout\);

-- Location: LCCOMB_X57_Y47_N22
\breg|XREGS[28][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[28][10]~feeder_combout\);

-- Location: LCFF_X57_Y47_N23
\breg|XREGS[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][10]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][10]~regout\);

-- Location: LCFF_X60_Y43_N21
\breg|XREGS[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][10]~regout\);

-- Location: LCFF_X53_Y41_N31
\breg|XREGS[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Mux21~1_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][10]~regout\);

-- Location: LCFF_X60_Y43_N23
\breg|XREGS[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][10]~regout\);

-- Location: LCCOMB_X61_Y45_N20
\breg|ro2~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~409_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][10]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][10]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[16][10]~regout\,
	datac => \breg|XREGS[24][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~409_combout\);

-- Location: LCCOMB_X60_Y45_N18
\breg|ro2~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~410_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~409_combout\ & (\breg|XREGS[28][10]~regout\)) # (!\breg|ro2~409_combout\ & ((\breg|XREGS[20][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|ro2~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][10]~regout\,
	datac => \breg|XREGS[20][10]~regout\,
	datad => \breg|ro2~409_combout\,
	combout => \breg|ro2~410_combout\);

-- Location: LCCOMB_X60_Y45_N24
\breg|ro2~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~411_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~408_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|ro2~408_combout\,
	datad => \breg|ro2~410_combout\,
	combout => \breg|ro2~411_combout\);

-- Location: LCCOMB_X56_Y45_N20
\breg|ro2~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~414_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~411_combout\ & ((\breg|ro2~413_combout\))) # (!\breg|ro2~411_combout\ & (\breg|ro2~406_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~406_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~413_combout\,
	datad => \breg|ro2~411_combout\,
	combout => \breg|ro2~414_combout\);

-- Location: LCFF_X51_Y34_N11
\breg|XREGS[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][10]~regout\);

-- Location: LCFF_X57_Y45_N23
\breg|XREGS[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][10]~regout\);

-- Location: LCCOMB_X57_Y45_N4
\breg|ro2~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~416_combout\ = (\breg|ro2~415_combout\ & ((\breg|XREGS[11][10]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~415_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- \breg|XREGS[10][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~415_combout\,
	datab => \breg|XREGS[11][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[10][10]~regout\,
	combout => \breg|ro2~416_combout\);

-- Location: LCCOMB_X60_Y39_N24
\breg|XREGS[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[3][10]~feeder_combout\);

-- Location: LCFF_X60_Y39_N25
\breg|XREGS[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][10]~feeder_combout\,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][10]~regout\);

-- Location: LCFF_X58_Y43_N1
\breg|XREGS[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][10]~regout\);

-- Location: LCFF_X58_Y43_N23
\breg|XREGS[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][10]~regout\);

-- Location: LCCOMB_X58_Y43_N22
\breg|ro2~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~419_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][10]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][10]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~14_combout\,
	datab => \breg|XREGS[2][10]~regout\,
	datac => \breg|XREGS[1][10]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~419_combout\);

-- Location: LCCOMB_X60_Y43_N4
\breg|ro2~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~420_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~419_combout\ & ((\breg|XREGS[3][10]~regout\))) # (!\breg|ro2~419_combout\ & (\breg|ro2~418_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~418_combout\,
	datab => \breg|XREGS[3][10]~regout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~419_combout\,
	combout => \breg|ro2~420_combout\);

-- Location: LCCOMB_X57_Y45_N26
\breg|ro2~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~421_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & (\breg|ro2~416_combout\)) # (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~420_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~416_combout\,
	datac => \breg|ro2~420_combout\,
	datad => \breg|ro2[18]~2_combout\,
	combout => \breg|ro2~421_combout\);

-- Location: LCCOMB_X57_Y45_N28
\breg|ro2~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~424_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~421_combout\ & (\breg|ro2~423_combout\)) # (!\breg|ro2~421_combout\ & ((\breg|ro2~414_combout\))))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~423_combout\,
	datac => \breg|ro2~414_combout\,
	datad => \breg|ro2~421_combout\,
	combout => \breg|ro2~424_combout\);

-- Location: LCCOMB_X54_Y40_N24
\breg|ro2~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~425_combout\ = (\breg|ro2~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux21~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~424_combout\) # ((\contr|Mux10~1_combout\ & \Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~424_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux21~1_combout\,
	combout => \breg|ro2~425_combout\);

-- Location: LCFF_X54_Y40_N25
\breg|ro2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(10));

-- Location: LCCOMB_X57_Y39_N12
\Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector27~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector28~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \gerador_imm|Selector27~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector28~11_combout\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X57_Y39_N10
\Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux28~0_combout\ & (\PCmais4[3]~2_combout\)) # (!\Mux28~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(3)))))) # (!\contr|Mux5~3_combout\ & (((\Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[3]~2_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(3),
	datad => \Mux28~0_combout\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X57_Y36_N16
\breg|XREGS[9][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[9][3]~feeder_combout\);

-- Location: LCFF_X57_Y36_N17
\breg|XREGS[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][3]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][3]~regout\);

-- Location: LCCOMB_X62_Y35_N18
\breg|ro2~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~615_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[8][3]~regout\,
	combout => \breg|ro2~615_combout\);

-- Location: LCCOMB_X62_Y35_N12
\breg|ro2~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~616_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~615_combout\ & (\breg|XREGS[11][3]~regout\)) # (!\breg|ro2~615_combout\ & ((\breg|XREGS[9][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[9][3]~regout\,
	datad => \breg|ro2~615_combout\,
	combout => \breg|ro2~616_combout\);

-- Location: LCCOMB_X61_Y35_N0
\breg|XREGS[4][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[4][3]~feeder_combout\);

-- Location: LCFF_X61_Y35_N1
\breg|XREGS[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][3]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][3]~regout\);

-- Location: LCCOMB_X61_Y35_N26
\breg|ro2~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~627_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[4][3]~regout\,
	combout => \breg|ro2~627_combout\);

-- Location: LCCOMB_X61_Y35_N4
\breg|XREGS[7][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[7][3]~feeder_combout\);

-- Location: LCFF_X61_Y35_N5
\breg|XREGS[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][3]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][3]~regout\);

-- Location: LCCOMB_X57_Y34_N26
\breg|XREGS[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[6][3]~feeder_combout\);

-- Location: LCFF_X57_Y34_N27
\breg|XREGS[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][3]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][3]~regout\);

-- Location: LCCOMB_X61_Y35_N10
\breg|ro2~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~628_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~627_combout\ & (\breg|XREGS[7][3]~regout\)) # (!\breg|ro2~627_combout\ & ((\breg|XREGS[6][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~627_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|ro2~627_combout\,
	datac => \breg|XREGS[7][3]~regout\,
	datad => \breg|XREGS[6][3]~regout\,
	combout => \breg|ro2~628_combout\);

-- Location: LCCOMB_X61_Y34_N10
\breg|ro2~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~629_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & ((\breg|ro2~628_combout\))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][3]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|ro2[18]~17_combout\,
	datad => \breg|ro2~628_combout\,
	combout => \breg|ro2~629_combout\);

-- Location: LCCOMB_X61_Y34_N24
\breg|ro2~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~630_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~629_combout\ & (\breg|XREGS[3][3]~regout\)) # (!\breg|ro2~629_combout\ & ((\breg|XREGS[2][3]~regout\))))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][3]~regout\,
	datab => \breg|XREGS[2][3]~regout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2~629_combout\,
	combout => \breg|ro2~630_combout\);

-- Location: LCFF_X53_Y46_N25
\breg|XREGS[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][3]~regout\);

-- Location: LCCOMB_X53_Y46_N22
\breg|ro2~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~619_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~619_combout\);

-- Location: LCCOMB_X53_Y46_N24
\breg|ro2~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~620_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~619_combout\ & (\breg|XREGS[29][3]~regout\)) # (!\breg|ro2~619_combout\ & ((\breg|XREGS[21][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][3]~regout\,
	datac => \breg|XREGS[21][3]~regout\,
	datad => \breg|ro2~619_combout\,
	combout => \breg|ro2~620_combout\);

-- Location: LCFF_X60_Y43_N31
\breg|XREGS[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][3]~regout\);

-- Location: LCCOMB_X61_Y43_N2
\breg|XREGS[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[16][3]~feeder_combout\);

-- Location: LCFF_X61_Y43_N3
\breg|XREGS[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][3]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][3]~regout\);

-- Location: LCFF_X60_Y43_N29
\breg|XREGS[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][3]~regout\);

-- Location: LCCOMB_X61_Y43_N28
\breg|ro2~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~621_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[16][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[24][3]~regout\,
	combout => \breg|ro2~621_combout\);

-- Location: LCCOMB_X60_Y43_N30
\breg|ro2~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~622_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~621_combout\ & (\breg|XREGS[28][3]~regout\)) # (!\breg|ro2~621_combout\ & ((\breg|XREGS[20][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][3]~regout\,
	datad => \breg|ro2~621_combout\,
	combout => \breg|ro2~622_combout\);

-- Location: LCCOMB_X59_Y46_N12
\breg|ro2~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~623_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|ro2~620_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~620_combout\,
	datad => \breg|ro2~622_combout\,
	combout => \breg|ro2~623_combout\);

-- Location: LCFF_X60_Y37_N21
\breg|XREGS[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][3]~regout\);

-- Location: LCCOMB_X60_Y37_N20
\breg|ro2~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~617_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~617_combout\);

-- Location: LCFF_X62_Y39_N13
\breg|XREGS[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][3]~regout\);

-- Location: LCCOMB_X62_Y39_N10
\breg|ro2~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~618_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|ro2~617_combout\ & ((\breg|XREGS[30][3]~regout\))) # (!\breg|ro2~617_combout\ & (\breg|XREGS[26][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|ro2~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[26][3]~regout\,
	datac => \breg|ro2~617_combout\,
	datad => \breg|XREGS[30][3]~regout\,
	combout => \breg|ro2~618_combout\);

-- Location: LCCOMB_X61_Y43_N0
\breg|ro2~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~626_combout\ = (\breg|ro2~623_combout\ & ((\breg|ro2~625_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~623_combout\ & (((\breg|ro2~618_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~625_combout\,
	datab => \breg|ro2~623_combout\,
	datac => \breg|ro2~618_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~626_combout\);

-- Location: LCCOMB_X61_Y43_N18
\breg|ro2~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~631_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\) # ((\breg|ro2~626_combout\)))) # (!\breg|ro2[18]~13_combout\ & (!\breg|ro2[18]~2_combout\ & (\breg|ro2~630_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~630_combout\,
	datad => \breg|ro2~626_combout\,
	combout => \breg|ro2~631_combout\);

-- Location: LCCOMB_X61_Y41_N18
\breg|ro2~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~634_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~631_combout\ & (\breg|ro2~633_combout\)) # (!\breg|ro2~631_combout\ & ((\breg|ro2~616_combout\))))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~633_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~616_combout\,
	datad => \breg|ro2~631_combout\,
	combout => \breg|ro2~634_combout\);

-- Location: LCCOMB_X61_Y41_N12
\breg|ro2~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~635_combout\ = (\contr|Mux10~1_combout\ & ((\Mux28~1_combout\) # ((\breg|ro2~634_combout\ & !\breg|ro2~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro2~634_combout\ & (!\breg|ro2~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~634_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux28~1_combout\,
	combout => \breg|ro2~635_combout\);

-- Location: LCFF_X61_Y41_N13
\breg|ro2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(3));

-- Location: LCCOMB_X53_Y35_N26
\ula|Selector3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~14_combout\ = (\ula|Selector3~4_combout\ & ((\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~22_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~0_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector3~4_combout\,
	datad => \ula|ShiftLeft0~22_combout\,
	combout => \ula|Selector3~14_combout\);

-- Location: LCCOMB_X53_Y35_N30
\ula|Selector20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~9_combout\ = (\breg|ro1\(31) & ((\ulaB[3]~20_combout\) # (\ulaB[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \ulaB[3]~20_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|Selector20~9_combout\);

-- Location: LCCOMB_X53_Y35_N24
\ula|Selector3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~7_combout\ = (\ula|Selector3~6_combout\) # ((\ula|Selector16~6_combout\ & ((\ula|Selector20~9_combout\) # (\ula|Selector3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~6_combout\,
	datab => \ula|Selector20~9_combout\,
	datac => \ula|Selector16~6_combout\,
	datad => \ula|Selector3~3_combout\,
	combout => \ula|Selector3~7_combout\);

-- Location: LCCOMB_X52_Y38_N20
\ula|Selector3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~9_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~56_combout\,
	combout => \ula|Selector3~9_combout\);

-- Location: LCCOMB_X53_Y35_N0
\ula|Selector3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~10_combout\ = (\ula|Selector3~8_combout\) # ((\ula|Selector2~1_combout\) # ((\ula|Selector3~7_combout\) # (\ula|Selector3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~8_combout\,
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector3~7_combout\,
	datad => \ula|Selector3~9_combout\,
	combout => \ula|Selector3~10_combout\);

-- Location: LCCOMB_X53_Y35_N12
\ula|Selector3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~13_combout\ = (\ula|Selector3~14_combout\) # ((\ula|Selector3~10_combout\) # ((\ula|Selector3~12_combout\ & \ula|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~12_combout\,
	datab => \ula|Selector3~14_combout\,
	datac => \ula|Selector16~0_combout\,
	datad => \ula|Selector3~10_combout\,
	combout => \ula|Selector3~13_combout\);

-- Location: LCCOMB_X53_Y35_N22
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector2~2_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector2~2_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector3~13_combout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X53_Y35_N8
\Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux3~0_combout\ & (\PCmais4[28]~52_combout\)) # (!\Mux3~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(28)))))) # (!\contr|Mux5~3_combout\ & (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[28]~52_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(28),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: LCFF_X53_Y34_N7
\breg|XREGS[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][28]~regout\);

-- Location: LCCOMB_X58_Y35_N22
\breg|XREGS[5][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[5][28]~feeder_combout\);

-- Location: LCFF_X58_Y35_N23
\breg|XREGS[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][28]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][28]~regout\);

-- Location: LCCOMB_X58_Y35_N16
\breg|XREGS[6][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[6][28]~feeder_combout\);

-- Location: LCFF_X58_Y35_N17
\breg|XREGS[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][28]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][28]~regout\);

-- Location: LCCOMB_X61_Y35_N6
\breg|XREGS[4][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[4][28]~feeder_combout\);

-- Location: LCFF_X61_Y35_N7
\breg|XREGS[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][28]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][28]~regout\);

-- Location: LCCOMB_X58_Y35_N20
\breg|ro1~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~627_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[6][28]~regout\,
	datad => \breg|XREGS[4][28]~regout\,
	combout => \breg|ro1~627_combout\);

-- Location: LCCOMB_X61_Y35_N8
\breg|XREGS[7][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[7][28]~feeder_combout\);

-- Location: LCFF_X61_Y35_N9
\breg|XREGS[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][28]~feeder_combout\,
	ena => \breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][28]~regout\);

-- Location: LCCOMB_X58_Y35_N30
\breg|ro1~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~628_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~627_combout\ & ((\breg|XREGS[7][28]~regout\))) # (!\breg|ro1~627_combout\ & (\breg|XREGS[5][28]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|ro1~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][28]~regout\,
	datac => \breg|ro1~627_combout\,
	datad => \breg|XREGS[7][28]~regout\,
	combout => \breg|ro1~628_combout\);

-- Location: LCCOMB_X53_Y34_N10
\breg|ro1~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~629_combout\ = (\breg|ro1[29]~16_combout\ & (((\breg|ro1[29]~17_combout\) # (\breg|ro1~628_combout\)))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][28]~regout\ & (!\breg|ro1[29]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][28]~regout\,
	datab => \breg|ro1[29]~16_combout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1~628_combout\,
	combout => \breg|ro1~629_combout\);

-- Location: LCCOMB_X53_Y34_N6
\breg|ro1~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~630_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~629_combout\ & (\breg|XREGS[3][28]~regout\)) # (!\breg|ro1~629_combout\ & ((\breg|XREGS[2][28]~regout\))))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][28]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[2][28]~regout\,
	datad => \breg|ro1~629_combout\,
	combout => \breg|ro1~630_combout\);

-- Location: LCFF_X56_Y42_N9
\breg|XREGS[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][28]~regout\);

-- Location: LCFF_X56_Y42_N7
\breg|XREGS[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][28]~regout\);

-- Location: LCCOMB_X56_Y42_N6
\breg|ro1~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~621_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][28]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][28]~regout\,
	datac => \breg|XREGS[16][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~621_combout\);

-- Location: LCCOMB_X60_Y46_N2
\breg|XREGS[28][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[28][28]~feeder_combout\);

-- Location: LCFF_X60_Y46_N3
\breg|XREGS[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][28]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][28]~regout\);

-- Location: LCCOMB_X60_Y46_N14
\breg|ro1~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~622_combout\ = (\breg|ro1~621_combout\ & (((\breg|XREGS[28][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~621_combout\ & (\breg|XREGS[20][28]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][28]~regout\,
	datab => \breg|ro1~621_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[28][28]~regout\,
	combout => \breg|ro1~622_combout\);

-- Location: LCFF_X56_Y34_N27
\breg|XREGS[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][28]~regout\);

-- Location: LCFF_X56_Y34_N29
\breg|XREGS[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][28]~regout\);

-- Location: LCFF_X60_Y37_N27
\breg|XREGS[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][28]~regout\);

-- Location: LCFF_X60_Y37_N17
\breg|XREGS[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][28]~regout\);

-- Location: LCCOMB_X60_Y37_N16
\breg|ro1~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~619_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[22][28]~regout\,
	datac => \breg|XREGS[18][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~619_combout\);

-- Location: LCCOMB_X56_Y34_N28
\breg|ro1~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~620_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~619_combout\ & ((\breg|XREGS[30][28]~regout\))) # (!\breg|ro1~619_combout\ & (\breg|XREGS[26][28]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|ro1~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[26][28]~regout\,
	datac => \breg|XREGS[30][28]~regout\,
	datad => \breg|ro1~619_combout\,
	combout => \breg|ro1~620_combout\);

-- Location: LCCOMB_X60_Y35_N28
\breg|ro1~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~623_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|ro1~620_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|ro1~622_combout\,
	datad => \breg|ro1~620_combout\,
	combout => \breg|ro1~623_combout\);

-- Location: LCFF_X52_Y46_N1
\breg|XREGS[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][28]~regout\);

-- Location: LCCOMB_X52_Y46_N0
\breg|ro1~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~617_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][28]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~617_combout\);

-- Location: LCFF_X52_Y46_N3
\breg|XREGS[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][28]~regout\);

-- Location: LCCOMB_X52_Y46_N2
\breg|ro1~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~618_combout\ = (\breg|ro1~617_combout\ & (((\breg|XREGS[29][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|ro1~617_combout\ & (\breg|XREGS[21][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][28]~regout\,
	datab => \breg|ro1~617_combout\,
	datac => \breg|XREGS[29][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~618_combout\);

-- Location: LCCOMB_X60_Y35_N26
\breg|ro1~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~626_combout\ = (\breg|ro1~623_combout\ & ((\breg|ro1~625_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~623_combout\ & (((\breg|ro1~618_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~625_combout\,
	datab => \breg|ro1~623_combout\,
	datac => \breg|ro1~618_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~626_combout\);

-- Location: LCCOMB_X60_Y35_N16
\breg|ro1~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~631_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\) # ((\breg|ro1~626_combout\)))) # (!\breg|ro1[29]~10_combout\ & (!\breg|ro1[29]~13_combout\ & (\breg|ro1~630_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~630_combout\,
	datad => \breg|ro1~626_combout\,
	combout => \breg|ro1~631_combout\);

-- Location: LCFF_X57_Y35_N23
\breg|XREGS[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][28]~regout\);

-- Location: LCCOMB_X57_Y35_N22
\breg|ro1~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~632_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][28]~regout\,
	datad => \breg|XREGS[12][28]~regout\,
	combout => \breg|ro1~632_combout\);

-- Location: LCCOMB_X57_Y35_N24
\breg|XREGS[13][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[13][28]~feeder_combout\);

-- Location: LCFF_X57_Y35_N25
\breg|XREGS[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][28]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][28]~regout\);

-- Location: LCCOMB_X60_Y35_N18
\breg|ro1~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~633_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~632_combout\ & (\breg|XREGS[15][28]~regout\)) # (!\breg|ro1~632_combout\ & ((\breg|XREGS[13][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~632_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~632_combout\,
	datac => \breg|XREGS[15][28]~regout\,
	datad => \breg|XREGS[13][28]~regout\,
	combout => \breg|ro1~633_combout\);

-- Location: LCCOMB_X60_Y35_N4
\breg|ro1~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~634_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~631_combout\ & ((\breg|ro1~633_combout\))) # (!\breg|ro1~631_combout\ & (\breg|ro1~616_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~616_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~631_combout\,
	datad => \breg|ro1~633_combout\,
	combout => \breg|ro1~634_combout\);

-- Location: LCCOMB_X60_Y35_N6
\breg|ro1~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~635_combout\ = (\breg|ro1~25_combout\ & (\contr|Mux10~1_combout\ & ((\Mux3~1_combout\)))) # (!\breg|ro1~25_combout\ & ((\breg|ro1~634_combout\) # ((\contr|Mux10~1_combout\ & \Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~25_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro1~634_combout\,
	datad => \Mux3~1_combout\,
	combout => \breg|ro1~635_combout\);

-- Location: LCFF_X60_Y35_N7
\breg|ro1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(28));

-- Location: LCCOMB_X50_Y35_N4
\ula|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~19_combout\ = (\breg|ro2\(0) & (\breg|ro1\(28))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(28))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(28),
	datac => \contr|Mux7~1_combout\,
	datad => \breg|ro1\(27),
	combout => \ula|ShiftRight0~19_combout\);

-- Location: LCCOMB_X50_Y35_N22
\ula|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~20_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~19_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(27))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(27),
	datab => \contr|Mux7~1_combout\,
	datac => \ula|ShiftRight0~19_combout\,
	datad => \gerador_imm|Selector30~1_combout\,
	combout => \ula|ShiftRight0~20_combout\);

-- Location: LCCOMB_X50_Y35_N28
\ula|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~29_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~20_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~20_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~22_combout\,
	combout => \ula|ShiftRight1~29_combout\);

-- Location: LCCOMB_X50_Y35_N10
\ula|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~30_combout\ = (\ulaB[2]~19_combout\ & ((\ulaB[1]~18_combout\ & (\breg|ro1\(31))) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \breg|ro1\(31),
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftRight1~30_combout\);

-- Location: LCCOMB_X51_Y35_N22
\ula|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~31_combout\ = (\ula|ShiftRight1~30_combout\) # ((!\ulaB[2]~19_combout\ & \ula|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~29_combout\,
	datad => \ula|ShiftRight1~30_combout\,
	combout => \ula|ShiftRight1~31_combout\);

-- Location: LCCOMB_X51_Y35_N24
\ula|Selector6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~10_combout\ = (\ulaB[3]~20_combout\ & (\breg|ro1\(31))) # (!\ulaB[3]~20_combout\ & ((\ula|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(31),
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight1~31_combout\,
	combout => \ula|Selector6~10_combout\);

-- Location: LCCOMB_X51_Y35_N12
\ula|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~2_combout\ = (\ula|Selector2~1_combout\) # ((\ula|ShiftRight0~23_combout\ & (!\ulaB[3]~20_combout\ & \ula|Selector16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~23_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|Selector16~7_combout\,
	combout => \ula|Selector6~2_combout\);

-- Location: LCCOMB_X50_Y41_N22
\ula|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|ro1\(25)) # (\ulaB[25]~41_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(25) $ (\ulaB[25]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|ro1\(25),
	datac => \ulaB[25]~41_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector6~3_combout\);

-- Location: LCCOMB_X50_Y36_N18
\ula|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~62_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~49_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~49_combout\,
	datad => \ula|ShiftLeft0~61_combout\,
	combout => \ula|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X49_Y37_N22
\ula|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~6_combout\ = (\ula|Selector4~3_combout\ & ((\ula|ShiftLeft0~62_combout\) # ((\ula|Selector4~4_combout\)))) # (!\ula|Selector4~3_combout\ & (((\ula|ShiftLeft0~82_combout\ & !\ula|Selector4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~3_combout\,
	datab => \ula|ShiftLeft0~62_combout\,
	datac => \ula|ShiftLeft0~82_combout\,
	datad => \ula|Selector4~4_combout\,
	combout => \ula|Selector6~6_combout\);

-- Location: LCCOMB_X50_Y41_N4
\ula|Selector6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~7_combout\ = (\ula|Selector4~4_combout\ & ((\ula|Selector6~6_combout\ & (\ula|ShiftLeft0~102_combout\)) # (!\ula|Selector6~6_combout\ & ((\ula|ShiftLeft0~73_combout\))))) # (!\ula|Selector4~4_combout\ & (((\ula|Selector6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~102_combout\,
	datab => \ula|Selector4~4_combout\,
	datac => \ula|ShiftLeft0~73_combout\,
	datad => \ula|Selector6~6_combout\,
	combout => \ula|Selector6~7_combout\);

-- Location: LCCOMB_X50_Y41_N0
\ula|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~50_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~50_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~50_combout\,
	datad => \ula|Add1~50_combout\,
	combout => \ula|Selector6~4_combout\);

-- Location: LCCOMB_X50_Y41_N10
\ula|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~5_combout\ = (\ula|Selector6~4_combout\) # ((\ulaB[25]~41_combout\ & (\breg|ro1\(25) & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~41_combout\,
	datab => \breg|ro1\(25),
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector6~4_combout\,
	combout => \ula|Selector6~5_combout\);

-- Location: LCCOMB_X50_Y41_N6
\ula|Selector6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~8_combout\ = (\ula|Selector6~3_combout\) # ((\ula|Selector6~5_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector6~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|Selector6~3_combout\,
	datac => \ula|Selector6~7_combout\,
	datad => \ula|Selector6~5_combout\,
	combout => \ula|Selector6~8_combout\);

-- Location: LCCOMB_X50_Y41_N28
\ula|Selector6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~9_combout\ = (\ula|Selector6~2_combout\) # ((\ula|Selector6~8_combout\) # ((\ula|Selector16~6_combout\ & \ula|Selector6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~6_combout\,
	datab => \ula|Selector6~10_combout\,
	datac => \ula|Selector6~2_combout\,
	datad => \ula|Selector6~8_combout\,
	combout => \ula|Selector6~9_combout\);

-- Location: LCCOMB_X50_Y41_N26
\Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(25)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(25),
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector6~9_combout\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X50_Y41_N16
\Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux6~0_combout\ & (\PCmais4[25]~46_combout\)) # (!\Mux6~0_combout\ & ((\gerador_imm|Selector5~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCmais4[25]~46_combout\,
	datab => \gerador_imm|Selector5~2_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~1_combout\);

-- Location: LCFF_X49_Y42_N11
\breg|XREGS[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][25]~regout\);

-- Location: LCCOMB_X50_Y44_N10
\breg|XREGS[13][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[13][25]~feeder_combout\);

-- Location: LCFF_X50_Y44_N11
\breg|XREGS[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][25]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][25]~regout\);

-- Location: LCCOMB_X47_Y44_N24
\breg|XREGS[12][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[12][25]~feeder_combout\);

-- Location: LCFF_X47_Y44_N25
\breg|XREGS[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][25]~feeder_combout\,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][25]~regout\);

-- Location: LCCOMB_X47_Y44_N2
\breg|ro1~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~653_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[13][25]~regout\,
	datac => \breg|XREGS[12][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~653_combout\);

-- Location: LCCOMB_X48_Y44_N28
\breg|ro1~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~654_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~653_combout\ & ((\breg|XREGS[15][25]~regout\))) # (!\breg|ro1~653_combout\ & (\breg|XREGS[14][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|ro1~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[15][25]~regout\,
	datad => \breg|ro1~653_combout\,
	combout => \breg|ro1~654_combout\);

-- Location: LCCOMB_X47_Y41_N0
\breg|XREGS[10][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[10][25]~feeder_combout\);

-- Location: LCFF_X47_Y41_N1
\breg|XREGS[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][25]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][25]~regout\);

-- Location: LCFF_X51_Y45_N13
\breg|XREGS[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][25]~regout\);

-- Location: LCCOMB_X51_Y45_N28
\breg|ro1~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~646_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|XREGS[10][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[10][25]~regout\,
	datad => \breg|XREGS[8][25]~regout\,
	combout => \breg|ro1~646_combout\);

-- Location: LCCOMB_X49_Y45_N16
\breg|XREGS[9][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[9][25]~feeder_combout\);

-- Location: LCFF_X49_Y45_N17
\breg|XREGS[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][25]~feeder_combout\,
	ena => \breg|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][25]~regout\);

-- Location: LCCOMB_X49_Y45_N22
\breg|XREGS[11][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[11][25]~feeder_combout\);

-- Location: LCFF_X49_Y45_N23
\breg|XREGS[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][25]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][25]~regout\);

-- Location: LCCOMB_X49_Y45_N26
\breg|ro1~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~647_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~646_combout\ & ((\breg|XREGS[11][25]~regout\))) # (!\breg|ro1~646_combout\ & (\breg|XREGS[9][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|ro1~646_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~646_combout\,
	datac => \breg|XREGS[9][25]~regout\,
	datad => \breg|XREGS[11][25]~regout\,
	combout => \breg|ro1~647_combout\);

-- Location: LCFF_X48_Y41_N3
\breg|XREGS[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][25]~regout\);

-- Location: LCFF_X58_Y38_N29
\breg|XREGS[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][25]~regout\);

-- Location: LCCOMB_X59_Y38_N10
\breg|ro1~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~650_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|XREGS[2][25]~regout\) # ((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|XREGS[1][25]~regout\ & !\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][25]~regout\,
	datab => \breg|XREGS[1][25]~regout\,
	datac => \breg|ro1[29]~17_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~650_combout\);

-- Location: LCCOMB_X58_Y44_N26
\breg|ro1~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~651_combout\ = (\breg|ro1~650_combout\ & (((\breg|XREGS[3][25]~regout\) # (!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~650_combout\ & (\breg|ro1~649_combout\ & ((\breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~649_combout\,
	datab => \breg|XREGS[3][25]~regout\,
	datac => \breg|ro1~650_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~651_combout\);

-- Location: LCCOMB_X48_Y44_N10
\breg|ro1~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~652_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~647_combout\) # ((\breg|ro1[29]~10_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((!\breg|ro1[29]~10_combout\ & \breg|ro1~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~647_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~651_combout\,
	combout => \breg|ro1~652_combout\);

-- Location: LCCOMB_X48_Y44_N18
\breg|ro1~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~655_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~652_combout\ & ((\breg|ro1~654_combout\))) # (!\breg|ro1~652_combout\ & (\breg|ro1~645_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~645_combout\,
	datab => \breg|ro1~654_combout\,
	datac => \breg|ro1[29]~10_combout\,
	datad => \breg|ro1~652_combout\,
	combout => \breg|ro1~655_combout\);

-- Location: LCCOMB_X49_Y42_N26
\breg|ro1~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~656_combout\ = (\contr|Mux10~1_combout\ & ((\Mux6~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~655_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & ((\breg|ro1~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \Mux6~1_combout\,
	datad => \breg|ro1~655_combout\,
	combout => \breg|ro1~656_combout\);

-- Location: LCFF_X49_Y42_N27
\breg|ro1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(25));

-- Location: LCCOMB_X50_Y42_N30
\ula|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~30_combout\ = (\breg|ro2\(0) & (\breg|ro1\(25))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & (\breg|ro1\(25))) # (!\contr|Mux7~1_combout\ & ((\breg|ro1\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(0),
	datab => \breg|ro1\(25),
	datac => \breg|ro1\(24),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X50_Y42_N0
\ula|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~31_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~30_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(24))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(24),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~30_combout\,
	combout => \ula|ShiftRight0~31_combout\);

-- Location: LCCOMB_X50_Y42_N14
\ula|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~33_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~29_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~29_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~31_combout\,
	combout => \ula|ShiftRight1~33_combout\);

-- Location: LCCOMB_X54_Y37_N24
\ula|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~37_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~36_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftRight0~33_combout\,
	datad => \ula|ShiftRight1~36_combout\,
	combout => \ula|ShiftRight1~37_combout\);

-- Location: LCCOMB_X54_Y37_N6
\ula|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~61_combout\ = (\ulaB[2]~19_combout\) # ((\ulaB[3]~20_combout\ & ((!\ula|ShiftRight1~32_combout\))) # (!\ulaB[3]~20_combout\ & (!\ula|ShiftRight1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight1~37_combout\,
	datad => \ula|ShiftRight1~32_combout\,
	combout => \ula|ShiftRight1~61_combout\);

-- Location: LCCOMB_X54_Y37_N26
\ula|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~72_combout\ = (\ula|ShiftRight1~61_combout\ & (((\ulaB[3]~20_combout\) # (!\ula|ShiftRight1~33_combout\)) # (!\ulaB[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight1~33_combout\,
	datad => \ula|ShiftRight1~61_combout\,
	combout => \ula|ShiftRight1~72_combout\);

-- Location: LCCOMB_X54_Y37_N28
\ula|Selector27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~8_combout\ = (\ula|Selector21~2_combout\ & ((\ula|ShiftRight1~58_combout\) # ((!\ula|ShiftRight1~72_combout\)))) # (!\ula|Selector21~2_combout\ & (((\ula|Selector17~1_combout\ & !\ula|ShiftRight1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~2_combout\,
	datab => \ula|ShiftRight1~58_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ula|ShiftRight1~72_combout\,
	combout => \ula|Selector27~8_combout\);

-- Location: LCCOMB_X57_Y40_N2
\ula|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~40_combout\ = (\contr|Mux7~1_combout\ & (((\breg|ro1\(7))))) # (!\contr|Mux7~1_combout\ & ((\breg|ro2\(0) & ((\breg|ro1\(7)))) # (!\breg|ro2\(0) & (\breg|ro1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(6),
	datad => \breg|ro1\(7),
	combout => \ula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X57_Y40_N28
\ula|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~41_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight0~40_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(6))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro1\(6),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight0~40_combout\,
	combout => \ula|ShiftRight0~41_combout\);

-- Location: LCCOMB_X57_Y40_N6
\ula|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~42_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(5)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(4),
	datac => \breg|ro1\(5),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight0~42_combout\);

-- Location: LCCOMB_X57_Y40_N26
\ula|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~0_combout\ = (!\ulaB[2]~19_combout\ & ((\ulaB[1]~18_combout\ & (\ula|ShiftRight0~41_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftRight0~41_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight0~42_combout\,
	combout => \ula|Selector27~0_combout\);

-- Location: LCCOMB_X54_Y37_N18
\ula|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~1_combout\ = (\ula|Selector27~0_combout\) # ((\ulaB[2]~19_combout\ & \ula|ShiftRight1~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datac => \ula|Selector27~0_combout\,
	datad => \ula|ShiftRight1~47_combout\,
	combout => \ula|Selector27~1_combout\);

-- Location: LCCOMB_X54_Y37_N16
\ula|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~2_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & ((\ula|Selector19~0_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector27~1_combout\,
	datac => \ula|Selector19~0_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector27~2_combout\);

-- Location: LCCOMB_X53_Y37_N24
\ula|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~4_combout\ = (\breg|ro1\(4) & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & \ulaB[4]~22_combout\)))) # (!\breg|ro1\(4) & (((\ulaB[4]~22_combout\ & \ula_cnt|opcode.OR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|ro1\(4),
	datac => \ulaB[4]~22_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector27~4_combout\);

-- Location: LCCOMB_X49_Y37_N24
\ula|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~6_combout\ = (\ula|Add0~8_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~8_combout\)))) # (!\ula|Add0~8_combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~8_combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~8_combout\,
	combout => \ula|Selector27~6_combout\);

-- Location: LCCOMB_X54_Y37_N12
\ula|Selector27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~7_combout\ = (\ula|Selector27~5_combout\) # ((\ula|Selector27~4_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector27~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector27~5_combout\,
	datab => \ula|Selector27~4_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector27~6_combout\,
	combout => \ula|Selector27~7_combout\);

-- Location: LCCOMB_X54_Y37_N2
\ula|Selector27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~9_combout\ = (\ula|Selector27~3_combout\) # ((\ula|Selector27~8_combout\) # ((\ula|Selector27~2_combout\) # (\ula|Selector27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector27~3_combout\,
	datab => \ula|Selector27~8_combout\,
	datac => \ula|Selector27~2_combout\,
	datad => \ula|Selector27~7_combout\,
	combout => \ula|Selector27~9_combout\);

-- Location: LCCOMB_X51_Y40_N14
\gerador_imm|Selector29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector29~3_combout\ = (\gerador_imm|Selector29~2_combout\) # (\gerador_imm|Selector29~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector29~2_combout\,
	datad => \gerador_imm|Selector29~4_combout\,
	combout => \gerador_imm|Selector29~3_combout\);

-- Location: LCCOMB_X52_Y35_N28
\Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector29~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector30~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector29~3_combout\,
	datad => \ula|Selector30~10_combout\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X52_Y35_N26
\Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux30~0_combout\ & (PC(1))) # (!\Mux30~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(1)))))) # (!\contr|Mux5~3_combout\ & (((\Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => PC(1),
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(1),
	datad => \Mux30~0_combout\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X62_Y35_N2
\breg|XREGS[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[8][1]~feeder_combout\);

-- Location: LCFF_X62_Y35_N3
\breg|XREGS[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][1]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][1]~regout\);

-- Location: LCCOMB_X62_Y36_N12
\breg|ro1~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~447_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[9][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][1]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[8][1]~regout\,
	datac => \breg|XREGS[9][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~447_combout\);

-- Location: LCCOMB_X61_Y36_N14
\breg|XREGS[10][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[10][1]~feeder_combout\);

-- Location: LCFF_X61_Y36_N15
\breg|XREGS[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][1]~feeder_combout\,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][1]~regout\);

-- Location: LCCOMB_X61_Y36_N12
\breg|ro1~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~448_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|ro1~447_combout\ & ((\breg|XREGS[11][1]~regout\))) # (!\breg|ro1~447_combout\ & (\breg|XREGS[10][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (\breg|ro1~447_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|ro1~447_combout\,
	datac => \breg|XREGS[10][1]~regout\,
	datad => \breg|XREGS[11][1]~regout\,
	combout => \breg|ro1~448_combout\);

-- Location: LCFF_X60_Y42_N15
\breg|XREGS[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][1]~regout\);

-- Location: LCCOMB_X60_Y42_N14
\breg|ro1~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~464_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][1]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~464_combout\);

-- Location: LCCOMB_X61_Y39_N2
\breg|XREGS[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[13][1]~feeder_combout\);

-- Location: LCFF_X61_Y39_N3
\breg|XREGS[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][1]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][1]~regout\);

-- Location: LCCOMB_X61_Y39_N20
\breg|ro1~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~465_combout\ = (\breg|ro1~464_combout\ & ((\breg|XREGS[15][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~464_combout\ & (((\breg|XREGS[13][1]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][1]~regout\,
	datab => \breg|ro1~464_combout\,
	datac => \breg|XREGS[13][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~465_combout\);

-- Location: LCFF_X52_Y46_N25
\breg|XREGS[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][1]~regout\);

-- Location: LCCOMB_X52_Y46_N6
\breg|ro1~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~449_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][1]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][1]~regout\,
	datac => \breg|XREGS[25][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~449_combout\);

-- Location: LCCOMB_X52_Y46_N24
\breg|ro1~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~450_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|ro1~449_combout\ & ((\breg|XREGS[29][1]~regout\))) # (!\breg|ro1~449_combout\ & (\breg|XREGS[21][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|ro1~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][1]~regout\,
	datac => \breg|XREGS[29][1]~regout\,
	datad => \breg|ro1~449_combout\,
	combout => \breg|ro1~450_combout\);

-- Location: LCFF_X53_Y45_N21
\breg|XREGS[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][1]~regout\);

-- Location: LCFF_X53_Y45_N3
\breg|XREGS[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][1]~regout\);

-- Location: LCCOMB_X53_Y45_N20
\breg|ro1~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~456_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[23][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][1]~regout\,
	datad => \breg|XREGS[19][1]~regout\,
	combout => \breg|ro1~456_combout\);

-- Location: LCCOMB_X58_Y42_N2
\breg|ro1~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~457_combout\ = (\breg|ro1~456_combout\ & (((\breg|XREGS[31][1]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|ro1~456_combout\ & (\breg|XREGS[27][1]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][1]~regout\,
	datab => \breg|ro1~456_combout\,
	datac => \breg|XREGS[31][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|ro1~457_combout\);

-- Location: LCFF_X56_Y34_N23
\breg|XREGS[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][1]~regout\);

-- Location: LCFF_X60_Y37_N29
\breg|XREGS[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][1]~regout\);

-- Location: LCFF_X60_Y37_N7
\breg|XREGS[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][1]~regout\);

-- Location: LCCOMB_X60_Y37_N6
\breg|ro1~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~451_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[22][1]~regout\,
	datac => \breg|XREGS[18][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|ro1~451_combout\);

-- Location: LCCOMB_X56_Y34_N22
\breg|ro1~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~452_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|ro1~451_combout\ & (\breg|XREGS[30][1]~regout\)) # (!\breg|ro1~451_combout\ & ((\breg|XREGS[26][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|ro1~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][1]~regout\,
	datad => \breg|ro1~451_combout\,
	combout => \breg|ro1~452_combout\);

-- Location: LCCOMB_X60_Y43_N16
\breg|ro1~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~455_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|ro1~452_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|ro1~454_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~454_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|ro1~452_combout\,
	combout => \breg|ro1~455_combout\);

-- Location: LCCOMB_X60_Y43_N26
\breg|ro1~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~458_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~455_combout\ & ((\breg|ro1~457_combout\))) # (!\breg|ro1~455_combout\ & (\breg|ro1~450_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|ro1~450_combout\,
	datac => \breg|ro1~457_combout\,
	datad => \breg|ro1~455_combout\,
	combout => \breg|ro1~458_combout\);

-- Location: LCFF_X59_Y36_N25
\breg|XREGS[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][1]~regout\);

-- Location: LCCOMB_X62_Y36_N6
\breg|XREGS[4][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[4][1]~feeder_combout\);

-- Location: LCFF_X62_Y36_N7
\breg|XREGS[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][1]~feeder_combout\,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][1]~regout\);

-- Location: LCCOMB_X59_Y36_N10
\breg|ro1~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~459_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][1]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[4][1]~regout\,
	datad => \breg|XREGS[6][1]~regout\,
	combout => \breg|ro1~459_combout\);

-- Location: LCCOMB_X59_Y36_N0
\breg|ro1~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~460_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|ro1~459_combout\ & (\breg|XREGS[7][1]~regout\)) # (!\breg|ro1~459_combout\ & ((\breg|XREGS[5][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|ro1~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][1]~regout\,
	datac => \breg|XREGS[5][1]~regout\,
	datad => \breg|ro1~459_combout\,
	combout => \breg|ro1~460_combout\);

-- Location: LCCOMB_X61_Y36_N6
\breg|ro1~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~461_combout\ = (\breg|ro1[29]~17_combout\ & (((\breg|ro1[29]~16_combout\)))) # (!\breg|ro1[29]~17_combout\ & ((\breg|ro1[29]~16_combout\ & ((\breg|ro1~460_combout\))) # (!\breg|ro1[29]~16_combout\ & (\breg|XREGS[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~17_combout\,
	datab => \breg|XREGS[1][1]~regout\,
	datac => \breg|ro1~460_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~461_combout\);

-- Location: LCCOMB_X61_Y34_N8
\breg|ro1~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~462_combout\ = (\breg|ro1[29]~17_combout\ & ((\breg|ro1~461_combout\ & ((\breg|XREGS[3][1]~regout\))) # (!\breg|ro1~461_combout\ & (\breg|XREGS[2][1]~regout\)))) # (!\breg|ro1[29]~17_combout\ & (((\breg|ro1~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][1]~regout\,
	datab => \breg|ro1[29]~17_combout\,
	datac => \breg|XREGS[3][1]~regout\,
	datad => \breg|ro1~461_combout\,
	combout => \breg|ro1~462_combout\);

-- Location: LCCOMB_X61_Y39_N6
\breg|ro1~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~463_combout\ = (\breg|ro1[29]~13_combout\ & (\breg|ro1[29]~10_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1[29]~10_combout\ & (\breg|ro1~458_combout\)) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1~462_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~458_combout\,
	datad => \breg|ro1~462_combout\,
	combout => \breg|ro1~463_combout\);

-- Location: LCCOMB_X61_Y39_N22
\breg|ro1~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~466_combout\ = (\breg|ro1[29]~13_combout\ & ((\breg|ro1~463_combout\ & ((\breg|ro1~465_combout\))) # (!\breg|ro1~463_combout\ & (\breg|ro1~448_combout\)))) # (!\breg|ro1[29]~13_combout\ & (((\breg|ro1~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~13_combout\,
	datab => \breg|ro1~448_combout\,
	datac => \breg|ro1~465_combout\,
	datad => \breg|ro1~463_combout\,
	combout => \breg|ro1~466_combout\);

-- Location: LCCOMB_X61_Y39_N24
\breg|ro1~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~467_combout\ = (\contr|Mux10~1_combout\ & ((\Mux30~1_combout\) # ((\breg|ro1~466_combout\ & !\breg|ro1~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro1~466_combout\ & (!\breg|ro1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~466_combout\,
	datac => \breg|ro1~25_combout\,
	datad => \Mux30~1_combout\,
	combout => \breg|ro1~467_combout\);

-- Location: LCFF_X61_Y39_N25
\breg|ro1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(1));

-- Location: LCCOMB_X52_Y36_N8
\ula|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~12_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(0)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|ro1\(1),
	datac => \breg|ro1\(0),
	datad => \ulaB[0]~21_combout\,
	combout => \ula|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X52_Y36_N14
\ula|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~19_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftLeft0~12_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~18_combout\,
	datac => \ula|ShiftLeft0~12_combout\,
	datad => \ula|ShiftLeft0~18_combout\,
	combout => \ula|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X51_Y36_N28
\ula|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~32_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~19_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ula|ShiftLeft0~31_combout\,
	combout => \ula|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X53_Y36_N24
\ula|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~69_combout\ = (\ula|Selector4~2_combout\ & ((\ula|ShiftRight0~54_combout\) # ((\ula|ShiftRight0~51_combout\ & \ula|ShiftRight1~26_combout\)))) # (!\ula|Selector4~2_combout\ & (\ula|ShiftRight0~51_combout\ & 
-- (\ula|ShiftRight1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~2_combout\,
	datab => \ula|ShiftRight0~51_combout\,
	datac => \ula|ShiftRight1~26_combout\,
	datad => \ula|ShiftRight0~54_combout\,
	combout => \ula|ShiftRight1~69_combout\);

-- Location: LCCOMB_X54_Y36_N30
\ula|Selector24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~12_combout\ = (\ula|ShiftRight1~69_combout\) # ((\breg|ro1\(31) & \ulaB[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight1~69_combout\,
	combout => \ula|Selector24~12_combout\);

-- Location: LCCOMB_X54_Y36_N0
\ula|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~1_combout\ = (\ula|ShiftRight0~61_combout\ & ((\ula|Selector16~7_combout\) # ((\ula|Selector24~12_combout\ & \ula|Selector16~6_combout\)))) # (!\ula|ShiftRight0~61_combout\ & (\ula|Selector24~12_combout\ & ((\ula|Selector16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~61_combout\,
	datab => \ula|Selector24~12_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector8~1_combout\);

-- Location: LCCOMB_X50_Y38_N14
\ula|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~2_combout\ = (\ula|Selector2~1_combout\) # ((\ula|Selector8~1_combout\) # ((\ula|ShiftLeft0~32_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~1_combout\,
	datab => \ula|ShiftLeft0~32_combout\,
	datac => \ula|Selector11~2_combout\,
	datad => \ula|Selector8~1_combout\,
	combout => \ula|Selector8~2_combout\);

-- Location: LCCOMB_X49_Y36_N30
\ula|Selector8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~6_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~67_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~67_combout\,
	datad => \ula|ShiftLeft0~78_combout\,
	combout => \ula|Selector8~6_combout\);

-- Location: LCCOMB_X49_Y38_N28
\ula|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~4_combout\ = (\ula|Add0~46_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~46_combout\)))) # (!\ula|Add0~46_combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~46_combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~46_combout\,
	combout => \ula|Selector8~4_combout\);

-- Location: LCCOMB_X49_Y38_N6
\ula|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~5_combout\ = (\ula|Selector8~4_combout\) # ((\breg|ro1\(23) & (\ulaB[23]~37_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(23),
	datab => \ulaB[23]~37_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector8~4_combout\,
	combout => \ula|Selector8~5_combout\);

-- Location: LCCOMB_X49_Y38_N8
\ula|Selector8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~7_combout\ = (\ula|Selector8~3_combout\) # ((\ula|Selector8~5_combout\) # ((\ula|Selector8~6_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector8~3_combout\,
	datab => \ula|Selector8~6_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|Selector8~5_combout\,
	combout => \ula|Selector8~7_combout\);

-- Location: LCCOMB_X50_Y38_N12
\ula|Selector8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~8_combout\ = (\ula|Selector8~2_combout\) # ((\ula|Selector8~7_combout\) # ((\ula|Selector8~0_combout\ & \ula|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector8~0_combout\,
	datab => \ula|Selector14~4_combout\,
	datac => \ula|Selector8~2_combout\,
	datad => \ula|Selector8~7_combout\,
	combout => \ula|Selector8~8_combout\);

-- Location: LCCOMB_X54_Y38_N22
\PC[23]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[23]~22_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[23]~44_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[23]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[23]~44_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[23]~44_combout\,
	combout => \PC[23]~22_combout\);

-- Location: LCFF_X54_Y38_N23
\PC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[23]~22_combout\,
	sdata => \PCmais4[23]~42_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(23));

-- Location: LCCOMB_X48_Y35_N16
\pcBranch[24]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[24]~46_combout\ = (\gerador_imm|Selector7~2_combout\ & ((PC(24) & (\pcBranch[23]~45\ & VCC)) # (!PC(24) & (!\pcBranch[23]~45\)))) # (!\gerador_imm|Selector7~2_combout\ & ((PC(24) & (!\pcBranch[23]~45\)) # (!PC(24) & ((\pcBranch[23]~45\) # 
-- (GND)))))
-- \pcBranch[24]~47\ = CARRY((\gerador_imm|Selector7~2_combout\ & (!PC(24) & !\pcBranch[23]~45\)) # (!\gerador_imm|Selector7~2_combout\ & ((!\pcBranch[23]~45\) # (!PC(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector7~2_combout\,
	datab => PC(24),
	datad => VCC,
	cin => \pcBranch[23]~45\,
	combout => \pcBranch[24]~46_combout\,
	cout => \pcBranch[24]~47\);

-- Location: LCCOMB_X54_Y34_N10
\PC[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[24]~23_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[24]~46_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[24]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[24]~46_combout\,
	datad => \pcJalr[24]~46_combout\,
	combout => \PC[24]~23_combout\);

-- Location: LCFF_X54_Y34_N11
\PC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[24]~23_combout\,
	sdata => \PCmais4[24]~44_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(24));

-- Location: LCCOMB_X48_Y35_N18
\pcBranch[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[25]~48_combout\ = ((PC(25) $ (\gerador_imm|Selector6~2_combout\ $ (!\pcBranch[24]~47\)))) # (GND)
-- \pcBranch[25]~49\ = CARRY((PC(25) & ((\gerador_imm|Selector6~2_combout\) # (!\pcBranch[24]~47\))) # (!PC(25) & (\gerador_imm|Selector6~2_combout\ & !\pcBranch[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(25),
	datab => \gerador_imm|Selector6~2_combout\,
	datad => VCC,
	cin => \pcBranch[24]~47\,
	combout => \pcBranch[25]~48_combout\,
	cout => \pcBranch[25]~49\);

-- Location: LCCOMB_X54_Y34_N24
\PC[26]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[26]~25_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[26]~50_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[26]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[26]~50_combout\,
	datad => \pcJalr[26]~50_combout\,
	combout => \PC[26]~25_combout\);

-- Location: LCFF_X54_Y34_N25
\PC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[26]~25_combout\,
	sdata => \PCmais4[26]~48_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(26));

-- Location: LCCOMB_X49_Y42_N0
\Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector4~0_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector5~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector4~0_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector5~11_combout\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X49_Y42_N30
\Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux5~0_combout\ & ((\PCmais4[26]~48_combout\))) # (!\Mux5~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(26))))) # (!\contr|Mux5~3_combout\ & (((\Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(26),
	datab => \contr|Mux5~3_combout\,
	datac => \PCmais4[26]~48_combout\,
	datad => \Mux5~0_combout\,
	combout => \Mux5~1_combout\);

-- Location: LCFF_X49_Y35_N1
\breg|XREGS[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][26]~regout\);

-- Location: LCCOMB_X56_Y35_N10
\breg|ro2~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~548_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[14][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[12][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~548_combout\);

-- Location: LCCOMB_X49_Y42_N14
\breg|ro2~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~549_combout\ = (\breg|ro2~548_combout\ & (((\breg|XREGS[15][26]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~548_combout\ & (\breg|XREGS[13][26]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][26]~regout\,
	datab => \breg|ro2~548_combout\,
	datac => \breg|XREGS[15][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~549_combout\);

-- Location: LCCOMB_X58_Y36_N28
\breg|ro2~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~543_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|XREGS[6][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[6][26]~regout\,
	datad => \breg|XREGS[4][26]~regout\,
	combout => \breg|ro2~543_combout\);

-- Location: LCCOMB_X49_Y36_N8
\breg|ro2~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~544_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~543_combout\ & (\breg|XREGS[7][26]~regout\)) # (!\breg|ro2~543_combout\ & ((\breg|XREGS[5][26]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[5][26]~regout\,
	datad => \breg|ro2~543_combout\,
	combout => \breg|ro2~544_combout\);

-- Location: LCCOMB_X53_Y34_N18
\breg|ro2~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~545_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|XREGS[2][26]~regout\) # ((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|XREGS[1][26]~regout\ & !\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][26]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[1][26]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~545_combout\);

-- Location: LCCOMB_X49_Y36_N6
\breg|ro2~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~546_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~545_combout\ & (\breg|XREGS[3][26]~regout\)) # (!\breg|ro2~545_combout\ & ((\breg|ro2~544_combout\))))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][26]~regout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|ro2~544_combout\,
	datad => \breg|ro2~545_combout\,
	combout => \breg|ro2~546_combout\);

-- Location: LCFF_X56_Y45_N23
\breg|XREGS[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][26]~regout\);

-- Location: LCCOMB_X62_Y42_N10
\breg|XREGS[8][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[8][26]~feeder_combout\);

-- Location: LCFF_X62_Y42_N11
\breg|XREGS[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][26]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][26]~regout\);

-- Location: LCCOMB_X57_Y42_N30
\breg|ro2~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~541_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~541_combout\);

-- Location: LCCOMB_X56_Y45_N22
\breg|ro2~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~542_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~541_combout\ & (\breg|XREGS[11][26]~regout\)) # (!\breg|ro2~541_combout\ & ((\breg|XREGS[10][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|ro2~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][26]~regout\,
	datad => \breg|ro2~541_combout\,
	combout => \breg|ro2~542_combout\);

-- Location: LCCOMB_X47_Y42_N24
\breg|ro2~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~547_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & ((\breg|ro2~542_combout\))) # (!\breg|ro2[18]~2_combout\ & (\breg|ro2~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~546_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~542_combout\,
	combout => \breg|ro2~547_combout\);

-- Location: LCCOMB_X49_Y42_N8
\breg|ro2~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~550_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~547_combout\ & ((\breg|ro2~549_combout\))) # (!\breg|ro2~547_combout\ & (\breg|ro2~540_combout\)))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~540_combout\,
	datab => \breg|ro2[18]~13_combout\,
	datac => \breg|ro2~549_combout\,
	datad => \breg|ro2~547_combout\,
	combout => \breg|ro2~550_combout\);

-- Location: LCCOMB_X49_Y42_N28
\breg|ro2~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~551_combout\ = (\contr|Mux10~1_combout\ & ((\Mux5~1_combout\) # ((\breg|ro2~550_combout\ & !\breg|ro2~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro2~550_combout\ & (!\breg|ro2~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~550_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux5~1_combout\,
	combout => \breg|ro2~551_combout\);

-- Location: LCFF_X49_Y42_N29
\breg|ro2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(26));

-- Location: LCCOMB_X52_Y40_N4
\ulaB[26]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[26]~17_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector4~0_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(26),
	datad => \gerador_imm|Selector4~0_combout\,
	combout => \ulaB[26]~17_combout\);

-- Location: LCCOMB_X52_Y40_N14
\ula|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~7_combout\ = (!\ulaB[5]~13_combout\ & (!\ulaB[10]~14_combout\ & (!\ulaB[7]~11_combout\ & !\ulaB[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~13_combout\,
	datab => \ulaB[10]~14_combout\,
	datac => \ulaB[7]~11_combout\,
	datad => \ulaB[6]~12_combout\,
	combout => \ula|ShiftRight1~7_combout\);

-- Location: LCCOMB_X52_Y40_N12
\ula|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~8_combout\ = (!\ulaB[29]~27_combout\ & (!\ulaB[28]~25_combout\ & (!\ulaB[17]~15_combout\ & !\ulaB[30]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~27_combout\,
	datab => \ulaB[28]~25_combout\,
	datac => \ulaB[17]~15_combout\,
	datad => \ulaB[30]~29_combout\,
	combout => \ula|ShiftRight1~8_combout\);

-- Location: LCCOMB_X52_Y40_N26
\ula|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~9_combout\ = (!\ulaB[27]~16_combout\ & (!\ulaB[26]~17_combout\ & (\ula|ShiftRight1~7_combout\ & \ula|ShiftRight1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[27]~16_combout\,
	datab => \ulaB[26]~17_combout\,
	datac => \ula|ShiftRight1~7_combout\,
	datad => \ula|ShiftRight1~8_combout\,
	combout => \ula|ShiftRight1~9_combout\);

-- Location: LCCOMB_X52_Y39_N20
\ula|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~1_combout\ = (\ulaB[4]~22_combout\ & (\ula|ShiftRight1~6_combout\ & (\ula|ShiftRight1~9_combout\ & \ula_cnt|opcode.SRL_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~22_combout\,
	datab => \ula|ShiftRight1~6_combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula_cnt|opcode.SRL_OP~combout\,
	combout => \ula|Selector17~1_combout\);

-- Location: LCCOMB_X52_Y39_N2
\ula|Selector22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~3_combout\ = (\ula|ShiftRight0~23_combout\ & (\ula|Selector17~1_combout\ & !\ulaB[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~23_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ulaB[3]~20_combout\,
	combout => \ula|Selector22~3_combout\);

-- Location: LCCOMB_X51_Y39_N30
\ula|Selector22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[9]~9_combout\) # ((\breg|ro1\(9))))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[9]~9_combout\ $ (\breg|ro1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \ulaB[9]~9_combout\,
	datac => \breg|ro1\(9),
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector22~4_combout\);

-- Location: LCCOMB_X52_Y39_N0
\ula|Selector22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~18_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~18_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Add0~18_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~18_combout\,
	combout => \ula|Selector22~5_combout\);

-- Location: LCCOMB_X52_Y39_N10
\ula|Selector22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~6_combout\ = (\ula|Selector22~5_combout\) # ((\breg|ro1\(9) & (\ulaB[9]~9_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(9),
	datab => \ulaB[9]~9_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector22~5_combout\,
	combout => \ula|Selector22~6_combout\);

-- Location: LCCOMB_X52_Y39_N4
\ula|Selector22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~7_combout\ = (\ula|Selector17~0_combout\) # ((\ula|Selector22~4_combout\) # (\ula|Selector22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~0_combout\,
	datac => \ula|Selector22~4_combout\,
	datad => \ula|Selector22~6_combout\,
	combout => \ula|Selector22~7_combout\);

-- Location: LCCOMB_X51_Y36_N8
\ula|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~38_combout\ = (\ula|ShiftLeft0~12_combout\ & ((\ula|ShiftLeft0~29_combout\) # ((\ula|ShiftRight1~26_combout\ & \ula|ShiftLeft0~37_combout\)))) # (!\ula|ShiftLeft0~12_combout\ & (\ula|ShiftRight1~26_combout\ & 
-- ((\ula|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~12_combout\,
	datab => \ula|ShiftRight1~26_combout\,
	datac => \ula|ShiftLeft0~29_combout\,
	datad => \ula|ShiftLeft0~37_combout\,
	combout => \ula|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X52_Y39_N14
\ula|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~102_combout\ = (\ula|ShiftLeft0~38_combout\) # ((\ulaB[2]~19_combout\ & (!\ulaB[3]~20_combout\ & \ula|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftLeft0~24_combout\,
	datad => \ula|ShiftLeft0~38_combout\,
	combout => \ula|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X52_Y39_N22
\ula|Selector22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~8_combout\ = (\ula|Selector16~0_combout\ & ((\ula|ShiftLeft0~102_combout\) # ((\ula|Selector6~10_combout\ & \ula|Selector21~2_combout\)))) # (!\ula|Selector16~0_combout\ & (\ula|Selector6~10_combout\ & ((\ula|Selector21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector16~0_combout\,
	datab => \ula|Selector6~10_combout\,
	datac => \ula|ShiftLeft0~102_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector22~8_combout\);

-- Location: LCCOMB_X52_Y39_N28
\ula|Selector22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~9_combout\ = (\ula|Selector22~2_combout\) # ((\ula|Selector22~3_combout\) # ((\ula|Selector22~7_combout\) # (\ula|Selector22~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector22~2_combout\,
	datab => \ula|Selector22~3_combout\,
	datac => \ula|Selector22~7_combout\,
	datad => \ula|Selector22~8_combout\,
	combout => \ula|Selector22~9_combout\);

-- Location: LCCOMB_X54_Y39_N24
\PC[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[9]~8_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[9]~16_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[9]~16_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[9]~16_combout\,
	combout => \PC[9]~8_combout\);

-- Location: LCFF_X54_Y39_N25
\PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[9]~8_combout\,
	sdata => \PCmais4[9]~14_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(9));

-- Location: LCCOMB_X51_Y40_N0
\gerador_imm|Selector29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector29~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(8) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Selector29~4_combout\);

-- Location: LCCOMB_X51_Y40_N6
\gerador_imm|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector29~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux1~0_combout\) # (\gerador_imm|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector29~2_combout\);

-- Location: LCCOMB_X51_Y40_N4
\ulaB[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[1]~18_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector29~4_combout\) # (\gerador_imm|Selector29~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(1),
	datab => \gerador_imm|Selector29~4_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \gerador_imm|Selector29~2_combout\,
	combout => \ulaB[1]~18_combout\);

-- Location: LCCOMB_X57_Y37_N26
\ula|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~40_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~39_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~35_combout\,
	datab => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~39_combout\,
	combout => \ula|ShiftRight1~40_combout\);

-- Location: LCCOMB_X57_Y37_N24
\ula|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~2_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~37_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~40_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight1~37_combout\,
	combout => \ula|Selector23~2_combout\);

-- Location: LCCOMB_X56_Y40_N4
\ula|Selector23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~4_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector23~2_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector23~2_combout\,
	datac => \ula|Selector21~1_combout\,
	datad => \ula|Selector23~3_combout\,
	combout => \ula|Selector23~4_combout\);

-- Location: LCCOMB_X51_Y37_N28
\ula|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~35_combout\ = (\breg|ro1\(0) & (!\ulaB[1]~18_combout\ & (!\ulaB[0]~21_combout\ & !\ulaB[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(0),
	datab => \ulaB[1]~18_combout\,
	datac => \ulaB[0]~21_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X51_Y42_N20
\ula|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~100_combout\ = (\ulaB[3]~20_combout\ & (((\ula|ShiftLeft0~35_combout\)))) # (!\ulaB[3]~20_combout\ & (!\ulaB[2]~19_combout\ & (\ula|ShiftLeft0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~34_combout\,
	datad => \ula|ShiftLeft0~35_combout\,
	combout => \ula|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X51_Y42_N22
\ula|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~101_combout\ = (\ula|ShiftLeft0~100_combout\) # ((!\ulaB[3]~20_combout\ & (\ulaB[2]~19_combout\ & \ula|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftLeft0~100_combout\,
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X56_Y40_N20
\ula|Selector23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~5_combout\ = (\ula|Selector7~0_combout\ & ((\ula|Selector17~1_combout\) # ((\ula|Selector16~0_combout\ & \ula|ShiftLeft0~101_combout\)))) # (!\ula|Selector7~0_combout\ & (\ula|Selector16~0_combout\ & ((\ula|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector7~0_combout\,
	datab => \ula|Selector16~0_combout\,
	datac => \ula|Selector17~1_combout\,
	datad => \ula|ShiftLeft0~101_combout\,
	combout => \ula|Selector23~5_combout\);

-- Location: LCCOMB_X56_Y40_N26
\ula|Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~6_combout\ = (\ulaB[8]~10_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\breg|ro1\(8) & \ula_cnt|opcode.AND_OP~combout\)))) # (!\ulaB[8]~10_combout\ & (\breg|ro1\(8) & (\ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector23~6_combout\);

-- Location: LCCOMB_X56_Y40_N12
\ula|Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~7_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~16_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~16_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~16_combout\,
	datad => \ula|Add1~16_combout\,
	combout => \ula|Selector23~7_combout\);

-- Location: LCCOMB_X56_Y40_N2
\ula|Selector23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~8_combout\ = (\ula|Selector23~7_combout\) # ((\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[8]~10_combout\ $ (\breg|ro1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \breg|ro1\(8),
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula|Selector23~7_combout\,
	combout => \ula|Selector23~8_combout\);

-- Location: LCCOMB_X56_Y40_N0
\ula|Selector23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~9_combout\ = (\ula|Selector23~6_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector23~6_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector23~8_combout\,
	combout => \ula|Selector23~9_combout\);

-- Location: LCCOMB_X56_Y40_N18
\ula|Selector23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~10_combout\ = (\ula|Selector23~11_combout\) # ((\ula|Selector23~4_combout\) # ((\ula|Selector23~5_combout\) # (\ula|Selector23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~11_combout\,
	datab => \ula|Selector23~4_combout\,
	datac => \ula|Selector23~5_combout\,
	datad => \ula|Selector23~9_combout\,
	combout => \ula|Selector23~10_combout\);

-- Location: LCCOMB_X54_Y38_N18
\PC[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[8]~7_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[8]~14_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[8]~14_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[8]~14_combout\,
	combout => \PC[8]~7_combout\);

-- Location: LCFF_X54_Y38_N19
\PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[8]~7_combout\,
	sdata => \PCmais4[8]~12_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(8));

-- Location: LCCOMB_X53_Y46_N14
\breg|ro2~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~594_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|XREGS[25][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[25][2]~regout\,
	datad => \breg|XREGS[17][2]~regout\,
	combout => \breg|ro2~594_combout\);

-- Location: LCCOMB_X54_Y46_N26
\breg|ro2~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~595_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~594_combout\ & (\breg|XREGS[29][2]~regout\)) # (!\breg|ro2~594_combout\ & ((\breg|XREGS[21][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][2]~regout\,
	datad => \breg|ro2~594_combout\,
	combout => \breg|ro2~595_combout\);

-- Location: LCCOMB_X61_Y43_N26
\breg|XREGS[28][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[28][2]~feeder_combout\);

-- Location: LCFF_X61_Y43_N27
\breg|XREGS[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][2]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][2]~regout\);

-- Location: LCCOMB_X60_Y43_N24
\breg|XREGS[24][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[24][2]~feeder_combout\);

-- Location: LCFF_X60_Y43_N25
\breg|XREGS[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][2]~feeder_combout\,
	ena => \breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][2]~regout\);

-- Location: LCCOMB_X61_Y43_N10
\breg|XREGS[16][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[16][2]~feeder_combout\);

-- Location: LCFF_X61_Y43_N11
\breg|XREGS[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][2]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][2]~regout\);

-- Location: LCCOMB_X61_Y43_N20
\breg|ro2~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~598_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[24][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[16][2]~regout\,
	combout => \breg|ro2~598_combout\);

-- Location: LCCOMB_X60_Y43_N2
\breg|XREGS[20][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[20][2]~feeder_combout\);

-- Location: LCFF_X60_Y43_N3
\breg|XREGS[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][2]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][2]~regout\);

-- Location: LCCOMB_X61_Y43_N24
\breg|ro2~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~599_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~598_combout\ & (\breg|XREGS[28][2]~regout\)) # (!\breg|ro2~598_combout\ & ((\breg|XREGS[20][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][2]~regout\,
	datac => \breg|ro2~598_combout\,
	datad => \breg|XREGS[20][2]~regout\,
	combout => \breg|ro2~599_combout\);

-- Location: LCCOMB_X58_Y44_N2
\breg|ro2~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~600_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|ro2~597_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~599_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~597_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~599_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~600_combout\);

-- Location: LCCOMB_X58_Y44_N4
\breg|ro2~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~603_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~600_combout\ & (\breg|ro2~602_combout\)) # (!\breg|ro2~600_combout\ & ((\breg|ro2~595_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|ro2~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~602_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|ro2~595_combout\,
	datad => \breg|ro2~600_combout\,
	combout => \breg|ro2~603_combout\);

-- Location: LCCOMB_X56_Y35_N4
\breg|ro2~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~611_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[14][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[12][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~611_combout\);

-- Location: LCCOMB_X57_Y35_N30
\breg|ro2~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~612_combout\ = (\breg|ro2~611_combout\ & ((\breg|XREGS[15][2]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|ro2~611_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- \breg|XREGS[13][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][2]~regout\,
	datab => \breg|ro2~611_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[13][2]~regout\,
	combout => \breg|ro2~612_combout\);

-- Location: LCFF_X60_Y34_N7
\breg|XREGS[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][2]~regout\);

-- Location: LCCOMB_X60_Y34_N8
\breg|ro2~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~608_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|XREGS[2][2]~regout\) # (\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & (\breg|XREGS[1][2]~regout\ & ((!\breg|ro2[18]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][2]~regout\,
	datab => \breg|ro2[18]~14_combout\,
	datac => \breg|XREGS[2][2]~regout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~608_combout\);

-- Location: LCCOMB_X60_Y34_N6
\breg|ro2~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~609_combout\ = (\breg|ro2[18]~17_combout\ & ((\breg|ro2~608_combout\ & ((\breg|XREGS[3][2]~regout\))) # (!\breg|ro2~608_combout\ & (\breg|ro2~607_combout\)))) # (!\breg|ro2[18]~17_combout\ & (((\breg|ro2~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~607_combout\,
	datab => \breg|ro2[18]~17_combout\,
	datac => \breg|XREGS[3][2]~regout\,
	datad => \breg|ro2~608_combout\,
	combout => \breg|ro2~609_combout\);

-- Location: LCFF_X61_Y41_N9
\breg|XREGS[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][2]~regout\);

-- Location: LCCOMB_X62_Y41_N30
\breg|ro2~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~605_combout\ = (\breg|ro2~604_combout\ & (((\breg|XREGS[11][2]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~604_combout\ & (\breg|XREGS[10][2]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~604_combout\,
	datab => \breg|XREGS[10][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[11][2]~regout\,
	combout => \breg|ro2~605_combout\);

-- Location: LCCOMB_X61_Y41_N22
\breg|ro2~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~610_combout\ = (\breg|ro2[18]~13_combout\ & (((\breg|ro2[18]~2_combout\)))) # (!\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\ & ((\breg|ro2~605_combout\))) # (!\breg|ro2[18]~2_combout\ & (\breg|ro2~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~609_combout\,
	datac => \breg|ro2[18]~2_combout\,
	datad => \breg|ro2~605_combout\,
	combout => \breg|ro2~610_combout\);

-- Location: LCCOMB_X61_Y41_N4
\breg|ro2~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~613_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2~610_combout\ & ((\breg|ro2~612_combout\))) # (!\breg|ro2~610_combout\ & (\breg|ro2~603_combout\)))) # (!\breg|ro2[18]~13_combout\ & (((\breg|ro2~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2~603_combout\,
	datac => \breg|ro2~612_combout\,
	datad => \breg|ro2~610_combout\,
	combout => \breg|ro2~613_combout\);

-- Location: LCCOMB_X61_Y41_N2
\breg|ro2~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~614_combout\ = (\contr|Mux10~1_combout\ & ((\Mux29~1_combout\) # ((\breg|ro2~613_combout\ & !\breg|ro2~25_combout\)))) # (!\contr|Mux10~1_combout\ & (\breg|ro2~613_combout\ & ((!\breg|ro2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro2~613_combout\,
	datac => \Mux29~1_combout\,
	datad => \breg|ro2~25_combout\,
	combout => \breg|ro2~614_combout\);

-- Location: LCFF_X61_Y41_N3
\breg|ro2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(2));

-- Location: LCCOMB_X51_Y37_N10
\ulaB[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[2]~19_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector28~4_combout\) # ((\gerador_imm|Selector28~2_combout\)))) # (!\contr|Mux7~1_combout\ & (((\breg|ro2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector28~4_combout\,
	datab => \breg|ro2\(2),
	datac => \contr|Mux7~1_combout\,
	datad => \gerador_imm|Selector28~2_combout\,
	combout => \ulaB[2]~19_combout\);

-- Location: LCCOMB_X54_Y36_N8
\ula|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~2_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~52_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~56_combout\,
	datac => \ulaB[2]~19_combout\,
	datad => \ula|ShiftRight0~52_combout\,
	combout => \ula|Selector24~2_combout\);

-- Location: LCCOMB_X49_Y37_N0
\ula|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~22_combout\ = (\breg|ro2\(0) & (((\breg|ro1\(12))))) # (!\breg|ro2\(0) & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(12)))) # (!\contr|Mux7~1_combout\ & (\breg|ro1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \breg|ro2\(0),
	datac => \breg|ro1\(12),
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight1~22_combout\);

-- Location: LCCOMB_X49_Y37_N2
\ula|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~23_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector30~1_combout\ & ((\ula|ShiftRight1~22_combout\))) # (!\gerador_imm|Selector30~1_combout\ & (\breg|ro1\(11))))) # (!\contr|Mux7~1_combout\ & (((\ula|ShiftRight1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(11),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \ula|ShiftRight1~22_combout\,
	combout => \ula|ShiftRight1~23_combout\);

-- Location: LCCOMB_X50_Y36_N16
\ula|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~57_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~12_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~12_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~23_combout\,
	combout => \ula|ShiftRight0~57_combout\);

-- Location: LCCOMB_X49_Y37_N30
\ula|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~14_combout\ = (\gerador_imm|Selector30~1_combout\ & (\ula|ShiftRight0~13_combout\)) # (!\gerador_imm|Selector30~1_combout\ & ((\contr|Mux7~1_combout\ & ((\breg|ro1\(9)))) # (!\contr|Mux7~1_combout\ & (\ula|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~13_combout\,
	datab => \breg|ro1\(9),
	datac => \gerador_imm|Selector30~1_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ula|ShiftRight0~14_combout\);

-- Location: LCCOMB_X49_Y37_N6
\ula|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~55_combout\ = (\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~14_combout\))) # (!\ulaB[1]~18_combout\ & (\ula|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~9_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~14_combout\,
	combout => \ula|ShiftRight0~55_combout\);

-- Location: LCCOMB_X50_Y35_N0
\ula|Selector24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~3_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight0~57_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~57_combout\,
	datad => \ula|ShiftRight0~55_combout\,
	combout => \ula|Selector24~3_combout\);

-- Location: LCCOMB_X54_Y36_N14
\ula|Selector24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~4_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & (\ula|Selector24~2_combout\)) # (!\ulaB[3]~20_combout\ & ((\ula|Selector24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector24~2_combout\,
	datac => \ula|Selector21~1_combout\,
	datad => \ula|Selector24~3_combout\,
	combout => \ula|Selector24~4_combout\);

-- Location: LCCOMB_X52_Y38_N4
\ula|Selector24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~5_combout\ = (!\ulaB[3]~20_combout\ & (\ula|ShiftLeft0~32_combout\ & \ula|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftLeft0~32_combout\,
	datac => \ula|Selector16~0_combout\,
	combout => \ula|Selector24~5_combout\);

-- Location: LCCOMB_X54_Y36_N18
\ula|Selector24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~7_combout\ = (\ulaB[7]~11_combout\ & (\breg|ro1\(7) & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~11_combout\,
	datab => \breg|ro1\(7),
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector24~7_combout\);

-- Location: LCCOMB_X54_Y36_N28
\ula|Selector24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~8_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~14_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~14_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~14_combout\,
	datad => \ula|Add1~14_combout\,
	combout => \ula|Selector24~8_combout\);

-- Location: LCCOMB_X54_Y36_N22
\ula|Selector24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~9_combout\ = (\ula|Selector24~6_combout\) # ((\ula|Selector24~7_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector24~6_combout\,
	datab => \ula|Selector24~7_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector24~8_combout\,
	combout => \ula|Selector24~9_combout\);

-- Location: LCCOMB_X54_Y36_N10
\ula|Selector24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~11_combout\ = (\ula|Selector24~10_combout\) # ((\ula|Selector24~4_combout\) # ((\ula|Selector24~5_combout\) # (\ula|Selector24~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector24~10_combout\,
	datab => \ula|Selector24~4_combout\,
	datac => \ula|Selector24~5_combout\,
	datad => \ula|Selector24~9_combout\,
	combout => \ula|Selector24~11_combout\);

-- Location: LCCOMB_X54_Y39_N26
\PC[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[7]~6_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[7]~12_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[7]~12_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[7]~12_combout\,
	combout => \PC[7]~6_combout\);

-- Location: LCFF_X54_Y39_N27
\PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[7]~6_combout\,
	sdata => \PCmais4[7]~10_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(7));

-- Location: LCCOMB_X51_Y42_N26
\gerador_imm|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector26~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Selector26~4_combout\);

-- Location: LCCOMB_X51_Y42_N28
\gerador_imm|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector26~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux5~0_combout\) # (\gerador_imm|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux2~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector26~2_combout\);

-- Location: LCCOMB_X51_Y42_N6
\ulaB[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[4]~22_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector26~4_combout\) # ((\gerador_imm|Selector26~2_combout\)))) # (!\contr|Mux7~1_combout\ & (((\breg|ro2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector26~4_combout\,
	datac => \breg|ro2\(4),
	datad => \gerador_imm|Selector26~2_combout\,
	combout => \ulaB[4]~22_combout\);

-- Location: LCCOMB_X51_Y39_N20
\ula|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~0_combout\ = (\ulaB[4]~22_combout\ & (\ula|ShiftRight1~6_combout\ & \ula|ShiftRight1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[4]~22_combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|Selector21~0_combout\);

-- Location: LCCOMB_X52_Y37_N28
\ula|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~1_combout\ = (\breg|ro1\(6) & (\ulaB[6]~12_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datac => \ulaB[6]~12_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector25~1_combout\);

-- Location: LCCOMB_X52_Y36_N16
\ula|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~0_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(6)) # ((\ulaB[6]~12_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(6) $ (\ulaB[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(6),
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ulaB[6]~12_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector25~0_combout\);

-- Location: LCCOMB_X56_Y39_N14
\ula|Selector25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~3_combout\ = (\ula|Selector25~2_combout\) # ((\ula|Selector25~1_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector25~2_combout\,
	datab => \ula|Selector25~1_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector25~0_combout\,
	combout => \ula|Selector25~3_combout\);

-- Location: LCCOMB_X51_Y36_N16
\ula|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~66_combout\ = (\ulaB[3]~20_combout\ & ((\ula|ShiftLeft0~14_combout\ & (\breg|ro1\(31))) # (!\ula|ShiftLeft0~14_combout\ & ((\breg|ro1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(31),
	datab => \breg|ro1\(30),
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftLeft0~14_combout\,
	combout => \ula|ShiftRight1~66_combout\);

-- Location: LCCOMB_X51_Y36_N22
\ula|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~67_combout\ = (\ula|ShiftRight1~66_combout\) # (!\ula|ShiftRight1~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|ShiftRight1~66_combout\,
	datad => \ula|ShiftRight1~65_combout\,
	combout => \ula|ShiftRight1~67_combout\);

-- Location: LCCOMB_X56_Y39_N28
\ula|Selector25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~8_combout\ = (\ula_cnt|opcode.SRL_OP~combout\ & ((\ula|ShiftRight0~59_combout\) # ((\ula_cnt|opcode.SRA_OP~combout\ & \ula|ShiftRight1~67_combout\)))) # (!\ula_cnt|opcode.SRL_OP~combout\ & (\ula_cnt|opcode.SRA_OP~combout\ & 
-- (\ula|ShiftRight1~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula|ShiftRight1~67_combout\,
	datad => \ula|ShiftRight0~59_combout\,
	combout => \ula|Selector25~8_combout\);

-- Location: LCCOMB_X56_Y39_N26
\ula|Selector25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~9_combout\ = (\ula|Selector25~7_combout\) # ((\ula|Selector25~3_combout\) # ((\ula|Selector21~0_combout\ & \ula|Selector25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector25~7_combout\,
	datab => \ula|Selector21~0_combout\,
	datac => \ula|Selector25~3_combout\,
	datad => \ula|Selector25~8_combout\,
	combout => \ula|Selector25~9_combout\);

-- Location: LCCOMB_X54_Y39_N28
\PC[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[6]~5_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[6]~10_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[6]~10_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[6]~10_combout\,
	combout => \PC[6]~5_combout\);

-- Location: LCFF_X54_Y39_N29
\PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[6]~5_combout\,
	sdata => \PCmais4[6]~8_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(6));

-- Location: LCCOMB_X51_Y40_N26
\contr|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux2~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \contr|Mux2~2_combout\);

-- Location: LCCOMB_X50_Y40_N12
\contr|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux10~1_combout\ = (\gerador_imm|Mux5~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(3) & ((\contr|Mux2~2_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (!\contr|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \contr|Mux2~2_combout\,
	datad => \gerador_imm|Mux5~1_combout\,
	combout => \contr|Mux10~1_combout\);

-- Location: LCCOMB_X59_Y41_N16
\breg|ro2~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~572_combout\ = (\breg|ro2~571_combout\ & (((\contr|Mux10~1_combout\ & \Mux31~1_combout\)) # (!\breg|ro2~25_combout\))) # (!\breg|ro2~571_combout\ & (\contr|Mux10~1_combout\ & ((\Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~571_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \breg|ro2~25_combout\,
	datad => \Mux31~1_combout\,
	combout => \breg|ro2~572_combout\);

-- Location: LCFF_X59_Y41_N17
\breg|ro2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(0));

-- Location: LCCOMB_X56_Y37_N18
\Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & ((\gerador_imm|Selector25~2_combout\))) # (!\contr|Mux4~1_combout\ & (\ula|Selector26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \ula|Selector26~8_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \gerador_imm|Selector25~2_combout\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X56_Y37_N12
\Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux26~0_combout\ & ((\PCmais4[5]~6_combout\))) # (!\Mux26~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(5))))) # (!\contr|Mux5~3_combout\ & (((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(5),
	datac => \PCmais4[5]~6_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X59_Y45_N30
\breg|XREGS[11][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[11][5]~feeder_combout\);

-- Location: LCFF_X59_Y45_N31
\breg|XREGS[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][5]~feeder_combout\,
	ena => \breg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][5]~regout\);

-- Location: LCCOMB_X56_Y41_N22
\breg|XREGS[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[8][5]~feeder_combout\);

-- Location: LCFF_X56_Y41_N23
\breg|XREGS[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][5]~feeder_combout\,
	ena => \breg|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][5]~regout\);

-- Location: LCCOMB_X59_Y45_N28
\breg|ro2~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~384_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|XREGS[10][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][5]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[8][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[10][5]~regout\,
	combout => \breg|ro2~384_combout\);

-- Location: LCCOMB_X59_Y45_N0
\breg|ro2~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~385_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~384_combout\ & ((\breg|XREGS[11][5]~regout\))) # (!\breg|ro2~384_combout\ & (\breg|XREGS[9][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|ro2~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][5]~regout\,
	datab => \breg|XREGS[11][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|ro2~384_combout\,
	combout => \breg|ro2~385_combout\);

-- Location: LCFF_X54_Y47_N29
\breg|XREGS[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][5]~regout\);

-- Location: LCFF_X54_Y47_N31
\breg|XREGS[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][5]~regout\);

-- Location: LCCOMB_X54_Y47_N30
\breg|ro2~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~388_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~388_combout\);

-- Location: LCCOMB_X54_Y47_N28
\breg|ro2~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~389_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~388_combout\ & (\breg|XREGS[29][5]~regout\)) # (!\breg|ro2~388_combout\ & ((\breg|XREGS[21][5]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][5]~regout\,
	datad => \breg|ro2~388_combout\,
	combout => \breg|ro2~389_combout\);

-- Location: LCCOMB_X56_Y42_N28
\breg|ro2~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~390_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][5]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][5]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[16][5]~regout\,
	datac => \breg|XREGS[24][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|ro2~390_combout\);

-- Location: LCCOMB_X57_Y47_N28
\breg|ro2~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~391_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|ro2~390_combout\ & ((\breg|XREGS[28][5]~regout\))) # (!\breg|ro2~390_combout\ & (\breg|XREGS[20][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|ro2~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][5]~regout\,
	datab => \breg|XREGS[28][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|ro2~390_combout\,
	combout => \breg|ro2~391_combout\);

-- Location: LCCOMB_X54_Y47_N0
\breg|ro2~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~392_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|ro2~389_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(21) & \breg|ro2~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|ro2~389_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~391_combout\,
	combout => \breg|ro2~392_combout\);

-- Location: LCFF_X56_Y43_N29
\breg|XREGS[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][5]~regout\);

-- Location: LCFF_X56_Y43_N23
\breg|XREGS[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][5]~regout\);

-- Location: LCCOMB_X56_Y43_N28
\breg|ro2~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~393_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\mem_i|altsyncram_component|auto_generated|q_a\(22))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][5]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][5]~regout\,
	datad => \breg|XREGS[23][5]~regout\,
	combout => \breg|ro2~393_combout\);

-- Location: LCFF_X53_Y43_N5
\breg|XREGS[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][5]~regout\);

-- Location: LCCOMB_X53_Y43_N4
\breg|ro2~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~394_combout\ = (\breg|ro2~393_combout\ & ((\breg|XREGS[31][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|ro2~393_combout\ & (((\breg|XREGS[27][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][5]~regout\,
	datab => \breg|ro2~393_combout\,
	datac => \breg|XREGS[27][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|ro2~394_combout\);

-- Location: LCCOMB_X54_Y47_N10
\breg|ro2~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~395_combout\ = (\breg|ro2~392_combout\ & (((\breg|ro2~394_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~392_combout\ & (\breg|ro2~387_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~387_combout\,
	datab => \breg|ro2~392_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|ro2~394_combout\,
	combout => \breg|ro2~395_combout\);

-- Location: LCFF_X61_Y40_N19
\breg|XREGS[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][5]~regout\);

-- Location: LCFF_X60_Y40_N1
\breg|XREGS[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][5]~regout\);

-- Location: LCFF_X60_Y40_N3
\breg|XREGS[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][5]~regout\);

-- Location: LCCOMB_X60_Y40_N2
\breg|ro2~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~396_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][5]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[4][5]~regout\,
	datac => \breg|XREGS[5][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|ro2~396_combout\);

-- Location: LCCOMB_X61_Y40_N18
\breg|ro2~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~397_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|ro2~396_combout\ & (\breg|XREGS[7][5]~regout\)) # (!\breg|ro2~396_combout\ & ((\breg|XREGS[6][5]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|ro2~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[6][5]~regout\,
	datad => \breg|ro2~396_combout\,
	combout => \breg|ro2~397_combout\);

-- Location: LCCOMB_X59_Y37_N22
\breg|ro2~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~398_combout\ = (\breg|ro2[18]~14_combout\ & (((\breg|ro2[18]~17_combout\)))) # (!\breg|ro2[18]~14_combout\ & ((\breg|ro2[18]~17_combout\ & ((\breg|ro2~397_combout\))) # (!\breg|ro2[18]~17_combout\ & (\breg|XREGS[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][5]~regout\,
	datab => \breg|ro2~397_combout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2[18]~17_combout\,
	combout => \breg|ro2~398_combout\);

-- Location: LCCOMB_X60_Y34_N0
\breg|ro2~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~399_combout\ = (\breg|ro2[18]~14_combout\ & ((\breg|ro2~398_combout\ & ((\breg|XREGS[3][5]~regout\))) # (!\breg|ro2~398_combout\ & (\breg|XREGS[2][5]~regout\)))) # (!\breg|ro2[18]~14_combout\ & (((\breg|ro2~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][5]~regout\,
	datab => \breg|XREGS[3][5]~regout\,
	datac => \breg|ro2[18]~14_combout\,
	datad => \breg|ro2~398_combout\,
	combout => \breg|ro2~399_combout\);

-- Location: LCCOMB_X60_Y44_N0
\breg|ro2~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~400_combout\ = (\breg|ro2[18]~13_combout\ & ((\breg|ro2[18]~2_combout\) # ((\breg|ro2~395_combout\)))) # (!\breg|ro2[18]~13_combout\ & (!\breg|ro2[18]~2_combout\ & ((\breg|ro2~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~13_combout\,
	datab => \breg|ro2[18]~2_combout\,
	datac => \breg|ro2~395_combout\,
	datad => \breg|ro2~399_combout\,
	combout => \breg|ro2~400_combout\);

-- Location: LCFF_X59_Y40_N29
\breg|XREGS[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][5]~regout\);

-- Location: LCFF_X59_Y40_N19
\breg|XREGS[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][5]~regout\);

-- Location: LCCOMB_X59_Y40_N28
\breg|ro2~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~401_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|XREGS[13][5]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][5]~regout\,
	datad => \breg|XREGS[13][5]~regout\,
	combout => \breg|ro2~401_combout\);

-- Location: LCFF_X60_Y42_N25
\breg|XREGS[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][5]~regout\);

-- Location: LCCOMB_X59_Y41_N4
\breg|ro2~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~402_combout\ = (\breg|ro2~401_combout\ & ((\breg|XREGS[15][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|ro2~401_combout\ & (((\breg|XREGS[14][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][5]~regout\,
	datab => \breg|ro2~401_combout\,
	datac => \breg|XREGS[14][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|ro2~402_combout\);

-- Location: LCCOMB_X59_Y45_N26
\breg|ro2~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~403_combout\ = (\breg|ro2[18]~2_combout\ & ((\breg|ro2~400_combout\ & ((\breg|ro2~402_combout\))) # (!\breg|ro2~400_combout\ & (\breg|ro2~385_combout\)))) # (!\breg|ro2[18]~2_combout\ & (((\breg|ro2~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2[18]~2_combout\,
	datab => \breg|ro2~385_combout\,
	datac => \breg|ro2~400_combout\,
	datad => \breg|ro2~402_combout\,
	combout => \breg|ro2~403_combout\);

-- Location: LCCOMB_X59_Y45_N16
\breg|ro2~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro2~404_combout\ = (\breg|ro2~25_combout\ & (((\contr|Mux10~1_combout\ & \Mux26~1_combout\)))) # (!\breg|ro2~25_combout\ & ((\breg|ro2~403_combout\) # ((\contr|Mux10~1_combout\ & \Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2~25_combout\,
	datab => \breg|ro2~403_combout\,
	datac => \contr|Mux10~1_combout\,
	datad => \Mux26~1_combout\,
	combout => \breg|ro2~404_combout\);

-- Location: LCFF_X59_Y45_N17
\breg|ro2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro2~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro2\(5));

-- Location: LCCOMB_X47_Y40_N6
\ulaB[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[5]~13_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector25~1_combout\) # (\gerador_imm|Selector25~0_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \breg|ro2\(5),
	datac => \gerador_imm|Selector25~1_combout\,
	datad => \gerador_imm|Selector25~0_combout\,
	combout => \ulaB[5]~13_combout\);

-- Location: LCCOMB_X56_Y37_N8
\ula|Selector26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~10_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~10_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Add0~10_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add1~10_combout\,
	combout => \ula|Selector26~5_combout\);

-- Location: LCCOMB_X52_Y36_N18
\ula|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(5)) # ((\ulaB[5]~13_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(5) $ (\ulaB[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(5),
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ulaB[5]~13_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector26~3_combout\);

-- Location: LCCOMB_X56_Y37_N22
\ula|Selector26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~6_combout\ = (\ula|Selector26~4_combout\) # ((\ula|Selector26~5_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector26~4_combout\,
	datab => \ula|Selector26~5_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector26~3_combout\,
	combout => \ula|Selector26~6_combout\);

-- Location: LCCOMB_X56_Y37_N4
\ula|Selector26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~7_combout\ = (\ula|ShiftRight0~60_combout\ & ((\ula|Selector17~1_combout\) # ((\ula|ShiftRight1~64_combout\ & \ula|Selector21~2_combout\)))) # (!\ula|ShiftRight0~60_combout\ & (\ula|ShiftRight1~64_combout\ & (\ula|Selector21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~60_combout\,
	datab => \ula|ShiftRight1~64_combout\,
	datac => \ula|Selector21~2_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector26~7_combout\);

-- Location: LCCOMB_X49_Y37_N28
\ula|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~24_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight1~23_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~23_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight0~14_combout\,
	combout => \ula|ShiftRight1~24_combout\);

-- Location: LCCOMB_X56_Y37_N30
\ula|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~0_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~24_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight1~24_combout\,
	datad => \ula|ShiftRight1~17_combout\,
	combout => \ula|Selector26~0_combout\);

-- Location: LCCOMB_X56_Y37_N0
\ula|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~1_combout\ = (\ula|Selector21~1_combout\ & ((\ulaB[3]~20_combout\ & ((\ula|Selector18~2_combout\))) # (!\ulaB[3]~20_combout\ & (\ula|Selector26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector26~0_combout\,
	datac => \ula|Selector18~2_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector26~1_combout\);

-- Location: LCCOMB_X56_Y37_N14
\ula|Selector26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~8_combout\ = (\ula|Selector26~2_combout\) # ((\ula|Selector26~6_combout\) # ((\ula|Selector26~7_combout\) # (\ula|Selector26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector26~2_combout\,
	datab => \ula|Selector26~6_combout\,
	datac => \ula|Selector26~7_combout\,
	datad => \ula|Selector26~1_combout\,
	combout => \ula|Selector26~8_combout\);

-- Location: LCCOMB_X54_Y35_N4
\PC[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[5]~4_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[5]~8_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[5]~8_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[5]~8_combout\,
	combout => \PC[5]~4_combout\);

-- Location: LCFF_X54_Y35_N5
\PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[5]~4_combout\,
	sdata => \PCmais4[5]~6_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(5));

-- Location: LCCOMB_X51_Y43_N14
\gerador_imm|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector27~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Selector27~4_combout\);

-- Location: LCCOMB_X51_Y43_N8
\gerador_imm|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector27~3_combout\ = (\gerador_imm|Selector27~4_combout\) # (\gerador_imm|Selector27~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Selector27~4_combout\,
	datad => \gerador_imm|Selector27~2_combout\,
	combout => \gerador_imm|Selector27~3_combout\);

-- Location: LCCOMB_X54_Y38_N12
\PC[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[4]~3_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[4]~6_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcJalr[4]~6_combout\,
	datab => \pcBranch[4]~6_combout\,
	datad => \contr|Mux2~3_combout\,
	combout => \PC[4]~3_combout\);

-- Location: LCFF_X54_Y38_N13
\PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[4]~3_combout\,
	sdata => \PCmais4[4]~4_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(4));

-- Location: LCCOMB_X50_Y40_N28
\contr|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux7~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & ((\mem_i|altsyncram_component|auto_generated|q_a\(4)) # (\mem_i|altsyncram_component|auto_generated|q_a\(2) $ (\mem_i|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (\mem_i|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \contr|Mux7~0_combout\);

-- Location: LCCOMB_X50_Y40_N30
\contr|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux7~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & !\contr|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \contr|Mux7~0_combout\,
	combout => \contr|Mux7~1_combout\);

-- Location: LCCOMB_X48_Y40_N26
\gerador_imm|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector14~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Mux5~0_combout\,
	combout => \gerador_imm|Selector14~2_combout\);

-- Location: LCCOMB_X48_Y40_N28
\ulaB[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[16]~2_combout\ = (\contr|Mux7~1_combout\ & (((\gerador_imm|Selector11~3_combout\) # (\gerador_imm|Selector14~2_combout\)))) # (!\contr|Mux7~1_combout\ & (\breg|ro2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro2\(16),
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \gerador_imm|Selector14~2_combout\,
	combout => \ulaB[16]~2_combout\);

-- Location: LCCOMB_X48_Y40_N2
\ula|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~4_combout\ = (!\ulaB[15]~3_combout\ & (!\ulaB[16]~2_combout\ & (!\ulaB[13]~5_combout\ & !\ulaB[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[15]~3_combout\,
	datab => \ulaB[16]~2_combout\,
	datac => \ulaB[13]~5_combout\,
	datad => \ulaB[14]~4_combout\,
	combout => \ula|ShiftRight1~4_combout\);

-- Location: LCCOMB_X50_Y39_N4
\ula|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~5_combout\ = (!\ulaB[8]~10_combout\ & (!\ulaB[12]~6_combout\ & (!\ulaB[9]~9_combout\ & !\ulaB[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~10_combout\,
	datab => \ulaB[12]~6_combout\,
	datac => \ulaB[9]~9_combout\,
	datad => \ulaB[11]~8_combout\,
	combout => \ula|ShiftRight1~5_combout\);

-- Location: LCCOMB_X51_Y39_N12
\ula|ShiftRight1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~3_combout\ = (!\ulaB[21]~33_combout\ & (!\ulaB[18]~1_combout\ & (!\ulaB[20]~31_combout\ & !\ulaB[19]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~33_combout\,
	datab => \ulaB[18]~1_combout\,
	datac => \ulaB[20]~31_combout\,
	datad => \ulaB[19]~0_combout\,
	combout => \ula|ShiftRight1~3_combout\);

-- Location: LCCOMB_X51_Y39_N4
\ula|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~6_combout\ = (\ula|ShiftRight1~2_combout\ & (\ula|ShiftRight1~4_combout\ & (\ula|ShiftRight1~5_combout\ & \ula|ShiftRight1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~2_combout\,
	datab => \ula|ShiftRight1~4_combout\,
	datac => \ula|ShiftRight1~5_combout\,
	datad => \ula|ShiftRight1~3_combout\,
	combout => \ula|ShiftRight1~6_combout\);

-- Location: LCCOMB_X53_Y37_N10
\ula|Selector28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~8_combout\ = (\breg|ro1\(3) & \ula_cnt|opcode.AND_OP~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \breg|ro1\(3),
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector28~8_combout\);

-- Location: LCCOMB_X57_Y39_N20
\ula|Selector28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~7_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~6_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~6_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~6_combout\,
	datad => \ula|Add1~6_combout\,
	combout => \ula|Selector28~7_combout\);

-- Location: LCCOMB_X50_Y39_N30
\ula|Selector28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|ro1\(3)) # ((\ulaB[3]~20_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|ro1\(3) $ (\ulaB[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \breg|ro1\(3),
	datac => \ulaB[3]~20_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector28~6_combout\);

-- Location: LCCOMB_X57_Y39_N30
\ula|Selector28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~9_combout\ = (\ula|Selector28~7_combout\) # ((\ula|Selector28~6_combout\) # ((\ulaB[3]~20_combout\ & \ula|Selector28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|Selector28~8_combout\,
	datac => \ula|Selector28~7_combout\,
	datad => \ula|Selector28~6_combout\,
	combout => \ula|Selector28~9_combout\);

-- Location: LCCOMB_X57_Y39_N0
\ula|Selector28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~10_combout\ = (\ula|Selector28~9_combout\) # ((\ula|Selector2~0_combout\ & ((!\ula|ShiftRight1~6_combout\) # (!\ula|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~9_combout\,
	datab => \ula|ShiftRight1~6_combout\,
	datac => \ula|Selector2~0_combout\,
	datad => \ula|Selector28~9_combout\,
	combout => \ula|Selector28~10_combout\);

-- Location: LCCOMB_X53_Y40_N14
\ula|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~15_combout\ = (\ulaB[0]~21_combout\ & ((\breg|ro1\(4)))) # (!\ulaB[0]~21_combout\ & (\breg|ro1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(3),
	datab => \breg|ro1\(4),
	datac => \ulaB[0]~21_combout\,
	combout => \ula|ShiftRight0~15_combout\);

-- Location: LCCOMB_X57_Y39_N24
\ula|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~2_combout\ = (\ula|ShiftRight1~26_combout\ & (((\ula|ShiftRight0~15_combout\ & !\ula|Selector3~2_combout\)))) # (!\ula|ShiftRight1~26_combout\ & ((\ula|ShiftRight0~55_combout\) # ((\ula|Selector3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~26_combout\,
	datab => \ula|ShiftRight0~55_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|Selector3~2_combout\,
	combout => \ula|Selector28~2_combout\);

-- Location: LCCOMB_X50_Y36_N14
\ula|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~56_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~7_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~7_combout\,
	datac => \ulaB[1]~18_combout\,
	datad => \ula|ShiftRight1~19_combout\,
	combout => \ula|ShiftRight0~56_combout\);

-- Location: LCCOMB_X57_Y39_N26
\ula|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~60_combout\ = (\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~56_combout\))) # (!\ulaB[2]~19_combout\ & (\ula|ShiftRight0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~57_combout\,
	datad => \ula|ShiftRight0~56_combout\,
	combout => \ula|ShiftRight1~60_combout\);

-- Location: LCCOMB_X57_Y39_N28
\ula|Selector28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~3_combout\ = (\ula|Selector3~2_combout\ & ((\ula|Selector28~2_combout\ & ((\ula|ShiftRight1~60_combout\))) # (!\ula|Selector28~2_combout\ & (\ula|ShiftRight0~10_combout\)))) # (!\ula|Selector3~2_combout\ & (((\ula|Selector28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~2_combout\,
	datab => \ula|ShiftRight0~10_combout\,
	datac => \ula|Selector28~2_combout\,
	datad => \ula|ShiftRight1~60_combout\,
	combout => \ula|Selector28~3_combout\);

-- Location: LCCOMB_X57_Y39_N14
\ula|Selector28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~4_combout\ = (\ula|ShiftRight1~59_combout\ & ((\ula|Selector21~2_combout\) # ((\ula|Selector28~3_combout\ & \ula|Selector21~1_combout\)))) # (!\ula|ShiftRight1~59_combout\ & (\ula|Selector28~3_combout\ & ((\ula|Selector21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~59_combout\,
	datab => \ula|Selector28~3_combout\,
	datac => \ula|Selector21~2_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector28~4_combout\);

-- Location: LCCOMB_X53_Y36_N18
\ula|Selector28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~5_combout\ = (\ula|Selector17~1_combout\ & ((\ula|ShiftRight1~57_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~57_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight0~58_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector28~5_combout\);

-- Location: LCCOMB_X57_Y39_N22
\ula|Selector28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~11_combout\ = (\ula|Selector28~12_combout\) # ((\ula|Selector28~10_combout\) # ((\ula|Selector28~4_combout\) # (\ula|Selector28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector28~12_combout\,
	datab => \ula|Selector28~10_combout\,
	datac => \ula|Selector28~4_combout\,
	datad => \ula|Selector28~5_combout\,
	combout => \ula|Selector28~11_combout\);

-- Location: LCCOMB_X54_Y39_N30
\PC[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[3]~2_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[3]~4_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcJalr[3]~4_combout\,
	datad => \pcBranch[3]~4_combout\,
	combout => \PC[3]~2_combout\);

-- Location: LCFF_X54_Y39_N31
\PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[3]~2_combout\,
	sdata => \PCmais4[3]~2_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(3));

-- Location: LCCOMB_X48_Y44_N30
\breg|ro1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~25_combout\ = (\contr|Mux10~1_combout\) # ((\breg|ro1[29]~24_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & !\breg|ro1[29]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~24_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|ro1[29]~16_combout\,
	datad => \contr|Mux10~1_combout\,
	combout => \breg|ro1~25_combout\);

-- Location: LCCOMB_X59_Y40_N22
\breg|ro1~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~590_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~590_combout\);

-- Location: LCFF_X58_Y44_N17
\breg|XREGS[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][31]~regout\);

-- Location: LCCOMB_X58_Y44_N16
\breg|ro1~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~591_combout\ = (\breg|ro1~590_combout\ & (((\breg|XREGS[15][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~590_combout\ & (\breg|XREGS[14][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][31]~regout\,
	datab => \breg|ro1~590_combout\,
	datac => \breg|XREGS[15][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~591_combout\);

-- Location: LCCOMB_X57_Y36_N30
\breg|ro1~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~584_combout\ = (\breg|ro1~583_combout\ & (((\breg|XREGS[11][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|ro1~583_combout\ & (\breg|XREGS[9][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~583_combout\,
	datab => \breg|XREGS[9][31]~regout\,
	datac => \breg|XREGS[11][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|ro1~584_combout\);

-- Location: LCFF_X61_Y40_N13
\breg|XREGS[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][31]~regout\);

-- Location: LCCOMB_X61_Y40_N12
\breg|ro1~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~586_combout\ = (\breg|ro1~585_combout\ & ((\breg|XREGS[7][31]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|ro1~585_combout\ & (((\breg|XREGS[6][31]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~585_combout\,
	datab => \breg|XREGS[7][31]~regout\,
	datac => \breg|XREGS[6][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|ro1~586_combout\);

-- Location: LCCOMB_X61_Y36_N8
\breg|ro1~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~588_combout\ = (\breg|ro1~587_combout\ & ((\breg|XREGS[3][31]~regout\) # ((!\breg|ro1[29]~16_combout\)))) # (!\breg|ro1~587_combout\ & (((\breg|ro1~586_combout\ & \breg|ro1[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~587_combout\,
	datab => \breg|XREGS[3][31]~regout\,
	datac => \breg|ro1~586_combout\,
	datad => \breg|ro1[29]~16_combout\,
	combout => \breg|ro1~588_combout\);

-- Location: LCCOMB_X60_Y35_N12
\breg|ro1~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~589_combout\ = (\breg|ro1[29]~10_combout\ & (\breg|ro1[29]~13_combout\)) # (!\breg|ro1[29]~10_combout\ & ((\breg|ro1[29]~13_combout\ & (\breg|ro1~584_combout\)) # (!\breg|ro1[29]~13_combout\ & ((\breg|ro1~588_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1[29]~10_combout\,
	datab => \breg|ro1[29]~13_combout\,
	datac => \breg|ro1~584_combout\,
	datad => \breg|ro1~588_combout\,
	combout => \breg|ro1~589_combout\);

-- Location: LCCOMB_X58_Y43_N28
\breg|ro1~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~592_combout\ = (\breg|ro1[29]~10_combout\ & ((\breg|ro1~589_combout\ & ((\breg|ro1~591_combout\))) # (!\breg|ro1~589_combout\ & (\breg|ro1~582_combout\)))) # (!\breg|ro1[29]~10_combout\ & (((\breg|ro1~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1~582_combout\,
	datab => \breg|ro1[29]~10_combout\,
	datac => \breg|ro1~591_combout\,
	datad => \breg|ro1~589_combout\,
	combout => \breg|ro1~592_combout\);

-- Location: LCCOMB_X50_Y40_N8
\breg|ro1~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|ro1~593_combout\ = (\contr|Mux10~1_combout\ & ((\Mux0~1_combout\) # ((!\breg|ro1~25_combout\ & \breg|ro1~592_combout\)))) # (!\contr|Mux10~1_combout\ & (!\breg|ro1~25_combout\ & ((\breg|ro1~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux10~1_combout\,
	datab => \breg|ro1~25_combout\,
	datac => \Mux0~1_combout\,
	datad => \breg|ro1~592_combout\,
	combout => \breg|ro1~593_combout\);

-- Location: LCFF_X50_Y40_N9
\breg|ro1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \breg|ro1~593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|ro1\(31));

-- Location: LCCOMB_X53_Y41_N28
\ula|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~55_combout\ = (\ulaB[0]~21_combout\ & (((\breg|ro1\(31))))) # (!\ulaB[0]~21_combout\ & ((\ulaB[1]~18_combout\ & ((\breg|ro1\(31)))) # (!\ulaB[1]~18_combout\ & (\breg|ro1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(30),
	datab => \breg|ro1\(31),
	datac => \ulaB[0]~21_combout\,
	datad => \ulaB[1]~18_combout\,
	combout => \ula|ShiftRight1~55_combout\);

-- Location: LCCOMB_X53_Y41_N26
\ula|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~56_combout\ = (\ulaB[2]~19_combout\ & (\ula|ShiftRight1~55_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~55_combout\,
	datac => \ula|ShiftRight0~49_combout\,
	datad => \ulaB[2]~19_combout\,
	combout => \ula|ShiftRight1~56_combout\);

-- Location: LCCOMB_X53_Y37_N2
\ula|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~54_combout\ = (!\ulaB[3]~20_combout\ & ((\ulaB[2]~19_combout\ & (\ula|ShiftRight0~47_combout\)) # (!\ulaB[2]~19_combout\ & ((\ula|ShiftRight0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~19_combout\,
	datab => \ulaB[3]~20_combout\,
	datac => \ula|ShiftRight0~47_combout\,
	datad => \ula|ShiftRight0~48_combout\,
	combout => \ula|ShiftRight1~54_combout\);

-- Location: LCCOMB_X53_Y37_N22
\ula|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~1_combout\ = (\ula|ShiftRight1~54_combout\) # ((\ula|ShiftRight1~56_combout\ & \ulaB[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~56_combout\,
	datac => \ulaB[3]~20_combout\,
	datad => \ula|ShiftRight1~54_combout\,
	combout => \ula|Selector13~1_combout\);

-- Location: LCCOMB_X53_Y41_N18
\ula|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~50_combout\ = (\ulaB[2]~19_combout\ & (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~25_combout\)))) # (!\ulaB[2]~19_combout\ & (((\ula|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ulaB[2]~19_combout\,
	datac => \ula|ShiftRight0~49_combout\,
	datad => \ula|ShiftRight0~25_combout\,
	combout => \ula|ShiftRight0~50_combout\);

-- Location: LCCOMB_X53_Y37_N4
\ula|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~0_combout\ = (\ula|ShiftRight1~54_combout\) # ((\ulaB[3]~20_combout\ & \ula|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~20_combout\,
	datab => \ula|ShiftRight0~50_combout\,
	datad => \ula|ShiftRight1~54_combout\,
	combout => \ula|Selector13~0_combout\);

-- Location: LCCOMB_X57_Y40_N16
\ula|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~44_combout\ = (\ulaB[1]~18_combout\ & (\ula|ShiftRight0~39_combout\)) # (!\ulaB[1]~18_combout\ & ((\ula|ShiftRight0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~18_combout\,
	datab => \ula|ShiftRight0~39_combout\,
	datad => \ula|ShiftRight0~41_combout\,
	combout => \ula|ShiftRight0~44_combout\);

-- Location: LCCOMB_X53_Y37_N26
\ula|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~2_combout\ = (\ula|ShiftRight1~26_combout\ & (\ula|ShiftRight0~43_combout\ & (!\ula|Selector3~2_combout\))) # (!\ula|ShiftRight1~26_combout\ & (((\ula|Selector3~2_combout\) # (\ula|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~43_combout\,
	datab => \ula|ShiftRight1~26_combout\,
	datac => \ula|Selector3~2_combout\,
	datad => \ula|ShiftRight0~44_combout\,
	combout => \ula|Selector29~2_combout\);

-- Location: LCCOMB_X53_Y37_N16
\ula|Selector29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~3_combout\ = (\ula|Selector3~2_combout\ & ((\ula|Selector29~2_combout\ & ((\ula|ShiftRight1~53_combout\))) # (!\ula|Selector29~2_combout\ & (\ula|ShiftRight0~42_combout\)))) # (!\ula|Selector3~2_combout\ & (((\ula|Selector29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector3~2_combout\,
	datab => \ula|ShiftRight0~42_combout\,
	datac => \ula|ShiftRight1~53_combout\,
	datad => \ula|Selector29~2_combout\,
	combout => \ula|Selector29~3_combout\);

-- Location: LCCOMB_X53_Y37_N14
\ula|Selector29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~4_combout\ = (\ula|Selector17~1_combout\ & ((\ula|Selector13~0_combout\) # ((\ula|Selector29~3_combout\ & \ula|Selector21~1_combout\)))) # (!\ula|Selector17~1_combout\ & (((\ula|Selector29~3_combout\ & \ula|Selector21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~1_combout\,
	datab => \ula|Selector13~0_combout\,
	datac => \ula|Selector29~3_combout\,
	datad => \ula|Selector21~1_combout\,
	combout => \ula|Selector29~4_combout\);

-- Location: LCCOMB_X49_Y38_N16
\ula|Selector29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~5_combout\ = (\ula|Add0~4_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~4_combout\)))) # (!\ula|Add0~4_combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~4_combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~4_combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector29~5_combout\);

-- Location: LCCOMB_X53_Y37_N20
\ula|Selector29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~10_combout\ = (\breg|ro1\(2) & ((\ulaB[2]~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\ulaB[2]~19_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))) # (!\breg|ro1\(2) & (((\ulaB[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|ro1\(2),
	datac => \ulaB[2]~19_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector29~10_combout\);

-- Location: LCCOMB_X53_Y37_N18
\ula|Selector29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~11_combout\ = (\breg|ro1\(2) & (((\ula|Selector29~10_combout\) # (\ula_cnt|opcode.OR_OP~combout\)))) # (!\breg|ro1\(2) & (\ula|Selector29~10_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\) # (\ula_cnt|opcode.OR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|ro1\(2),
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula|Selector29~10_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector29~11_combout\);

-- Location: LCCOMB_X53_Y37_N12
\ula|Selector29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~6_combout\ = (\ula|Selector29~11_combout\) # ((\ula|Selector2~0_combout\ & ((!\ula|ShiftRight1~9_combout\) # (!\ula|ShiftRight1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~6_combout\,
	datab => \ula|ShiftRight1~9_combout\,
	datac => \ula|Selector2~0_combout\,
	datad => \ula|Selector29~11_combout\,
	combout => \ula|Selector29~6_combout\);

-- Location: LCCOMB_X53_Y37_N6
\ula|Selector29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~7_combout\ = (\ula|Selector29~5_combout\) # ((\ula|Selector29~6_combout\) # ((\ula|Selector29~9_combout\ & \ula|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ula|Selector16~0_combout\,
	datac => \ula|Selector29~5_combout\,
	datad => \ula|Selector29~6_combout\,
	combout => \ula|Selector29~7_combout\);

-- Location: LCCOMB_X53_Y37_N28
\ula|Selector29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~8_combout\ = (\ula|Selector29~4_combout\) # ((\ula|Selector29~7_combout\) # ((\ula|Selector21~2_combout\ & \ula|Selector13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector21~2_combout\,
	datab => \ula|Selector13~1_combout\,
	datac => \ula|Selector29~4_combout\,
	datad => \ula|Selector29~7_combout\,
	combout => \ula|Selector29~8_combout\);

-- Location: LCCOMB_X53_Y42_N28
\PC[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[2]~1_combout\ = (\contr|Mux2~3_combout\ & (\pcJalr[2]~2_combout\)) # (!\contr|Mux2~3_combout\ & ((\pcBranch[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcJalr[2]~2_combout\,
	datad => \pcBranch[2]~2_combout\,
	combout => \PC[2]~1_combout\);

-- Location: LCFF_X53_Y42_N29
\PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[2]~1_combout\,
	sdata => \PCmais4[2]~0_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(2));

-- Location: LCCOMB_X50_Y40_N22
\contr|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux2~3_combout\ = (\contr|Mux2~2_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & !\mem_i|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	combout => \contr|Mux2~3_combout\);

-- Location: LCCOMB_X54_Y39_N16
\PC[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[1]~0_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[1]~0_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[1]~0_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[1]~0_combout\,
	combout => \PC[1]~0_combout\);

-- Location: LCFF_X54_Y39_N17
\PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[1]~0_combout\,
	sdata => PC(1),
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(1));

-- Location: LCCOMB_X54_Y39_N10
\PC[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[14]~13_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[14]~26_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[14]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[14]~26_combout\,
	datad => \pcJalr[14]~26_combout\,
	combout => \PC[14]~13_combout\);

-- Location: LCFF_X54_Y39_N11
\PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[14]~13_combout\,
	sdata => \PCmais4[14]~24_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(14));

-- Location: LCCOMB_X54_Y38_N24
\PC[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[22]~21_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[22]~42_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[22]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[22]~42_combout\,
	datab => \contr|Mux2~3_combout\,
	datad => \pcJalr[22]~42_combout\,
	combout => \PC[22]~21_combout\);

-- Location: LCFF_X54_Y38_N25
\PC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[22]~21_combout\,
	sdata => \PCmais4[22]~40_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(22));

-- Location: LCCOMB_X52_Y36_N6
\PC[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[25]~24_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[25]~48_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[25]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[25]~48_combout\,
	datad => \pcJalr[25]~48_combout\,
	combout => \PC[25]~24_combout\);

-- Location: LCFF_X52_Y36_N7
\PC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[25]~24_combout\,
	sdata => \PCmais4[25]~46_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(25));

-- Location: LCCOMB_X50_Y41_N8
\gerador_imm|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector1~2_combout\ = (\gerador_imm|Mux6~1_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(29)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & \gerador_imm|Selector0~2_combout\)))) # (!\gerador_imm|Mux6~1_combout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datad => \gerador_imm|Selector0~2_combout\,
	combout => \gerador_imm|Selector1~2_combout\);

-- Location: LCCOMB_X48_Y35_N28
\pcBranch[30]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[30]~58_combout\ = (PC(30) & ((\gerador_imm|Selector1~2_combout\ & (\pcBranch[29]~57\ & VCC)) # (!\gerador_imm|Selector1~2_combout\ & (!\pcBranch[29]~57\)))) # (!PC(30) & ((\gerador_imm|Selector1~2_combout\ & (!\pcBranch[29]~57\)) # 
-- (!\gerador_imm|Selector1~2_combout\ & ((\pcBranch[29]~57\) # (GND)))))
-- \pcBranch[30]~59\ = CARRY((PC(30) & (!\gerador_imm|Selector1~2_combout\ & !\pcBranch[29]~57\)) # (!PC(30) & ((!\pcBranch[29]~57\) # (!\gerador_imm|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(30),
	datab => \gerador_imm|Selector1~2_combout\,
	datad => VCC,
	cin => \pcBranch[29]~57\,
	combout => \pcBranch[30]~58_combout\,
	cout => \pcBranch[30]~59\);

-- Location: LCCOMB_X53_Y38_N28
\pcJalr[30]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[30]~58_combout\ = (\ula|Selector1~7_combout\ & ((PC(30) & (\pcJalr[29]~57\ & VCC)) # (!PC(30) & (!\pcJalr[29]~57\)))) # (!\ula|Selector1~7_combout\ & ((PC(30) & (!\pcJalr[29]~57\)) # (!PC(30) & ((\pcJalr[29]~57\) # (GND)))))
-- \pcJalr[30]~59\ = CARRY((\ula|Selector1~7_combout\ & (!PC(30) & !\pcJalr[29]~57\)) # (!\ula|Selector1~7_combout\ & ((!\pcJalr[29]~57\) # (!PC(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector1~7_combout\,
	datab => PC(30),
	datad => VCC,
	cin => \pcJalr[29]~57\,
	combout => \pcJalr[30]~58_combout\,
	cout => \pcJalr[30]~59\);

-- Location: LCCOMB_X54_Y38_N8
\PC[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[30]~29_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[30]~58_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[30]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[30]~58_combout\,
	datad => \pcJalr[30]~58_combout\,
	combout => \PC[30]~29_combout\);

-- Location: LCFF_X54_Y38_N9
\PC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[30]~29_combout\,
	sdata => \PCmais4[30]~56_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(30));

-- Location: LCCOMB_X48_Y35_N30
\pcBranch[31]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[31]~60_combout\ = PC(31) $ (\pcBranch[30]~59\ $ (!\gerador_imm|Selector0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(31),
	datad => \gerador_imm|Selector0~3_combout\,
	cin => \pcBranch[30]~59\,
	combout => \pcBranch[31]~60_combout\);

-- Location: LCCOMB_X53_Y38_N30
\pcJalr[31]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[31]~60_combout\ = PC(31) $ (\pcJalr[30]~59\ $ (!\ula|Selector0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(31),
	datad => \ula|Selector0~6_combout\,
	cin => \pcJalr[30]~59\,
	combout => \pcJalr[31]~60_combout\);

-- Location: LCCOMB_X57_Y38_N20
\PC[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[31]~30_combout\ = (\contr|Mux2~3_combout\ & ((\pcJalr[31]~60_combout\))) # (!\contr|Mux2~3_combout\ & (\pcBranch[31]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~3_combout\,
	datab => \pcBranch[31]~60_combout\,
	datad => \pcJalr[31]~60_combout\,
	combout => \PC[31]~30_combout\);

-- Location: LCCOMB_X49_Y34_N28
\PCmais4[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCmais4[31]~58_combout\ = \PCmais4[30]~57\ $ (PC(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => PC(31),
	cin => \PCmais4[30]~57\,
	combout => \PCmais4[31]~58_combout\);

-- Location: LCFF_X57_Y38_N21
\PC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC[31]~30_combout\,
	sdata => \PCmais4[31]~58_combout\,
	sload => \branchCond[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(31));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(0));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(1));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(2));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(3));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(4));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(5));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(6));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(7));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(8));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(10));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(11));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(12));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(13));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(14));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(15));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(16));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(17));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(18));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(19));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(20));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(21));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(22));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(23));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(24));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(25));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(26));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(27));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(28));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(29));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(30));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(31));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(0));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(1));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(2));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(3));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(4));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(5));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(6));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(7));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(8));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(9));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(10));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(11));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(12));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(13));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(14));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(15));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(16));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(17));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(18));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(19));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(20));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(21));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(22));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(23));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(24));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(25));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(26));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(27));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(28));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(29));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(30));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(31));
END structure;


