m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA-selfLearning/simple_fsm/quartus_prj/simulation/modelsim
vsimple_fsm
Z1 !s110 1625735418
!i10b 1
!s100 5NRS9dlnj:d2N:;F@Gic81
I74OH;667EhLg[b]V3mgig0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625735313
8D:/FPGA-selfLearning/simple_fsm/rtl/simple_fsm.v
FD:/FPGA-selfLearning/simple_fsm/rtl/simple_fsm.v
L0 1
Z3 OV;L;10.4b;61
r1
!s85 0
31
Z4 !s108 1625735418.000000
!s107 D:/FPGA-selfLearning/simple_fsm/rtl/simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/simple_fsm/rtl|D:/FPGA-selfLearning/simple_fsm/rtl/simple_fsm.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/simple_fsm/rtl
vtb_simple_fsm
R1
!i10b 1
!s100 P2B5K;_1gU;@MUV9A@Ubz2
I`UG3i8gc;ANJGaMlKGa`M1
R2
R0
w1625735023
8D:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim/tb_simple_fsm.v
FD:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim/tb_simple_fsm.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim/tb_simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim|D:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim/tb_simple_fsm.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/simple_fsm/quartus_prj/../sim
