-- VHDL Entity pipelinedOperators_test.pipelineAdder_tester.interface
--
-- Created:
--          by - leo.dosreis.UNKNOWN (WE5400)
--          at - 15:41:27 23.04.2018
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2015.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY pipelineAdder_tester IS
   GENERIC( 
      adderBitNb : positive := 32
   );
   PORT( 
      cOut  : IN     std_ulogic;
      sum   : IN     signed (adderBitNb-1 DOWNTO 0);
      a     : OUT    signed (adderBitNb-1 DOWNTO 0);
      b     : OUT    signed (adderBitNb-1 DOWNTO 0);
      cIn   : OUT    std_ulogic;
      clock : OUT    std_ulogic;
      reset : OUT    std_ulogic
   );

-- Declarations

END pipelineAdder_tester ;

