$date
	Tue Jun 17 04:44:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipelined_adder_tb $end
$var wire 8 ! Sum [7:0] $end
$var wire 1 " Cout $end
$var parameter 32 # N $end
$var reg 8 $ A [7:0] $end
$var reg 8 % B [7:0] $end
$var reg 1 & Cin $end
$var reg 1 ' clk $end
$var reg 1 ( reset $end
$scope module uut $end
$var wire 8 ) A [7:0] $end
$var wire 8 * B [7:0] $end
$var wire 1 & Cin $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var parameter 32 + N $end
$var parameter 32 , STAGES $end
$var reg 1 " Cout $end
$var reg 8 - Sum [7:0] $end
$var reg 1 . carry_mid $end
$var reg 1 / carry_out $end
$var reg 4 0 sum_high [3:0] $end
$var reg 4 1 sum_low [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 ,
b1000 +
b1000 #
$end
#0
$dumpvars
b0 1
b0 0
0/
0.
b0 -
b0 *
b0 )
1(
0'
0&
b0 %
b0 $
0"
b0 !
$end
#5000
1'
#10000
0'
b10100 %
b10100 *
b1010 $
b1010 )
0(
#15000
b1 0
b1110 1
1'
#20000
0'
1&
b1 %
b1 *
b11111111 $
b11111111 )
#25000
b11110 !
b11110 -
b1111 0
1.
b1 1
1'
#30000
0'
0&
b10000000 %
b10000000 *
b10000000 $
b10000000 )
#35000
b11110001 !
b11110001 -
1/
b1 0
0.
b0 1
1'
#40000
0'
b110111 %
b110111 *
b1100100 $
b1100100 )
#45000
1"
b10000 !
b10000 -
0/
b1001 0
b1011 1
1'
#50000
0'
1&
b1 %
b1 *
b1111111 $
b1111111 )
#55000
0"
b10011011 !
b10011011 -
b111 0
1.
b1 1
1'
#60000
0'
#65000
b1110001 !
b1110001 -
b1000 0
1'
#70000
0'
#75000
b10000001 !
b10000001 -
1'
#80000
0'
#85000
1'
#90000
0'
