// Seed: 1800461712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4[-1'b0] = id_3#(.id_5(!1));
endmodule
module module_1 #(
    parameter id_8 = 32'd19
) (
    output uwire id_0,
    output tri0  id_1,
    output wire  id_2
    , id_10,
    input  wire  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    output tri1  id_6,
    input  tri   id_7,
    input  tri0  _id_8
);
  wire id_11;
  logic [7:0] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_12[({id_8, 1})] = 1'b0;
  parameter id_13 = 1;
  assign id_11 = id_11;
  assign id_2 = 1'd0;
  assign id_10[""] = (id_10);
  wire id_14;
endmodule
