Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,71
design__inferred_latch__count,0
design__instance__count,32770
design__instance__area,178556
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1340
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0007755478727631271
power__switching__total,0.0003727938455995172
power__leakage__total,1.7483728242950747E-7
power__total,0.001148516545072198
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.9668129903647071
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.46681304587586
timing__hold__ws__corner:nom_tt_025C_1v80,0.26120539803772513
timing__setup__ws__corner:nom_tt_025C_1v80,57.001708078171696
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.261205
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.988068
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,798
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1340
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.843952376315878
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.343952431827031
timing__hold__ws__corner:nom_ss_100C_1v60,0.7664598062061246
timing__setup__ws__corner:nom_ss_100C_1v60,53.58350004257706
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.766460
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,81.106461
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1340
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.1984980014319657
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.6984980569431185
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08920997526534054
timing__setup__ws__corner:nom_ff_n40C_1v95,58.12113976831199
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.089210
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.462204
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,907
design__max_fanout_violation__count,1340
design__max_cap_violation__count,12
clock__skew__worst_hold,4.004090061738394
clock__skew__worst_setup,1.6332794468069374
timing__hold__ws,0.08920997526534054
timing__setup__ws,53.555255968031794
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.089210
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.499153
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,32770
design__instance__area__stdcell,178556
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.598645
design__instance__utilization__stdcell,0.598645
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,62974931
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,576189
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,704
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,14726
route__net__special,2
route__drc_errors__iter:1,15115
route__wirelength__iter:1,729402
route__drc_errors__iter:2,6140
route__wirelength__iter:2,723822
route__drc_errors__iter:3,6191
route__wirelength__iter:3,722115
route__drc_errors__iter:4,795
route__wirelength__iter:4,720697
route__drc_errors__iter:5,55
route__wirelength__iter:5,720595
route__drc_errors__iter:6,4
route__wirelength__iter:6,720560
route__drc_errors__iter:7,0
route__wirelength__iter:7,720559
route__drc_errors,0
route__wirelength,720559
route__vias,139715
route__vias__singlecut,139715
route__vias__multicut,0
design__disconnected_pin__count,356
design__critical_disconnected_pin__count,0
route__wirelength__max,929.47
timing__unannotated_net__count__corner:nom_tt_025C_1v80,703
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,703
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,703
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1340
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.8669593066612606
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.3669593621724134
timing__hold__ws__corner:min_tt_025C_1v80,0.2619020630053805
timing__setup__ws__corner:min_tt_025C_1v80,57.035593862198446
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.261902
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.348343
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,703
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,546
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1340
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.6588804133227213
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.158880468833874
timing__hold__ws__corner:min_ss_100C_1v60,0.7676861585938093
timing__setup__ws__corner:min_ss_100C_1v60,53.64020135449433
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.767686
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,81.775810
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,703
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1340
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.1332793912957846
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.6332794468069374
timing__hold__ws__corner:min_ff_n40C_1v95,0.0893265486862231
timing__setup__ws__corner:min_ff_n40C_1v95,58.14259815953883
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.089327
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.703308
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,703
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,32
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1340
design__max_cap_violation__count__corner:max_tt_025C_1v80,12
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.0486486420473224
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.548648697558475
timing__hold__ws__corner:max_tt_025C_1v80,0.2617708346401584
timing__setup__ws__corner:max_tt_025C_1v80,56.98479716058233
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.261771
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.641762
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,703
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,907
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1340
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.004090061738394
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.504090117249547
timing__hold__ws__corner:max_ss_100C_1v60,0.767191665244656
timing__setup__ws__corner:max_ss_100C_1v60,53.555255968031794
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.767192
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.499153
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,703
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1340
design__max_cap_violation__count__corner:max_ff_n40C_1v95,12
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.254413830537107
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.7544138860482599
timing__hold__ws__corner:max_ff_n40C_1v95,0.09033796189026133
timing__setup__ws__corner:max_ff_n40C_1v95,58.10947265626084
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.090338
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.222420
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,703
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,703
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000054734
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000555168
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000751979
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000555168
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007430000000000000013179561608733791899794596247375011444091796875
ir__drop__worst,0.00005470000000000000144224909792711741829407401382923126220703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
