// Seed: 3593292883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14, id_15, id_16;
  assign id_12 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    input  wand id_2,
    output wor  id_3
);
  logic [7:0] id_5, id_6;
  wire id_7, id_8, id_9;
  assign id_5[1] = 1;
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11,
      id_7,
      id_11,
      id_8,
      id_9,
      id_10,
      id_12
  );
endmodule
