part=xcau25p-ffvb676-2-e

[hls]
clock=5ns
flow_target=vivado
syn.file_cflags=/home/dkr/simula-one-fpga/vitis_workspace/isp-hls/src/xf_isp_accel.cpp,-IVitis_Libraries/vision/L1/include -Iinclude
syn.top=ISPPipeline_accel
tb.file_cflags=/home/dkr/simula-one-fpga/vitis_workspace/isp-hls/src/xf_isp_tb.cpp,-IVitis_Libraries/vision/L1/include -I/external/install/include/opencv4 -Iinclude
cosim.argv=/home/dkr/simula-one-fpga/hls/test.png
csim.argv=/home/dkr/simula-one-fpga/hls/raw_imx547_image.bin
csim.setup=true
package.ip.library=ISPPipeline
package.ip.vendor=SimulaVR
package.ip.version=1.0
package.output.file=/home/dkr/simula-one-fpga/hls/ip
package.output.format=ip_catalog
vivado.rtl=verilog
package.output.syn=false
tb.file=/home/dkr/simula-one-fpga/vitis_workspace/isp-hls/src/xf_isp_tb.cpp
csim.code_analyzer=0
syn.file=/home/dkr/simula-one-fpga/vitis_workspace/isp-hls/src/xf_isp_accel.cpp