 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : ALU
Version: O-2018.06-SP5-1
Date   : Fri Nov 19 18:18:51 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: X[8] (input port clocked by clk)
  Endpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[8] (in)                                0.05       0.10 r
  U323/Y (XOR2X1TS)                        0.42       0.52 r
  U449/Y (INVX2TS)                         0.28       0.80 f
  U328/Y (NAND2X1TS)                       0.24       1.04 r
  U407/Y (INVX2TS)                         0.18       1.22 f
  U410/Y (INVX2TS)                         0.12       1.34 r
  U830/Y (OAI22X1TS)                       0.14       1.48 f
  U261/S (ADDFX1TS)                        0.76       2.24 f
  mult_x_1_U261/ICO (CMPR42X2TS)           0.29       2.53 f
  U229/CO (CMPR42X1TS)                     0.41       2.94 f
  mult_x_1_U254/S (CMPR42X2TS)             0.96       3.90 f
  U219/Y (NOR2X1TS)                        0.19       4.09 r
  U161/Y (INVX1TS)                         0.13       4.23 f
  U628/Y (NAND2X1TS)                       0.10       4.32 r
  U237/Y (XNOR2X1TS)                       0.26       4.58 r
  U248/Y (NAND2BX1TS)                      0.32       4.90 r
  U630/Y (NAND2X1TS)                       0.16       5.06 f
  U101/Y (OAI21X2TS)                       0.19       5.25 r
  U938/CON (AFHCONX2TS)                    0.16       5.41 f
  U294/Y (OAI21X2TS)                       0.26       5.67 r
  U484/CON (AFHCONX2TS)                    0.17       5.84 f
  U493/Y (OAI2BB2X2TS)                     0.30       6.14 r
  U937/CON (AFHCONX2TS)                    0.17       6.30 f
  U642/CO (ACHCINX2TS)                     0.23       6.54 r
  U936/CON (AFHCONX2TS)                    0.21       6.74 f
  U644/Y (OAI21X4TS)                       0.20       6.94 r
  U935/CON (AFHCONX2TS)                    0.14       7.08 f
  U646/CO (ACHCINX2TS)                     0.23       7.31 r
  U934/CON (AFHCONX2TS)                    0.18       7.49 f
  U648/Y (OAI21X2TS)                       0.23       7.72 r
  U650/Y (OAI21X2TS)                       0.15       7.87 f
  U652/CO (ACHCINX2TS)                     0.19       8.05 r
  U933/CON (AFHCONX2TS)                    0.18       8.23 f
  U657/CO (ACHCINX2TS)                     0.22       8.45 r
  U97/Y (OAI2BB1X2TS)                      0.14       8.59 f
  U245/Y (NAND2X2TS)                       0.09       8.69 r
  U96/Y (AND2X4TS)                         0.20       8.89 r
  U95/Y (NAND2X6TS)                        0.09       8.98 f
  U667/Y (NOR2X8TS)                        0.11       9.09 r
  U523/Y (NAND2X4TS)                       0.09       9.19 f
  U668/Y (NOR2X4TS)                        0.11       9.30 r
  U53/Y (NAND2BX1TS)                       0.12       9.42 f
  U52/Y (XOR2X1TS)                         0.22       9.64 f
  y_reg_38_/D (DFFQX1TS)                   0.00       9.64 f
  data arrival time                                   9.64

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_38_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -9.64
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: X[8] (input port clocked by clk)
  Endpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[8] (in)                                0.05       0.10 r
  U323/Y (XOR2X1TS)                        0.42       0.52 r
  U449/Y (INVX2TS)                         0.28       0.80 f
  U328/Y (NAND2X1TS)                       0.24       1.04 r
  U407/Y (INVX2TS)                         0.18       1.22 f
  U410/Y (INVX2TS)                         0.12       1.34 r
  U830/Y (OAI22X1TS)                       0.14       1.48 f
  U261/S (ADDFX1TS)                        0.76       2.24 f
  mult_x_1_U261/ICO (CMPR42X2TS)           0.29       2.53 f
  U229/CO (CMPR42X1TS)                     0.41       2.94 f
  mult_x_1_U254/S (CMPR42X2TS)             0.96       3.90 f
  U219/Y (NOR2X1TS)                        0.19       4.09 r
  U161/Y (INVX1TS)                         0.13       4.23 f
  U628/Y (NAND2X1TS)                       0.10       4.32 r
  U237/Y (XNOR2X1TS)                       0.26       4.58 r
  U248/Y (NAND2BX1TS)                      0.32       4.90 r
  U630/Y (NAND2X1TS)                       0.16       5.06 f
  U101/Y (OAI21X2TS)                       0.19       5.25 r
  U938/CON (AFHCONX2TS)                    0.16       5.41 f
  U294/Y (OAI21X2TS)                       0.26       5.67 r
  U484/CON (AFHCONX2TS)                    0.17       5.84 f
  U493/Y (OAI2BB2X2TS)                     0.30       6.14 r
  U937/CON (AFHCONX2TS)                    0.17       6.30 f
  U642/CO (ACHCINX2TS)                     0.23       6.54 r
  U936/CON (AFHCONX2TS)                    0.21       6.74 f
  U644/Y (OAI21X4TS)                       0.20       6.94 r
  U935/CON (AFHCONX2TS)                    0.14       7.08 f
  U646/CO (ACHCINX2TS)                     0.23       7.31 r
  U934/CON (AFHCONX2TS)                    0.18       7.49 f
  U648/Y (OAI21X2TS)                       0.23       7.72 r
  U650/Y (OAI21X2TS)                       0.15       7.87 f
  U652/CO (ACHCINX2TS)                     0.19       8.05 r
  U933/CON (AFHCONX2TS)                    0.18       8.23 f
  U657/CO (ACHCINX2TS)                     0.22       8.45 r
  U97/Y (OAI2BB1X2TS)                      0.14       8.59 f
  U245/Y (NAND2X2TS)                       0.09       8.69 r
  U96/Y (AND2X4TS)                         0.20       8.89 r
  U95/Y (NAND2X6TS)                        0.09       8.98 f
  U667/Y (NOR2X8TS)                        0.11       9.09 r
  U523/Y (NAND2X4TS)                       0.09       9.19 f
  U668/Y (NOR2X4TS)                        0.11       9.30 r
  U304/Y (XOR2XLTS)                        0.30       9.60 f
  y_reg_37_/D (DFFQX1TS)                   0.00       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_37_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.36       9.64
  data required time                                  9.64
  -----------------------------------------------------------
  data required time                                  9.64
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/CON (AFHCONX2TS)                    0.20       8.33 r
  U657/CO (ACHCINX2TS)                     0.17       8.50 f
  U97/Y (OAI2BB1X2TS)                      0.12       8.61 r
  U245/Y (NAND2X2TS)                       0.09       8.70 f
  U96/Y (AND2X4TS)                         0.19       8.90 f
  U95/Y (NAND2X6TS)                        0.10       9.00 r
  U667/Y (NOR2X8TS)                        0.07       9.07 f
  U931/Y (OA21XLTS)                        0.38       9.45 f
  y_reg_35_/D (DFFQX1TS)                   0.00       9.45 f
  data arrival time                                   9.45

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_35_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.45
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: X[8] (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[8] (in)                                0.05       0.10 r
  U323/Y (XOR2X1TS)                        0.42       0.52 r
  U449/Y (INVX2TS)                         0.28       0.80 f
  U328/Y (NAND2X1TS)                       0.24       1.04 r
  U407/Y (INVX2TS)                         0.18       1.22 f
  U410/Y (INVX2TS)                         0.12       1.34 r
  U830/Y (OAI22X1TS)                       0.14       1.48 f
  U261/S (ADDFX1TS)                        0.76       2.24 f
  mult_x_1_U261/ICO (CMPR42X2TS)           0.29       2.53 f
  U229/CO (CMPR42X1TS)                     0.41       2.94 f
  mult_x_1_U254/S (CMPR42X2TS)             0.96       3.90 f
  U219/Y (NOR2X1TS)                        0.19       4.09 r
  U161/Y (INVX1TS)                         0.13       4.23 f
  U628/Y (NAND2X1TS)                       0.10       4.32 r
  U237/Y (XNOR2X1TS)                       0.26       4.58 r
  U248/Y (NAND2BX1TS)                      0.32       4.90 r
  U630/Y (NAND2X1TS)                       0.16       5.06 f
  U101/Y (OAI21X2TS)                       0.19       5.25 r
  U938/CON (AFHCONX2TS)                    0.16       5.41 f
  U294/Y (OAI21X2TS)                       0.26       5.67 r
  U484/CON (AFHCONX2TS)                    0.17       5.84 f
  U493/Y (OAI2BB2X2TS)                     0.30       6.14 r
  U937/CON (AFHCONX2TS)                    0.17       6.30 f
  U642/CO (ACHCINX2TS)                     0.23       6.54 r
  U936/CON (AFHCONX2TS)                    0.21       6.74 f
  U644/Y (OAI21X4TS)                       0.20       6.94 r
  U935/CON (AFHCONX2TS)                    0.14       7.08 f
  U646/CO (ACHCINX2TS)                     0.23       7.31 r
  U934/CON (AFHCONX2TS)                    0.18       7.49 f
  U648/Y (OAI21X2TS)                       0.23       7.72 r
  U650/Y (OAI21X2TS)                       0.15       7.87 f
  U652/CO (ACHCINX2TS)                     0.19       8.05 r
  U933/CON (AFHCONX2TS)                    0.18       8.23 f
  U657/CO (ACHCINX2TS)                     0.22       8.45 r
  U97/Y (OAI2BB1X2TS)                      0.14       8.59 f
  U245/Y (NAND2X2TS)                       0.09       8.69 r
  U96/Y (AND2X4TS)                         0.20       8.89 r
  U95/Y (NAND2X6TS)                        0.09       8.98 f
  U667/Y (NOR2X8TS)                        0.11       9.09 r
  U523/Y (NAND2X4TS)                       0.09       9.19 f
  U668/Y (NOR2X4TS)                        0.11       9.30 r
  U927/Y (AOI21X1TS)                       0.07       9.37 f
  y_reg_36_/D (DFFQX1TS)                   0.00       9.37 f
  data arrival time                                   9.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_36_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/CON (AFHCONX2TS)                    0.20       8.33 r
  U657/CO (ACHCINX2TS)                     0.17       8.50 f
  U97/Y (OAI2BB1X2TS)                      0.12       8.61 r
  U245/Y (NAND2X2TS)                       0.09       8.70 f
  U96/Y (AND2X4TS)                         0.19       8.90 f
  U932/Y (OA21XLTS)                        0.39       9.29 f
  y_reg_33_/D (DFFQX1TS)                   0.00       9.29 f
  data arrival time                                   9.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_33_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: X[8] (input port clocked by clk)
  Endpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[8] (in)                                0.05       0.10 r
  U323/Y (XOR2X1TS)                        0.42       0.52 r
  U449/Y (INVX2TS)                         0.28       0.80 f
  U328/Y (NAND2X1TS)                       0.24       1.04 r
  U407/Y (INVX2TS)                         0.18       1.22 f
  U410/Y (INVX2TS)                         0.12       1.34 r
  U830/Y (OAI22X1TS)                       0.14       1.48 f
  U261/S (ADDFX1TS)                        0.76       2.24 f
  mult_x_1_U261/ICO (CMPR42X2TS)           0.29       2.53 f
  U229/CO (CMPR42X1TS)                     0.41       2.94 f
  mult_x_1_U254/S (CMPR42X2TS)             0.96       3.90 f
  U219/Y (NOR2X1TS)                        0.19       4.09 r
  U161/Y (INVX1TS)                         0.13       4.23 f
  U628/Y (NAND2X1TS)                       0.10       4.32 r
  U237/Y (XNOR2X1TS)                       0.26       4.58 r
  U248/Y (NAND2BX1TS)                      0.32       4.90 r
  U630/Y (NAND2X1TS)                       0.16       5.06 f
  U101/Y (OAI21X2TS)                       0.19       5.25 r
  U938/CON (AFHCONX2TS)                    0.16       5.41 f
  U294/Y (OAI21X2TS)                       0.26       5.67 r
  U484/CON (AFHCONX2TS)                    0.17       5.84 f
  U493/Y (OAI2BB2X2TS)                     0.30       6.14 r
  U937/CON (AFHCONX2TS)                    0.17       6.30 f
  U642/CO (ACHCINX2TS)                     0.23       6.54 r
  U936/CON (AFHCONX2TS)                    0.21       6.74 f
  U644/Y (OAI21X4TS)                       0.20       6.94 r
  U935/CON (AFHCONX2TS)                    0.14       7.08 f
  U646/CO (ACHCINX2TS)                     0.23       7.31 r
  U934/CON (AFHCONX2TS)                    0.18       7.49 f
  U648/Y (OAI21X2TS)                       0.23       7.72 r
  U650/Y (OAI21X2TS)                       0.15       7.87 f
  U652/CO (ACHCINX2TS)                     0.19       8.05 r
  U933/CON (AFHCONX2TS)                    0.18       8.23 f
  U657/CO (ACHCINX2TS)                     0.22       8.45 r
  U97/Y (OAI2BB1X2TS)                      0.14       8.59 f
  U245/Y (NAND2X2TS)                       0.09       8.69 r
  U96/Y (AND2X4TS)                         0.20       8.89 r
  U95/Y (NAND2X6TS)                        0.09       8.98 f
  U667/Y (NOR2X8TS)                        0.11       9.09 r
  U928/Y (AOI21X1TS)                       0.07       9.16 f
  y_reg_34_/D (DFFQX1TS)                   0.00       9.16 f
  data arrival time                                   9.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_34_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -9.16
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/CON (AFHCONX2TS)                    0.20       8.33 r
  U657/CO (ACHCINX2TS)                     0.17       8.50 f
  U97/Y (OAI2BB1X2TS)                      0.12       8.61 r
  U245/Y (NAND2X2TS)                       0.09       8.70 f
  U300/Y (XOR2XLTS)                        0.19       8.90 f
  y_reg_32_/D (DFFQX1TS)                   0.00       8.90 f
  data arrival time                                   8.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_32_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -8.90
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/CON (AFHCONX2TS)                    0.20       8.33 r
  U657/CO (ACHCINX2TS)                     0.17       8.50 f
  U302/Y (XOR2XLTS)                        0.22       8.71 f
  y_reg_31_/D (DFFQX1TS)                   0.00       8.71 f
  data arrival time                                   8.71

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_31_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -8.71
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/CON (AFHCONX2TS)                    0.20       8.33 r
  U666/Y (XNOR2X1TS)                       0.26       8.59 f
  y_reg_30_/D (DFFQX1TS)                   0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_30_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U652/CO (ACHCINX2TS)                     0.16       8.12 f
  U933/S (AFHCONX2TS)                      0.34       8.47 f
  y_reg_29_/D (DFFQX1TS)                   0.00       8.47 f
  data arrival time                                   8.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_29_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.47
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U650/Y (OAI21X2TS)                       0.17       7.96 r
  U683/Y (XNOR2X1TS)                       0.26       8.22 f
  y_reg_28_/D (DFFQX1TS)                   0.00       8.22 f
  data arrival time                                   8.22

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_28_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -8.22
  -----------------------------------------------------------
  slack (MET)                                         1.44


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U648/Y (OAI21X2TS)                       0.17       7.79 f
  U305/Y (XOR2X1TS)                        0.22       8.01 f
  y_reg_27_/D (DFFQX1TS)                   0.00       8.01 f
  data arrival time                                   8.01

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_27_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -8.01
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/CON (AFHCONX2TS)                    0.21       7.62 r
  U98/Y (XOR2X1TS)                         0.27       7.89 f
  y_reg_26_/D (DFFQX1TS)                   0.00       7.89 f
  data arrival time                                   7.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_26_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -7.89
  -----------------------------------------------------------
  slack (MET)                                         1.77


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U646/CO (ACHCINX2TS)                     0.18       7.41 f
  U934/S (AFHCONX2TS)                      0.34       7.75 f
  y_reg_25_/D (DFFQX1TS)                   0.00       7.75 f
  data arrival time                                   7.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_25_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/CON (AFHCONX2TS)                    0.17       7.23 r
  U684/Y (XNOR2X1TS)                       0.26       7.49 f
  y_reg_24_/D (DFFQX1TS)                   0.00       7.49 f
  data arrival time                                   7.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_24_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -7.49
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U644/Y (OAI21X4TS)                       0.18       7.06 f
  U935/S (AFHCONX2TS)                      0.31       7.37 f
  y_reg_23_/D (DFFQX1TS)                   0.00       7.37 f
  data arrival time                                   7.37

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_23_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.37
  -----------------------------------------------------------
  slack (MET)                                         2.31


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/CON (AFHCONX2TS)                    0.25       6.88 r
  U297/Y (XOR2X1TS)                        0.30       7.18 f
  y_reg_22_/D (DFFQX1TS)                   0.00       7.18 f
  data arrival time                                   7.18

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_22_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -7.18
  -----------------------------------------------------------
  slack (MET)                                         2.48


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U642/CO (ACHCINX2TS)                     0.18       6.63 f
  U936/S (AFHCONX2TS)                      0.34       6.97 f
  y_reg_21_/D (DFFQX1TS)                   0.00       6.97 f
  data arrival time                                   6.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_21_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.97
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/CON (AFHCONX2TS)                    0.19       6.46 r
  U682/Y (XNOR2X1TS)                       0.26       6.71 f
  y_reg_20_/D (DFFQX1TS)                   0.00       6.71 f
  data arrival time                                   6.71

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_20_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -6.71
  -----------------------------------------------------------
  slack (MET)                                         2.94


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U493/Y (OAI2BB2X2TS)                     0.18       6.26 f
  U937/S (AFHCONX2TS)                      0.33       6.59 f
  y_reg_19_/D (DFFQX1TS)                   0.00       6.59 f
  data arrival time                                   6.59

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_19_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.59
  -----------------------------------------------------------
  slack (MET)                                         3.09


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/CON (AFHCONX2TS)                    0.19       6.08 r
  U299/Y (XOR2XLTS)                        0.25       6.34 f
  y_reg_18_/D (DFFQX1TS)                   0.00       6.34 f
  data arrival time                                   6.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_18_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.32


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U294/Y (OAI21X2TS)                       0.17       5.89 f
  U484/S (AFHCONX2TS)                      0.32       6.21 f
  y_reg_17_/D (DFFQX1TS)                   0.00       6.21 f
  data arrival time                                   6.21

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_17_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.21
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/CON (AFHCONX2TS)                    0.19       5.73 r
  U100/Y (XOR2XLTS)                        0.25       5.97 f
  y_reg_16_/D (DFFQX1TS)                   0.00       5.97 f
  data arrival time                                   5.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_16_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.97
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U136/Y (INVX1TS)                         0.14       5.49 f
  U924/Y (AOI21X1TS)                       0.16       5.65 r
  U301/Y (XOR2XLTS)                        0.22       5.87 f
  y_reg_14_/D (DFFQX1TS)                   0.00       5.87 f
  data arrival time                                   5.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_14_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.87
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U101/Y (OAI21X2TS)                       0.19       5.54 f
  U938/S (AFHCONX2TS)                      0.32       5.86 f
  y_reg_15_/D (DFFQX1TS)                   0.00       5.86 f
  data arrival time                                   5.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_15_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.86
  -----------------------------------------------------------
  slack (MET)                                         3.82


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U634/Y (OAI22X2TS)                       0.22       5.35 r
  U103/Y (XOR2XLTS)                        0.26       5.61 f
  y_reg_13_/D (DFFQX1TS)                   0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_13_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                         4.05


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/CO (AFHCINX2TS)                     0.23       5.13 f
  U140/Y (XOR2X1TS)                        0.27       5.40 f
  y_reg_12_/D (DFFQX1TS)                   0.00       5.40 f
  data arrival time                                   5.40

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_12_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.40
  -----------------------------------------------------------
  slack (MET)                                         4.26


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U105/Y (AOI21X1TS)                       0.29       4.90 r
  U142/S (AFHCINX2TS)                      0.42       5.32 f
  y_reg_11_/D (DFFQX1TS)                   0.00       5.32 f
  data arrival time                                   5.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_11_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.31       9.69
  data required time                                  9.69
  -----------------------------------------------------------
  data required time                                  9.69
  data arrival time                                  -5.32
  -----------------------------------------------------------
  slack (MET)                                         4.37


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U538/Y (OAI22X1TS)                       0.18       1.58 r
  U234/S (ADDFX1TS)                        0.49       2.07 f
  U241/Y (OR2X1TS)                         0.39       2.46 f
  U580/Y (AOI21X1TS)                       0.22       2.69 r
  U278/Y (OA21XLTS)                        0.32       3.01 r
  U583/Y (OAI21X1TS)                       0.19       3.20 f
  U597/Y (INVX1TS)                         0.13       3.33 r
  U598/Y (XOR2X1TS)                        0.28       3.61 r
  U244/Y (NOR2BX1TS)                       0.29       3.89 r
  U94/Y (OAI2BB2XLTS)                      0.21       4.10 f
  U253/Y (OAI21X1TS)                       0.28       4.38 r
  U145/Y (INVX1TS)                         0.14       4.52 f
  U293/Y (OAI21XLTS)                       0.26       4.78 r
  U941/Y (XNOR2X1TS)                       0.29       5.07 f
  y_reg_10_/D (DFFQX1TS)                   0.00       5.07 f
  data arrival time                                   5.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_10_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.07
  -----------------------------------------------------------
  slack (MET)                                         4.59


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U253/Y (OAI21X1TS)                       0.29       4.60 f
  U930/Y (XNOR2X1TS)                       0.25       4.86 f
  y_reg_9_/D (DFFQX1TS)                    0.00       4.86 f
  data arrival time                                   4.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_9_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -4.86
  -----------------------------------------------------------
  slack (MET)                                         4.80


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/CO (AFHCINX2TS)                     0.19       3.94 f
  U94/Y (OAI2BB2XLTS)                      0.38       4.32 r
  U295/Y (XOR2X1TS)                        0.35       4.67 f
  y_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                   4.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_8_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -4.67
  -----------------------------------------------------------
  slack (MET)                                         4.99


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U538/Y (OAI22X1TS)                       0.18       1.58 r
  U234/S (ADDFX1TS)                        0.49       2.07 f
  U241/Y (OR2X1TS)                         0.39       2.46 f
  U580/Y (AOI21X1TS)                       0.22       2.69 r
  U278/Y (OA21XLTS)                        0.32       3.01 r
  U583/Y (OAI21X1TS)                       0.19       3.20 f
  U597/Y (INVX1TS)                         0.13       3.33 r
  U598/Y (XOR2X1TS)                        0.28       3.61 r
  U307/Y (XOR2XLTS)                        0.28       3.89 r
  U306/Y (XOR2X1TS)                        0.35       4.24 f
  y_reg_7_/D (DFFQX1TS)                    0.00       4.24 f
  data arrival time                                   4.24

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_7_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                         5.42


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U263/Y (INVX2TS)                         0.12       1.41 f
  U575/Y (OAI22X1TS)                       0.18       1.59 r
  U60/S (ADDFX1TS)                         0.76       2.35 f
  U88/Y (NOR2XLTS)                         0.26       2.60 r
  U168/Y (INVX1TS)                         0.16       2.76 f
  U594/Y (NAND2X1TS)                       0.10       2.86 r
  U595/Y (XOR2X1TS)                        0.22       3.09 f
  U110/Y (CLKBUFX2TS)                      0.29       3.37 f
  U942/CON (AFHCONX2TS)                    0.38       3.75 r
  U926/S (AFHCINX2TS)                      0.39       4.14 f
  y_reg_6_/D (DFFQX1TS)                    0.00       4.14 f
  data arrival time                                   4.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_6_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.31       9.69
  data required time                                  9.69
  -----------------------------------------------------------
  data required time                                  9.69
  data arrival time                                  -4.14
  -----------------------------------------------------------
  slack (MET)                                         5.54


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U412/Y (INVX2TS)                         0.12       1.41 f
  U213/Y (OAI22X1TS)                       0.20       1.60 r
  U171/S (ADDHX1TS)                        0.27       1.88 f
  U549/Y (NOR2X1TS)                        0.22       2.10 r
  U256/Y (INVX2TS)                         0.12       2.22 f
  U565/Y (NAND2X1TS)                       0.09       2.31 r
  U566/Y (XOR2X1TS)                        0.32       2.63 r
  U943/CON (AFHCONX2TS)                    0.49       3.12 f
  U475/CO (AFHCINX2TS)                     0.32       3.44 r
  U942/S (AFHCONX2TS)                      0.38       3.82 f
  y_reg_5_/D (DFFQX1TS)                    0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_5_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (MET)                                         5.87


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.05       0.10 r
  U314/Y (BUFX3TS)                         0.17       0.27 r
  U420/Y (INVX2TS)                         0.09       0.37 f
  U421/Y (INVX2TS)                         0.11       0.48 r
  U535/Y (XNOR2X1TS)                       0.20       0.67 r
  U451/Y (INVX2TS)                         0.21       0.88 f
  U454/Y (INVX2TS)                         0.12       1.00 r
  U324/Y (AND2X2TS)                        0.28       1.28 r
  U412/Y (INVX2TS)                         0.12       1.41 f
  U213/Y (OAI22X1TS)                       0.20       1.60 r
  U171/S (ADDHX1TS)                        0.27       1.88 f
  U549/Y (NOR2X1TS)                        0.22       2.10 r
  U256/Y (INVX2TS)                         0.12       2.22 f
  U565/Y (NAND2X1TS)                       0.09       2.31 r
  U566/Y (XOR2X1TS)                        0.32       2.63 r
  U943/CON (AFHCONX2TS)                    0.49       3.12 f
  U475/S (AFHCINX2TS)                      0.46       3.58 f
  y_reg_4_/D (DFFQX1TS)                    0.00       3.58 f
  data arrival time                                   3.58

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_4_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.31       9.69
  data required time                                  9.69
  -----------------------------------------------------------
  data required time                                  9.69
  data arrival time                                  -3.58
  -----------------------------------------------------------
  slack (MET)                                         6.11


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U470/Y (BUFX20TS)                        0.80       1.67 r
  U290/Y (CLKAND2X2TS)                     0.57       2.24 r
  U945/CON (AFHCONX2TS)                    0.35       2.59 f
  U944/CO (AFHCINX2TS)                     0.25       2.83 r
  U943/S (AFHCONX2TS)                      0.37       3.21 f
  y_reg_3_/D (DFFQX1TS)                    0.00       3.21 f
  data arrival time                                   3.21

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_3_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.21
  -----------------------------------------------------------
  slack (MET)                                         6.48


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U470/Y (BUFX20TS)                        0.80       1.67 r
  U290/Y (CLKAND2X2TS)                     0.57       2.24 r
  U945/CON (AFHCONX2TS)                    0.35       2.59 f
  U944/S (AFHCINX2TS)                      0.39       2.97 f
  y_reg_2_/D (DFFQX1TS)                    0.00       2.97 f
  data arrival time                                   2.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_2_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.31       9.69
  data required time                                  9.69
  -----------------------------------------------------------
  data required time                                  9.69
  data arrival time                                  -2.97
  -----------------------------------------------------------
  slack (MET)                                         6.71


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U470/Y (BUFX20TS)                        0.80       1.67 r
  U290/Y (CLKAND2X2TS)                     0.57       2.24 r
  U945/S (AFHCONX2TS)                      0.43       2.67 f
  y_reg_1_/D (DFFQX1TS)                    0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_1_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         7.02


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U470/Y (BUFX20TS)                        0.80       1.67 r
  U186/Y (XOR2X1TS)                        0.48       2.15 f
  y_reg_0_/D (DFFXLTS)                     0.00       2.15 f
  data arrival time                                   2.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_0_/CK (DFFXLTS)                    0.00      10.00 r
  library setup time                      -0.53       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         7.32


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U470/Y (BUFX20TS)                        0.80       1.67 r
  y[0] (out)                               0.00       1.67 r
  data arrival time                                   1.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_33_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_33_/Q (DFFQX1TS)                   0.85       0.85 r
  U508/Y (BUFX20TS)                        0.77       1.62 r
  y[33] (out)                              0.00       1.62 r
  data arrival time                                   1.62

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         8.33


  Startpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_35_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_35_/Q (DFFQX1TS)                   0.81       0.81 r
  U507/Y (BUFX20TS)                        0.74       1.55 r
  y[35] (out)                              0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.40


  Startpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_7_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_7_/Q (DFFQX1TS)                    0.78       0.78 r
  U504/Y (BUFX20TS)                        0.72       1.50 r
  y[7] (out)                               0.00       1.50 r
  data arrival time                                   1.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         8.45


  Startpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_10_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_10_/Q (DFFQX1TS)                   0.77       0.77 r
  U478/Y (BUFX20TS)                        0.72       1.49 r
  y[10] (out)                              0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_9_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_9_/Q (DFFQX1TS)                    0.76       0.76 r
  U477/Y (BUFX20TS)                        0.71       1.47 r
  y[9] (out)                               0.00       1.47 r
  data arrival time                                   1.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         8.48


  Startpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_32_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_32_/Q (DFFQX1TS)                   0.75       0.75 r
  U494/Y (BUFX20TS)                        0.71       1.46 r
  y[32] (out)                              0.00       1.46 r
  data arrival time                                   1.46

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                         8.49


  Startpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_30_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_30_/Q (DFFQX1TS)                   0.72       0.72 r
  U500/Y (BUFX20TS)                        0.70       1.42 r
  y[30] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_24_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_24_/Q (DFFQX1TS)                   0.72       0.72 r
  U499/Y (BUFX20TS)                        0.70       1.42 r
  y[24] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_20_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_20_/Q (DFFQX1TS)                   0.72       0.72 r
  U498/Y (BUFX20TS)                        0.70       1.42 r
  y[20] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_12_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_12_/Q (DFFQX1TS)                   0.72       0.72 r
  U607/Y (BUFX20TS)                        0.70       1.42 r
  y[12] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_28_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_28_/Q (DFFQX1TS)                   0.72       0.72 r
  U495/Y (BUFX20TS)                        0.69       1.41 r
  y[28] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_27_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_27_/Q (DFFQX1TS)                   0.72       0.72 r
  U503/Y (BUFX20TS)                        0.69       1.41 r
  y[27] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_14_/Q (DFFQX1TS)                   0.72       0.72 r
  U496/Y (BUFX20TS)                        0.69       1.41 r
  y[14] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_18_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_18_/Q (DFFQX1TS)                   0.72       0.72 r
  U492/Y (BUFX20TS)                        0.69       1.41 r
  y[18] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_37_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_37_/Q (DFFQX1TS)                   0.72       0.72 r
  U502/Y (BUFX20TS)                        0.69       1.41 r
  y[37] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_31_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_31_/Q (DFFQX1TS)                   0.72       0.72 r
  U501/Y (BUFX20TS)                        0.69       1.41 r
  y[31] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_29_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_29_/Q (DFFQX1TS)                   0.72       0.72 r
  U480/Y (BUFX20TS)                        0.69       1.41 r
  y[29] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_25_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_25_/Q (DFFQX1TS)                   0.72       0.72 r
  U479/Y (BUFX20TS)                        0.69       1.41 r
  y[25] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_23_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_23_/Q (DFFQX1TS)                   0.72       0.72 r
  U482/Y (BUFX20TS)                        0.69       1.41 r
  y[23] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_21_/Q (DFFQX1TS)                   0.72       0.72 r
  U481/Y (BUFX20TS)                        0.69       1.41 r
  y[21] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_19_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_19_/Q (DFFQX1TS)                   0.72       0.72 r
  U485/Y (BUFX20TS)                        0.69       1.41 r
  y[19] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_17_/Q (DFFQX1TS)                   0.72       0.72 r
  U483/Y (BUFX20TS)                        0.69       1.41 r
  y[17] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_15_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_15_/Q (DFFQX1TS)                   0.72       0.72 r
  U486/Y (BUFX20TS)                        0.69       1.41 r
  y[15] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_5_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_5_/Q (DFFQX1TS)                    0.72       0.72 r
  U473/Y (BUFX20TS)                        0.69       1.41 r
  y[5] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_3_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_3_/Q (DFFQX1TS)                    0.72       0.72 r
  U472/Y (BUFX20TS)                        0.69       1.41 r
  y[3] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_1_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_1_/Q (DFFQX1TS)                    0.72       0.72 r
  U469/Y (BUFX20TS)                        0.69       1.41 r
  y[1] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_11_/Q (DFFQX1TS)                   0.72       0.72 r
  U525/Y (BUFX20TS)                        0.69       1.41 r
  y[11] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_6_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_6_/Q (DFFQX1TS)                    0.72       0.72 r
  U471/Y (BUFX20TS)                        0.69       1.41 r
  y[6] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_4_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_4_/Q (DFFQX1TS)                    0.72       0.72 r
  U474/Y (BUFX20TS)                        0.69       1.41 r
  y[4] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_2_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_2_/Q (DFFQX1TS)                    0.72       0.72 r
  U524/Y (BUFX20TS)                        0.69       1.41 r
  y[2] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_38_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_38_/Q (DFFQX1TS)                   0.72       0.72 r
  U476/Y (BUFX20TS)                        0.69       1.41 r
  y[38] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_36_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_36_/Q (DFFQX1TS)                   0.72       0.72 r
  U506/Y (BUFX20TS)                        0.69       1.41 r
  y[36] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_34_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_34_/Q (DFFQX1TS)                   0.72       0.72 r
  U505/Y (BUFX20TS)                        0.69       1.41 r
  y[34] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_26_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_26_/Q (DFFQX1TS)                   0.72       0.72 r
  U489/Y (BUFX20TS)                        0.69       1.41 r
  y[26] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_22_/Q (DFFQX1TS)                   0.72       0.72 r
  U490/Y (BUFX20TS)                        0.69       1.41 r
  y[22] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_16_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_16_/Q (DFFQX1TS)                   0.72       0.72 r
  U487/Y (BUFX20TS)                        0.69       1.41 r
  y[16] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_8_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_8_/Q (DFFQX1TS)                    0.72       0.72 r
  U488/Y (BUFX20TS)                        0.69       1.41 r
  y[8] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_13_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_13_/Q (DFFQX1TS)                   0.72       0.72 r
  U491/Y (BUFX20TS)                        0.69       1.41 r
  y[13] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


1
