
MCU6050-i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005c00  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405c00  00405c00  00015c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00405c08  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000120  204009c0  004065c8  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400ae0  004066e8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402ae0  004086e8  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014aa1  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000026cf  00000000  00000000  000354e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007106  00000000  00000000  00037bb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c20  00000000  00000000  0003ecbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b98  00000000  00000000  0003f8dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f933  00000000  00000000  00040475  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000be3e  00000000  00000000  0005fda8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008e525  00000000  00000000  0006bbe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000040b4  00000000  00000000  000fa10c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2a 40 20 39 1b 40 00 e9 1b 40 00 e9 1b 40 00     .*@ 9.@...@...@.
  400010:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40003c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40004c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40005c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 f9 0f 40 00     ..@...@.......@.
  40006c:	11 10 40 00 29 10 40 00 e9 1b 40 00 e9 1b 40 00     ..@.).@...@...@.
  40007c:	e9 1b 40 00 41 10 40 00 59 10 40 00 e9 1b 40 00     ..@.A.@.Y.@...@.
  40008c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40009c:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000ac:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000bc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000cc:	e9 1b 40 00 00 00 00 00 e9 1b 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000ec:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  4000fc:	e9 1b 40 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ..@...@...@...@.
  40010c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e9 1b 40 00 e9 1b 40 00 e9 1b 40 00     ......@...@...@.
  40012c:	e9 1b 40 00 e9 1b 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40013c:	e9 1b 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00405c08 	.word	0x00405c08

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405c08 	.word	0x00405c08
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00405c08 	.word	0x00405c08
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00401171 	.word	0x00401171
  40022c:	004011dd 	.word	0x004011dd
  400230:	0040124d 	.word	0x0040124d

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	004011a9 	.word	0x004011a9
  4002a0:	004012c5 	.word	0x004012c5

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	004012e1 	.word	0x004012e1
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	004012fd 	.word	0x004012fd
  400418:	00401319 	.word	0x00401319

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401d59 	.word	0x00401d59
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00401071 	.word	0x00401071
  40051c:	004010ed 	.word	0x004010ed
  400520:	00401bf1 	.word	0x00401bf1
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400a8c 	.word	0x20400a8c
  400578:	20400a94 	.word	0x20400a94

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400a90 	.word	0x20400a90
  4005e4:	20400a94 	.word	0x20400a94

004005e8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005e8:	b480      	push	{r7}
  4005ea:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <SCB_EnableICache+0x34>)
  4005f6:	2200      	movs	r2, #0
  4005f8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005fc:	4a07      	ldr	r2, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  4005fe:	4b07      	ldr	r3, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  400600:	695b      	ldr	r3, [r3, #20]
  400602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400606:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400608:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40060c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400610:	bf00      	nop
  400612:	46bd      	mov	sp, r7
  400614:	f85d 7b04 	ldr.w	r7, [sp], #4
  400618:	4770      	bx	lr
  40061a:	bf00      	nop
  40061c:	e000ed00 	.word	0xe000ed00

00400620 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400620:	b480      	push	{r7}
  400622:	b08b      	sub	sp, #44	; 0x2c
  400624:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400626:	4b26      	ldr	r3, [pc, #152]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400628:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40062c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40062e:	69fb      	ldr	r3, [r7, #28]
  400630:	0b5b      	lsrs	r3, r3, #13
  400632:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400636:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400638:	69fb      	ldr	r3, [r7, #28]
  40063a:	f003 0307 	and.w	r3, r3, #7
  40063e:	3304      	adds	r3, #4
  400640:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400642:	69fb      	ldr	r3, [r7, #28]
  400644:	08db      	lsrs	r3, r3, #3
  400646:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40064a:	617b      	str	r3, [r7, #20]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400650:	68bb      	ldr	r3, [r7, #8]
  400652:	fab3 f383 	clz	r3, r3
  400656:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400658:	687b      	ldr	r3, [r7, #4]
  40065a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40065c:	f003 031f 	and.w	r3, r3, #31
  400660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400662:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400666:	697b      	ldr	r3, [r7, #20]
  400668:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40066a:	6a3a      	ldr	r2, [r7, #32]
  40066c:	693b      	ldr	r3, [r7, #16]
  40066e:	fa02 f303 	lsl.w	r3, r2, r3
  400672:	4619      	mov	r1, r3
  400674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400676:	69bb      	ldr	r3, [r7, #24]
  400678:	fa02 f303 	lsl.w	r3, r2, r3
  40067c:	430b      	orrs	r3, r1
  40067e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400680:	4a0f      	ldr	r2, [pc, #60]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400688:	6a3b      	ldr	r3, [r7, #32]
  40068a:	1e5a      	subs	r2, r3, #1
  40068c:	623a      	str	r2, [r7, #32]
  40068e:	2b00      	cmp	r3, #0
  400690:	d1eb      	bne.n	40066a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400694:	1e5a      	subs	r2, r3, #1
  400696:	627a      	str	r2, [r7, #36]	; 0x24
  400698:	2b00      	cmp	r3, #0
  40069a:	d1e4      	bne.n	400666 <SCB_EnableDCache+0x46>
  40069c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4006a0:	4a07      	ldr	r2, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a2:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a4:	695b      	ldr	r3, [r3, #20]
  4006a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006aa:	6153      	str	r3, [r2, #20]
  4006ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006b0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006b4:	bf00      	nop
  4006b6:	372c      	adds	r7, #44	; 0x2c
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr
  4006c0:	e000ed00 	.word	0xe000ed00

004006c4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006c4:	b580      	push	{r7, lr}
  4006c6:	b082      	sub	sp, #8
  4006c8:	af00      	add	r7, sp, #0
  4006ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006cc:	6878      	ldr	r0, [r7, #4]
  4006ce:	4b03      	ldr	r3, [pc, #12]	; (4006dc <sysclk_enable_peripheral_clock+0x18>)
  4006d0:	4798      	blx	r3
}
  4006d2:	bf00      	nop
  4006d4:	3708      	adds	r7, #8
  4006d6:	46bd      	mov	sp, r7
  4006d8:	bd80      	pop	{r7, pc}
  4006da:	bf00      	nop
  4006dc:	00401335 	.word	0x00401335

004006e0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006e4:	200a      	movs	r0, #10
  4006e6:	4b08      	ldr	r3, [pc, #32]	; (400708 <ioport_init+0x28>)
  4006e8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006ea:	200b      	movs	r0, #11
  4006ec:	4b06      	ldr	r3, [pc, #24]	; (400708 <ioport_init+0x28>)
  4006ee:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006f0:	200c      	movs	r0, #12
  4006f2:	4b05      	ldr	r3, [pc, #20]	; (400708 <ioport_init+0x28>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006f6:	2010      	movs	r0, #16
  4006f8:	4b03      	ldr	r3, [pc, #12]	; (400708 <ioport_init+0x28>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006fc:	2011      	movs	r0, #17
  4006fe:	4b02      	ldr	r3, [pc, #8]	; (400708 <ioport_init+0x28>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bf00      	nop
  400704:	bd80      	pop	{r7, pc}
  400706:	bf00      	nop
  400708:	004006c5 	.word	0x004006c5

0040070c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40070c:	b480      	push	{r7}
  40070e:	b089      	sub	sp, #36	; 0x24
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	61fb      	str	r3, [r7, #28]
  400718:	69fb      	ldr	r3, [r7, #28]
  40071a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40071c:	69bb      	ldr	r3, [r7, #24]
  40071e:	095a      	lsrs	r2, r3, #5
  400720:	69fb      	ldr	r3, [r7, #28]
  400722:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 031f 	and.w	r3, r3, #31
  40072a:	2101      	movs	r1, #1
  40072c:	fa01 f303 	lsl.w	r3, r1, r3
  400730:	613a      	str	r2, [r7, #16]
  400732:	60fb      	str	r3, [r7, #12]
  400734:	693b      	ldr	r3, [r7, #16]
  400736:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400738:	68ba      	ldr	r2, [r7, #8]
  40073a:	4b06      	ldr	r3, [pc, #24]	; (400754 <ioport_disable_pin+0x48>)
  40073c:	4413      	add	r3, r2
  40073e:	025b      	lsls	r3, r3, #9
  400740:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400746:	bf00      	nop
  400748:	3724      	adds	r7, #36	; 0x24
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	00200707 	.word	0x00200707

00400758 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400758:	b480      	push	{r7}
  40075a:	b08d      	sub	sp, #52	; 0x34
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	6039      	str	r1, [r7, #0]
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	62fb      	str	r3, [r7, #44]	; 0x2c
  400766:	683b      	ldr	r3, [r7, #0]
  400768:	62bb      	str	r3, [r7, #40]	; 0x28
  40076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40076c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400770:	095a      	lsrs	r2, r3, #5
  400772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400774:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400776:	6a3b      	ldr	r3, [r7, #32]
  400778:	f003 031f 	and.w	r3, r3, #31
  40077c:	2101      	movs	r1, #1
  40077e:	fa01 f303 	lsl.w	r3, r1, r3
  400782:	61fa      	str	r2, [r7, #28]
  400784:	61bb      	str	r3, [r7, #24]
  400786:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400788:	617b      	str	r3, [r7, #20]
  40078a:	69fb      	ldr	r3, [r7, #28]
  40078c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40078e:	693a      	ldr	r2, [r7, #16]
  400790:	4b37      	ldr	r3, [pc, #220]	; (400870 <ioport_set_pin_mode+0x118>)
  400792:	4413      	add	r3, r2
  400794:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400796:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400798:	697b      	ldr	r3, [r7, #20]
  40079a:	f003 0308 	and.w	r3, r3, #8
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d003      	beq.n	4007aa <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	69ba      	ldr	r2, [r7, #24]
  4007a6:	665a      	str	r2, [r3, #100]	; 0x64
  4007a8:	e002      	b.n	4007b0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007b0:	697b      	ldr	r3, [r7, #20]
  4007b2:	f003 0310 	and.w	r3, r3, #16
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d004      	beq.n	4007c4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007ba:	68fb      	ldr	r3, [r7, #12]
  4007bc:	69ba      	ldr	r2, [r7, #24]
  4007be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007c2:	e003      	b.n	4007cc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	69ba      	ldr	r2, [r7, #24]
  4007c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007cc:	697b      	ldr	r3, [r7, #20]
  4007ce:	f003 0320 	and.w	r3, r3, #32
  4007d2:	2b00      	cmp	r3, #0
  4007d4:	d003      	beq.n	4007de <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	69ba      	ldr	r2, [r7, #24]
  4007da:	651a      	str	r2, [r3, #80]	; 0x50
  4007dc:	e002      	b.n	4007e4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007e4:	697b      	ldr	r3, [r7, #20]
  4007e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007ea:	2b00      	cmp	r3, #0
  4007ec:	d003      	beq.n	4007f6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	69ba      	ldr	r2, [r7, #24]
  4007f2:	621a      	str	r2, [r3, #32]
  4007f4:	e002      	b.n	4007fc <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400802:	2b00      	cmp	r3, #0
  400804:	d004      	beq.n	400810 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	69ba      	ldr	r2, [r7, #24]
  40080a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40080e:	e003      	b.n	400818 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400810:	68fb      	ldr	r3, [r7, #12]
  400812:	69ba      	ldr	r2, [r7, #24]
  400814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400818:	697b      	ldr	r3, [r7, #20]
  40081a:	f003 0301 	and.w	r3, r3, #1
  40081e:	2b00      	cmp	r3, #0
  400820:	d006      	beq.n	400830 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	431a      	orrs	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
  40082e:	e006      	b.n	40083e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400830:	68fb      	ldr	r3, [r7, #12]
  400832:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400834:	69bb      	ldr	r3, [r7, #24]
  400836:	43db      	mvns	r3, r3
  400838:	401a      	ands	r2, r3
  40083a:	68fb      	ldr	r3, [r7, #12]
  40083c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40083e:	697b      	ldr	r3, [r7, #20]
  400840:	f003 0302 	and.w	r3, r3, #2
  400844:	2b00      	cmp	r3, #0
  400846:	d006      	beq.n	400856 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084c:	69bb      	ldr	r3, [r7, #24]
  40084e:	431a      	orrs	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400854:	e006      	b.n	400864 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	43db      	mvns	r3, r3
  40085e:	401a      	ands	r2, r3
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	675a      	str	r2, [r3, #116]	; 0x74
  400864:	bf00      	nop
  400866:	3734      	adds	r7, #52	; 0x34
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr
  400870:	00200707 	.word	0x00200707

00400874 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400874:	b480      	push	{r7}
  400876:	b08d      	sub	sp, #52	; 0x34
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
  40087c:	460b      	mov	r3, r1
  40087e:	70fb      	strb	r3, [r7, #3]
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	62fb      	str	r3, [r7, #44]	; 0x2c
  400884:	78fb      	ldrb	r3, [r7, #3]
  400886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40088a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40088c:	627b      	str	r3, [r7, #36]	; 0x24
  40088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400890:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400892:	6a3b      	ldr	r3, [r7, #32]
  400894:	095b      	lsrs	r3, r3, #5
  400896:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400898:	69fa      	ldr	r2, [r7, #28]
  40089a:	4b17      	ldr	r3, [pc, #92]	; (4008f8 <ioport_set_pin_dir+0x84>)
  40089c:	4413      	add	r3, r2
  40089e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008a0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008a6:	2b01      	cmp	r3, #1
  4008a8:	d109      	bne.n	4008be <ioport_set_pin_dir+0x4a>
  4008aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ac:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4008ae:	697b      	ldr	r3, [r7, #20]
  4008b0:	f003 031f 	and.w	r3, r3, #31
  4008b4:	2201      	movs	r2, #1
  4008b6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008b8:	69bb      	ldr	r3, [r7, #24]
  4008ba:	611a      	str	r2, [r3, #16]
  4008bc:	e00c      	b.n	4008d8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d108      	bne.n	4008d8 <ioport_set_pin_dir+0x64>
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4008ca:	693b      	ldr	r3, [r7, #16]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2201      	movs	r2, #1
  4008d2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008d4:	69bb      	ldr	r3, [r7, #24]
  4008d6:	615a      	str	r2, [r3, #20]
  4008d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008da:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4008dc:	68fb      	ldr	r3, [r7, #12]
  4008de:	f003 031f 	and.w	r3, r3, #31
  4008e2:	2201      	movs	r2, #1
  4008e4:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e6:	69bb      	ldr	r3, [r7, #24]
  4008e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008ec:	bf00      	nop
  4008ee:	3734      	adds	r7, #52	; 0x34
  4008f0:	46bd      	mov	sp, r7
  4008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008f6:	4770      	bx	lr
  4008f8:	00200707 	.word	0x00200707

004008fc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b08b      	sub	sp, #44	; 0x2c
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
  400904:	460b      	mov	r3, r1
  400906:	70fb      	strb	r3, [r7, #3]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	627b      	str	r3, [r7, #36]	; 0x24
  40090c:	78fb      	ldrb	r3, [r7, #3]
  40090e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400914:	61fb      	str	r3, [r7, #28]
  400916:	69fb      	ldr	r3, [r7, #28]
  400918:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40091a:	69bb      	ldr	r3, [r7, #24]
  40091c:	095b      	lsrs	r3, r3, #5
  40091e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400920:	697a      	ldr	r2, [r7, #20]
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <ioport_set_pin_level+0x68>)
  400924:	4413      	add	r3, r2
  400926:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400928:	613b      	str	r3, [r7, #16]

	if (level) {
  40092a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40092e:	2b00      	cmp	r3, #0
  400930:	d009      	beq.n	400946 <ioport_set_pin_level+0x4a>
  400932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400934:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	f003 031f 	and.w	r3, r3, #31
  40093c:	2201      	movs	r2, #1
  40093e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400940:	693b      	ldr	r3, [r7, #16]
  400942:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400944:	e008      	b.n	400958 <ioport_set_pin_level+0x5c>
  400946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400948:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40094a:	68bb      	ldr	r3, [r7, #8]
  40094c:	f003 031f 	and.w	r3, r3, #31
  400950:	2201      	movs	r2, #1
  400952:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	635a      	str	r2, [r3, #52]	; 0x34
  400958:	bf00      	nop
  40095a:	372c      	adds	r7, #44	; 0x2c
  40095c:	46bd      	mov	sp, r7
  40095e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400962:	4770      	bx	lr
  400964:	00200707 	.word	0x00200707

00400968 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400968:	b480      	push	{r7}
  40096a:	b08d      	sub	sp, #52	; 0x34
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
  400970:	460b      	mov	r3, r1
  400972:	70fb      	strb	r3, [r7, #3]
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	62fb      	str	r3, [r7, #44]	; 0x2c
  400978:	78fb      	ldrb	r3, [r7, #3]
  40097a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40097e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400980:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400984:	095a      	lsrs	r2, r3, #5
  400986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400988:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40098a:	6a3b      	ldr	r3, [r7, #32]
  40098c:	f003 031f 	and.w	r3, r3, #31
  400990:	2101      	movs	r1, #1
  400992:	fa01 f303 	lsl.w	r3, r1, r3
  400996:	61fa      	str	r2, [r7, #28]
  400998:	61bb      	str	r3, [r7, #24]
  40099a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40099e:	75fb      	strb	r3, [r7, #23]
  4009a0:	69fb      	ldr	r3, [r7, #28]
  4009a2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009a4:	693a      	ldr	r2, [r7, #16]
  4009a6:	4b23      	ldr	r3, [pc, #140]	; (400a34 <ioport_set_pin_sense_mode+0xcc>)
  4009a8:	4413      	add	r3, r2
  4009aa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009ac:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009ae:	7dfb      	ldrb	r3, [r7, #23]
  4009b0:	3b01      	subs	r3, #1
  4009b2:	2b03      	cmp	r3, #3
  4009b4:	d82e      	bhi.n	400a14 <ioport_set_pin_sense_mode+0xac>
  4009b6:	a201      	add	r2, pc, #4	; (adr r2, 4009bc <ioport_set_pin_sense_mode+0x54>)
  4009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009bc:	004009f1 	.word	0x004009f1
  4009c0:	00400a03 	.word	0x00400a03
  4009c4:	004009cd 	.word	0x004009cd
  4009c8:	004009df 	.word	0x004009df
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009cc:	68fb      	ldr	r3, [r7, #12]
  4009ce:	69ba      	ldr	r2, [r7, #24]
  4009d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009d4:	68fb      	ldr	r3, [r7, #12]
  4009d6:	69ba      	ldr	r2, [r7, #24]
  4009d8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009dc:	e01f      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009de:	68fb      	ldr	r3, [r7, #12]
  4009e0:	69ba      	ldr	r2, [r7, #24]
  4009e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009e6:	68fb      	ldr	r3, [r7, #12]
  4009e8:	69ba      	ldr	r2, [r7, #24]
  4009ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009ee:	e016      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009f0:	68fb      	ldr	r3, [r7, #12]
  4009f2:	69ba      	ldr	r2, [r7, #24]
  4009f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	69ba      	ldr	r2, [r7, #24]
  4009fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a00:	e00d      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	69ba      	ldr	r2, [r7, #24]
  400a06:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a0a:	68fb      	ldr	r3, [r7, #12]
  400a0c:	69ba      	ldr	r2, [r7, #24]
  400a0e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a12:	e004      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a14:	68fb      	ldr	r3, [r7, #12]
  400a16:	69ba      	ldr	r2, [r7, #24]
  400a18:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a1c:	e003      	b.n	400a26 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a26:	bf00      	nop
  400a28:	3734      	adds	r7, #52	; 0x34
  400a2a:	46bd      	mov	sp, r7
  400a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	00200707 	.word	0x00200707

00400a38 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a38:	b480      	push	{r7}
  400a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a40:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a44:	4a0c      	ldr	r2, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a48:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a54:	4a08      	ldr	r2, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a56:	4b08      	ldr	r3, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a58:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a5c:	f023 0301 	bic.w	r3, r3, #1
  400a60:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a6c:	bf00      	nop
  400a6e:	46bd      	mov	sp, r7
  400a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	e000ed00 	.word	0xe000ed00

00400a7c <board_init>:
#endif

void board_init(void)
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a80:	4b25      	ldr	r3, [pc, #148]	; (400b18 <board_init+0x9c>)
  400a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a86:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a88:	4b24      	ldr	r3, [pc, #144]	; (400b1c <board_init+0xa0>)
  400a8a:	4798      	blx	r3
	SCB_EnableDCache();
  400a8c:	4b24      	ldr	r3, [pc, #144]	; (400b20 <board_init+0xa4>)
  400a8e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a90:	4b24      	ldr	r3, [pc, #144]	; (400b24 <board_init+0xa8>)
  400a92:	4a25      	ldr	r2, [pc, #148]	; (400b28 <board_init+0xac>)
  400a94:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a96:	4b23      	ldr	r3, [pc, #140]	; (400b24 <board_init+0xa8>)
  400a98:	4a24      	ldr	r2, [pc, #144]	; (400b2c <board_init+0xb0>)
  400a9a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a9c:	4b24      	ldr	r3, [pc, #144]	; (400b30 <board_init+0xb4>)
  400a9e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400aa0:	4b24      	ldr	r3, [pc, #144]	; (400b34 <board_init+0xb8>)
  400aa2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400aa4:	2101      	movs	r1, #1
  400aa6:	2048      	movs	r0, #72	; 0x48
  400aa8:	4b23      	ldr	r3, [pc, #140]	; (400b38 <board_init+0xbc>)
  400aaa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400aac:	2101      	movs	r1, #1
  400aae:	2048      	movs	r0, #72	; 0x48
  400ab0:	4b22      	ldr	r3, [pc, #136]	; (400b3c <board_init+0xc0>)
  400ab2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400ab4:	2100      	movs	r1, #0
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b1f      	ldr	r3, [pc, #124]	; (400b38 <board_init+0xbc>)
  400aba:	4798      	blx	r3
  400abc:	2188      	movs	r1, #136	; 0x88
  400abe:	200b      	movs	r0, #11
  400ac0:	4b1f      	ldr	r3, [pc, #124]	; (400b40 <board_init+0xc4>)
  400ac2:	4798      	blx	r3
  400ac4:	2102      	movs	r1, #2
  400ac6:	200b      	movs	r0, #11
  400ac8:	4b1e      	ldr	r3, [pc, #120]	; (400b44 <board_init+0xc8>)
  400aca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400acc:	2100      	movs	r1, #0
  400ace:	2015      	movs	r0, #21
  400ad0:	4b1b      	ldr	r3, [pc, #108]	; (400b40 <board_init+0xc4>)
  400ad2:	4798      	blx	r3
  400ad4:	2015      	movs	r0, #21
  400ad6:	4b1c      	ldr	r3, [pc, #112]	; (400b48 <board_init+0xcc>)
  400ad8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400ada:	4a1c      	ldr	r2, [pc, #112]	; (400b4c <board_init+0xd0>)
  400adc:	4b1b      	ldr	r3, [pc, #108]	; (400b4c <board_init+0xd0>)
  400ade:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ae2:	f043 0310 	orr.w	r3, r3, #16
  400ae6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400aea:	2103      	movs	r1, #3
  400aec:	2024      	movs	r0, #36	; 0x24
  400aee:	4b14      	ldr	r3, [pc, #80]	; (400b40 <board_init+0xc4>)
  400af0:	4798      	blx	r3
  400af2:	2024      	movs	r0, #36	; 0x24
  400af4:	4b14      	ldr	r3, [pc, #80]	; (400b48 <board_init+0xcc>)
  400af6:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400af8:	2100      	movs	r1, #0
  400afa:	2003      	movs	r0, #3
  400afc:	4b10      	ldr	r3, [pc, #64]	; (400b40 <board_init+0xc4>)
  400afe:	4798      	blx	r3
  400b00:	2003      	movs	r0, #3
  400b02:	4b11      	ldr	r3, [pc, #68]	; (400b48 <board_init+0xcc>)
  400b04:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400b06:	2100      	movs	r1, #0
  400b08:	2004      	movs	r0, #4
  400b0a:	4b0d      	ldr	r3, [pc, #52]	; (400b40 <board_init+0xc4>)
  400b0c:	4798      	blx	r3
  400b0e:	2004      	movs	r0, #4
  400b10:	4b0d      	ldr	r3, [pc, #52]	; (400b48 <board_init+0xcc>)
  400b12:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400b14:	bf00      	nop
  400b16:	bd80      	pop	{r7, pc}
  400b18:	400e1850 	.word	0x400e1850
  400b1c:	004005e9 	.word	0x004005e9
  400b20:	00400621 	.word	0x00400621
  400b24:	400e0c00 	.word	0x400e0c00
  400b28:	5a00080c 	.word	0x5a00080c
  400b2c:	5a00070c 	.word	0x5a00070c
  400b30:	00400a39 	.word	0x00400a39
  400b34:	004006e1 	.word	0x004006e1
  400b38:	00400875 	.word	0x00400875
  400b3c:	004008fd 	.word	0x004008fd
  400b40:	00400759 	.word	0x00400759
  400b44:	00400969 	.word	0x00400969
  400b48:	0040070d 	.word	0x0040070d
  400b4c:	40088000 	.word	0x40088000

00400b50 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400b50:	b480      	push	{r7}
  400b52:	b085      	sub	sp, #20
  400b54:	af00      	add	r7, sp, #0
  400b56:	60f8      	str	r0, [r7, #12]
  400b58:	60b9      	str	r1, [r7, #8]
  400b5a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b5c:	687b      	ldr	r3, [r7, #4]
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d003      	beq.n	400b6a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400b62:	68fb      	ldr	r3, [r7, #12]
  400b64:	68ba      	ldr	r2, [r7, #8]
  400b66:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400b68:	e002      	b.n	400b70 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	68ba      	ldr	r2, [r7, #8]
  400b6e:	661a      	str	r2, [r3, #96]	; 0x60
}
  400b70:	bf00      	nop
  400b72:	3714      	adds	r7, #20
  400b74:	46bd      	mov	sp, r7
  400b76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7a:	4770      	bx	lr

00400b7c <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400b7c:	b480      	push	{r7}
  400b7e:	b083      	sub	sp, #12
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	683a      	ldr	r2, [r7, #0]
  400b8a:	631a      	str	r2, [r3, #48]	; 0x30
}
  400b8c:	bf00      	nop
  400b8e:	370c      	adds	r7, #12
  400b90:	46bd      	mov	sp, r7
  400b92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b96:	4770      	bx	lr

00400b98 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b98:	b480      	push	{r7}
  400b9a:	b083      	sub	sp, #12
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	6078      	str	r0, [r7, #4]
  400ba0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400ba2:	687b      	ldr	r3, [r7, #4]
  400ba4:	683a      	ldr	r2, [r7, #0]
  400ba6:	635a      	str	r2, [r3, #52]	; 0x34
}
  400ba8:	bf00      	nop
  400baa:	370c      	adds	r7, #12
  400bac:	46bd      	mov	sp, r7
  400bae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb2:	4770      	bx	lr

00400bb4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b087      	sub	sp, #28
  400bb8:	af00      	add	r7, sp, #0
  400bba:	60f8      	str	r0, [r7, #12]
  400bbc:	60b9      	str	r1, [r7, #8]
  400bbe:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bc0:	68fb      	ldr	r3, [r7, #12]
  400bc2:	687a      	ldr	r2, [r7, #4]
  400bc4:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bc6:	68bb      	ldr	r3, [r7, #8]
  400bc8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bcc:	d04a      	beq.n	400c64 <pio_set_peripheral+0xb0>
  400bce:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bd2:	d808      	bhi.n	400be6 <pio_set_peripheral+0x32>
  400bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bd8:	d016      	beq.n	400c08 <pio_set_peripheral+0x54>
  400bda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bde:	d02c      	beq.n	400c3a <pio_set_peripheral+0x86>
  400be0:	2b00      	cmp	r3, #0
  400be2:	d069      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400be4:	e064      	b.n	400cb0 <pio_set_peripheral+0xfc>
  400be6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bea:	d065      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400bec:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bf0:	d803      	bhi.n	400bfa <pio_set_peripheral+0x46>
  400bf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bf6:	d04a      	beq.n	400c8e <pio_set_peripheral+0xda>
  400bf8:	e05a      	b.n	400cb0 <pio_set_peripheral+0xfc>
  400bfa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400bfe:	d05b      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400c00:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c04:	d058      	beq.n	400cb8 <pio_set_peripheral+0x104>
  400c06:	e053      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c08:	68fb      	ldr	r3, [r7, #12]
  400c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c0c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	43d9      	mvns	r1, r3
  400c16:	697b      	ldr	r3, [r7, #20]
  400c18:	400b      	ands	r3, r1
  400c1a:	401a      	ands	r2, r3
  400c1c:	68fb      	ldr	r3, [r7, #12]
  400c1e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	68fb      	ldr	r3, [r7, #12]
  400c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c24:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c26:	68fb      	ldr	r3, [r7, #12]
  400c28:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	43d9      	mvns	r1, r3
  400c2e:	697b      	ldr	r3, [r7, #20]
  400c30:	400b      	ands	r3, r1
  400c32:	401a      	ands	r2, r3
  400c34:	68fb      	ldr	r3, [r7, #12]
  400c36:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c38:	e03a      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c3a:	68fb      	ldr	r3, [r7, #12]
  400c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c40:	687a      	ldr	r2, [r7, #4]
  400c42:	697b      	ldr	r3, [r7, #20]
  400c44:	431a      	orrs	r2, r3
  400c46:	68fb      	ldr	r3, [r7, #12]
  400c48:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c4a:	68fb      	ldr	r3, [r7, #12]
  400c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c4e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c50:	68fb      	ldr	r3, [r7, #12]
  400c52:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c54:	687b      	ldr	r3, [r7, #4]
  400c56:	43d9      	mvns	r1, r3
  400c58:	697b      	ldr	r3, [r7, #20]
  400c5a:	400b      	ands	r3, r1
  400c5c:	401a      	ands	r2, r3
  400c5e:	68fb      	ldr	r3, [r7, #12]
  400c60:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c62:	e025      	b.n	400cb0 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c64:	68fb      	ldr	r3, [r7, #12]
  400c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c68:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c6e:	687b      	ldr	r3, [r7, #4]
  400c70:	43d9      	mvns	r1, r3
  400c72:	697b      	ldr	r3, [r7, #20]
  400c74:	400b      	ands	r3, r1
  400c76:	401a      	ands	r2, r3
  400c78:	68fb      	ldr	r3, [r7, #12]
  400c7a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c7c:	68fb      	ldr	r3, [r7, #12]
  400c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c80:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c82:	687a      	ldr	r2, [r7, #4]
  400c84:	697b      	ldr	r3, [r7, #20]
  400c86:	431a      	orrs	r2, r3
  400c88:	68fb      	ldr	r3, [r7, #12]
  400c8a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c8c:	e010      	b.n	400cb0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c92:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c94:	687a      	ldr	r2, [r7, #4]
  400c96:	697b      	ldr	r3, [r7, #20]
  400c98:	431a      	orrs	r2, r3
  400c9a:	68fb      	ldr	r3, [r7, #12]
  400c9c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400ca2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ca4:	687a      	ldr	r2, [r7, #4]
  400ca6:	697b      	ldr	r3, [r7, #20]
  400ca8:	431a      	orrs	r2, r3
  400caa:	68fb      	ldr	r3, [r7, #12]
  400cac:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400cae:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400cb0:	68fb      	ldr	r3, [r7, #12]
  400cb2:	687a      	ldr	r2, [r7, #4]
  400cb4:	605a      	str	r2, [r3, #4]
  400cb6:	e000      	b.n	400cba <pio_set_peripheral+0x106>
		return;
  400cb8:	bf00      	nop
}
  400cba:	371c      	adds	r7, #28
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr

00400cc4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400cc4:	b580      	push	{r7, lr}
  400cc6:	b084      	sub	sp, #16
  400cc8:	af00      	add	r7, sp, #0
  400cca:	60f8      	str	r0, [r7, #12]
  400ccc:	60b9      	str	r1, [r7, #8]
  400cce:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400cd0:	68b9      	ldr	r1, [r7, #8]
  400cd2:	68f8      	ldr	r0, [r7, #12]
  400cd4:	4b19      	ldr	r3, [pc, #100]	; (400d3c <pio_set_input+0x78>)
  400cd6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400cd8:	687b      	ldr	r3, [r7, #4]
  400cda:	f003 0301 	and.w	r3, r3, #1
  400cde:	461a      	mov	r2, r3
  400ce0:	68b9      	ldr	r1, [r7, #8]
  400ce2:	68f8      	ldr	r0, [r7, #12]
  400ce4:	4b16      	ldr	r3, [pc, #88]	; (400d40 <pio_set_input+0x7c>)
  400ce6:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ce8:	687b      	ldr	r3, [r7, #4]
  400cea:	f003 030a 	and.w	r3, r3, #10
  400cee:	2b00      	cmp	r3, #0
  400cf0:	d003      	beq.n	400cfa <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400cf2:	68fb      	ldr	r3, [r7, #12]
  400cf4:	68ba      	ldr	r2, [r7, #8]
  400cf6:	621a      	str	r2, [r3, #32]
  400cf8:	e002      	b.n	400d00 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cfa:	68fb      	ldr	r3, [r7, #12]
  400cfc:	68ba      	ldr	r2, [r7, #8]
  400cfe:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400d00:	687b      	ldr	r3, [r7, #4]
  400d02:	f003 0302 	and.w	r3, r3, #2
  400d06:	2b00      	cmp	r3, #0
  400d08:	d004      	beq.n	400d14 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400d0a:	68fb      	ldr	r3, [r7, #12]
  400d0c:	68ba      	ldr	r2, [r7, #8]
  400d0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400d12:	e008      	b.n	400d26 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	f003 0308 	and.w	r3, r3, #8
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d003      	beq.n	400d26 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400d1e:	68fb      	ldr	r3, [r7, #12]
  400d20:	68ba      	ldr	r2, [r7, #8]
  400d22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d26:	68fb      	ldr	r3, [r7, #12]
  400d28:	68ba      	ldr	r2, [r7, #8]
  400d2a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400d2c:	68fb      	ldr	r3, [r7, #12]
  400d2e:	68ba      	ldr	r2, [r7, #8]
  400d30:	601a      	str	r2, [r3, #0]
}
  400d32:	bf00      	nop
  400d34:	3710      	adds	r7, #16
  400d36:	46bd      	mov	sp, r7
  400d38:	bd80      	pop	{r7, pc}
  400d3a:	bf00      	nop
  400d3c:	00400e59 	.word	0x00400e59
  400d40:	00400b51 	.word	0x00400b51

00400d44 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d44:	b580      	push	{r7, lr}
  400d46:	b084      	sub	sp, #16
  400d48:	af00      	add	r7, sp, #0
  400d4a:	60f8      	str	r0, [r7, #12]
  400d4c:	60b9      	str	r1, [r7, #8]
  400d4e:	607a      	str	r2, [r7, #4]
  400d50:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400d52:	68b9      	ldr	r1, [r7, #8]
  400d54:	68f8      	ldr	r0, [r7, #12]
  400d56:	4b12      	ldr	r3, [pc, #72]	; (400da0 <pio_set_output+0x5c>)
  400d58:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400d5a:	69ba      	ldr	r2, [r7, #24]
  400d5c:	68b9      	ldr	r1, [r7, #8]
  400d5e:	68f8      	ldr	r0, [r7, #12]
  400d60:	4b10      	ldr	r3, [pc, #64]	; (400da4 <pio_set_output+0x60>)
  400d62:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d64:	683b      	ldr	r3, [r7, #0]
  400d66:	2b00      	cmp	r3, #0
  400d68:	d003      	beq.n	400d72 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400d6a:	68fb      	ldr	r3, [r7, #12]
  400d6c:	68ba      	ldr	r2, [r7, #8]
  400d6e:	651a      	str	r2, [r3, #80]	; 0x50
  400d70:	e002      	b.n	400d78 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d72:	68fb      	ldr	r3, [r7, #12]
  400d74:	68ba      	ldr	r2, [r7, #8]
  400d76:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d78:	687b      	ldr	r3, [r7, #4]
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d003      	beq.n	400d86 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400d7e:	68fb      	ldr	r3, [r7, #12]
  400d80:	68ba      	ldr	r2, [r7, #8]
  400d82:	631a      	str	r2, [r3, #48]	; 0x30
  400d84:	e002      	b.n	400d8c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d86:	68fb      	ldr	r3, [r7, #12]
  400d88:	68ba      	ldr	r2, [r7, #8]
  400d8a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	68ba      	ldr	r2, [r7, #8]
  400d90:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	68ba      	ldr	r2, [r7, #8]
  400d96:	601a      	str	r2, [r3, #0]
}
  400d98:	bf00      	nop
  400d9a:	3710      	adds	r7, #16
  400d9c:	46bd      	mov	sp, r7
  400d9e:	bd80      	pop	{r7, pc}
  400da0:	00400e59 	.word	0x00400e59
  400da4:	00400b51 	.word	0x00400b51

00400da8 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400da8:	b480      	push	{r7}
  400daa:	b083      	sub	sp, #12
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
  400db0:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400db2:	687b      	ldr	r3, [r7, #4]
  400db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400db6:	683b      	ldr	r3, [r7, #0]
  400db8:	4013      	ands	r3, r2
  400dba:	2b00      	cmp	r3, #0
  400dbc:	d101      	bne.n	400dc2 <pio_get_output_data_status+0x1a>
		return 0;
  400dbe:	2300      	movs	r3, #0
  400dc0:	e000      	b.n	400dc4 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400dc2:	2301      	movs	r3, #1
	}
}
  400dc4:	4618      	mov	r0, r3
  400dc6:	370c      	adds	r7, #12
  400dc8:	46bd      	mov	sp, r7
  400dca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dce:	4770      	bx	lr

00400dd0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400dd0:	b480      	push	{r7}
  400dd2:	b085      	sub	sp, #20
  400dd4:	af00      	add	r7, sp, #0
  400dd6:	60f8      	str	r0, [r7, #12]
  400dd8:	60b9      	str	r1, [r7, #8]
  400dda:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400ddc:	687b      	ldr	r3, [r7, #4]
  400dde:	f003 0310 	and.w	r3, r3, #16
  400de2:	2b00      	cmp	r3, #0
  400de4:	d020      	beq.n	400e28 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	68ba      	ldr	r2, [r7, #8]
  400dea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dee:	687b      	ldr	r3, [r7, #4]
  400df0:	f003 0320 	and.w	r3, r3, #32
  400df4:	2b00      	cmp	r3, #0
  400df6:	d004      	beq.n	400e02 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400df8:	68fb      	ldr	r3, [r7, #12]
  400dfa:	68ba      	ldr	r2, [r7, #8]
  400dfc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400e00:	e003      	b.n	400e0a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	68ba      	ldr	r2, [r7, #8]
  400e06:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400e10:	2b00      	cmp	r3, #0
  400e12:	d004      	beq.n	400e1e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400e14:	68fb      	ldr	r3, [r7, #12]
  400e16:	68ba      	ldr	r2, [r7, #8]
  400e18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400e1c:	e008      	b.n	400e30 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400e1e:	68fb      	ldr	r3, [r7, #12]
  400e20:	68ba      	ldr	r2, [r7, #8]
  400e22:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400e26:	e003      	b.n	400e30 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400e28:	68fb      	ldr	r3, [r7, #12]
  400e2a:	68ba      	ldr	r2, [r7, #8]
  400e2c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400e30:	bf00      	nop
  400e32:	3714      	adds	r7, #20
  400e34:	46bd      	mov	sp, r7
  400e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3a:	4770      	bx	lr

00400e3c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e3c:	b480      	push	{r7}
  400e3e:	b083      	sub	sp, #12
  400e40:	af00      	add	r7, sp, #0
  400e42:	6078      	str	r0, [r7, #4]
  400e44:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400e46:	687b      	ldr	r3, [r7, #4]
  400e48:	683a      	ldr	r2, [r7, #0]
  400e4a:	641a      	str	r2, [r3, #64]	; 0x40
}
  400e4c:	bf00      	nop
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e56:	4770      	bx	lr

00400e58 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
  400e60:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400e62:	687b      	ldr	r3, [r7, #4]
  400e64:	683a      	ldr	r2, [r7, #0]
  400e66:	645a      	str	r2, [r3, #68]	; 0x44
}
  400e68:	bf00      	nop
  400e6a:	370c      	adds	r7, #12
  400e6c:	46bd      	mov	sp, r7
  400e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e72:	4770      	bx	lr

00400e74 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400e74:	b480      	push	{r7}
  400e76:	b083      	sub	sp, #12
  400e78:	af00      	add	r7, sp, #0
  400e7a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400e7c:	687b      	ldr	r3, [r7, #4]
  400e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400e80:	4618      	mov	r0, r3
  400e82:	370c      	adds	r7, #12
  400e84:	46bd      	mov	sp, r7
  400e86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e8a:	4770      	bx	lr

00400e8c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400e8c:	b480      	push	{r7}
  400e8e:	b083      	sub	sp, #12
  400e90:	af00      	add	r7, sp, #0
  400e92:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e98:	4618      	mov	r0, r3
  400e9a:	370c      	adds	r7, #12
  400e9c:	46bd      	mov	sp, r7
  400e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea2:	4770      	bx	lr

00400ea4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	b084      	sub	sp, #16
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
  400eac:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400eae:	6878      	ldr	r0, [r7, #4]
  400eb0:	4b26      	ldr	r3, [pc, #152]	; (400f4c <pio_handler_process+0xa8>)
  400eb2:	4798      	blx	r3
  400eb4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400eb6:	6878      	ldr	r0, [r7, #4]
  400eb8:	4b25      	ldr	r3, [pc, #148]	; (400f50 <pio_handler_process+0xac>)
  400eba:	4798      	blx	r3
  400ebc:	4602      	mov	r2, r0
  400ebe:	68fb      	ldr	r3, [r7, #12]
  400ec0:	4013      	ands	r3, r2
  400ec2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ec4:	68fb      	ldr	r3, [r7, #12]
  400ec6:	2b00      	cmp	r3, #0
  400ec8:	d03c      	beq.n	400f44 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400eca:	2300      	movs	r3, #0
  400ecc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400ece:	e034      	b.n	400f3a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ed0:	4a20      	ldr	r2, [pc, #128]	; (400f54 <pio_handler_process+0xb0>)
  400ed2:	68bb      	ldr	r3, [r7, #8]
  400ed4:	011b      	lsls	r3, r3, #4
  400ed6:	4413      	add	r3, r2
  400ed8:	681a      	ldr	r2, [r3, #0]
  400eda:	683b      	ldr	r3, [r7, #0]
  400edc:	429a      	cmp	r2, r3
  400ede:	d126      	bne.n	400f2e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ee0:	4a1c      	ldr	r2, [pc, #112]	; (400f54 <pio_handler_process+0xb0>)
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	011b      	lsls	r3, r3, #4
  400ee6:	4413      	add	r3, r2
  400ee8:	3304      	adds	r3, #4
  400eea:	681a      	ldr	r2, [r3, #0]
  400eec:	68fb      	ldr	r3, [r7, #12]
  400eee:	4013      	ands	r3, r2
  400ef0:	2b00      	cmp	r3, #0
  400ef2:	d01c      	beq.n	400f2e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ef4:	4a17      	ldr	r2, [pc, #92]	; (400f54 <pio_handler_process+0xb0>)
  400ef6:	68bb      	ldr	r3, [r7, #8]
  400ef8:	011b      	lsls	r3, r3, #4
  400efa:	4413      	add	r3, r2
  400efc:	330c      	adds	r3, #12
  400efe:	681b      	ldr	r3, [r3, #0]
  400f00:	4914      	ldr	r1, [pc, #80]	; (400f54 <pio_handler_process+0xb0>)
  400f02:	68ba      	ldr	r2, [r7, #8]
  400f04:	0112      	lsls	r2, r2, #4
  400f06:	440a      	add	r2, r1
  400f08:	6810      	ldr	r0, [r2, #0]
  400f0a:	4912      	ldr	r1, [pc, #72]	; (400f54 <pio_handler_process+0xb0>)
  400f0c:	68ba      	ldr	r2, [r7, #8]
  400f0e:	0112      	lsls	r2, r2, #4
  400f10:	440a      	add	r2, r1
  400f12:	3204      	adds	r2, #4
  400f14:	6812      	ldr	r2, [r2, #0]
  400f16:	4611      	mov	r1, r2
  400f18:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f1a:	4a0e      	ldr	r2, [pc, #56]	; (400f54 <pio_handler_process+0xb0>)
  400f1c:	68bb      	ldr	r3, [r7, #8]
  400f1e:	011b      	lsls	r3, r3, #4
  400f20:	4413      	add	r3, r2
  400f22:	3304      	adds	r3, #4
  400f24:	681b      	ldr	r3, [r3, #0]
  400f26:	43db      	mvns	r3, r3
  400f28:	68fa      	ldr	r2, [r7, #12]
  400f2a:	4013      	ands	r3, r2
  400f2c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400f2e:	68bb      	ldr	r3, [r7, #8]
  400f30:	3301      	adds	r3, #1
  400f32:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f34:	68bb      	ldr	r3, [r7, #8]
  400f36:	2b06      	cmp	r3, #6
  400f38:	d803      	bhi.n	400f42 <pio_handler_process+0x9e>
		while (status != 0) {
  400f3a:	68fb      	ldr	r3, [r7, #12]
  400f3c:	2b00      	cmp	r3, #0
  400f3e:	d1c7      	bne.n	400ed0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f40:	e000      	b.n	400f44 <pio_handler_process+0xa0>
				break;
  400f42:	bf00      	nop
}
  400f44:	bf00      	nop
  400f46:	3710      	adds	r7, #16
  400f48:	46bd      	mov	sp, r7
  400f4a:	bd80      	pop	{r7, pc}
  400f4c:	00400e75 	.word	0x00400e75
  400f50:	00400e8d 	.word	0x00400e8d
  400f54:	204009dc 	.word	0x204009dc

00400f58 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f58:	b580      	push	{r7, lr}
  400f5a:	b086      	sub	sp, #24
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	60f8      	str	r0, [r7, #12]
  400f60:	60b9      	str	r1, [r7, #8]
  400f62:	607a      	str	r2, [r7, #4]
  400f64:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f66:	4b21      	ldr	r3, [pc, #132]	; (400fec <pio_handler_set+0x94>)
  400f68:	681b      	ldr	r3, [r3, #0]
  400f6a:	2b06      	cmp	r3, #6
  400f6c:	d901      	bls.n	400f72 <pio_handler_set+0x1a>
		return 1;
  400f6e:	2301      	movs	r3, #1
  400f70:	e038      	b.n	400fe4 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f72:	2300      	movs	r3, #0
  400f74:	75fb      	strb	r3, [r7, #23]
  400f76:	e011      	b.n	400f9c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400f78:	7dfb      	ldrb	r3, [r7, #23]
  400f7a:	011b      	lsls	r3, r3, #4
  400f7c:	4a1c      	ldr	r2, [pc, #112]	; (400ff0 <pio_handler_set+0x98>)
  400f7e:	4413      	add	r3, r2
  400f80:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f82:	693b      	ldr	r3, [r7, #16]
  400f84:	681a      	ldr	r2, [r3, #0]
  400f86:	68bb      	ldr	r3, [r7, #8]
  400f88:	429a      	cmp	r2, r3
  400f8a:	d104      	bne.n	400f96 <pio_handler_set+0x3e>
  400f8c:	693b      	ldr	r3, [r7, #16]
  400f8e:	685a      	ldr	r2, [r3, #4]
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	429a      	cmp	r2, r3
  400f94:	d008      	beq.n	400fa8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f96:	7dfb      	ldrb	r3, [r7, #23]
  400f98:	3301      	adds	r3, #1
  400f9a:	75fb      	strb	r3, [r7, #23]
  400f9c:	7dfa      	ldrb	r2, [r7, #23]
  400f9e:	4b13      	ldr	r3, [pc, #76]	; (400fec <pio_handler_set+0x94>)
  400fa0:	681b      	ldr	r3, [r3, #0]
  400fa2:	429a      	cmp	r2, r3
  400fa4:	d9e8      	bls.n	400f78 <pio_handler_set+0x20>
  400fa6:	e000      	b.n	400faa <pio_handler_set+0x52>
			break;
  400fa8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400faa:	693b      	ldr	r3, [r7, #16]
  400fac:	68ba      	ldr	r2, [r7, #8]
  400fae:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400fb0:	693b      	ldr	r3, [r7, #16]
  400fb2:	687a      	ldr	r2, [r7, #4]
  400fb4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400fb6:	693b      	ldr	r3, [r7, #16]
  400fb8:	683a      	ldr	r2, [r7, #0]
  400fba:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400fbc:	693b      	ldr	r3, [r7, #16]
  400fbe:	6a3a      	ldr	r2, [r7, #32]
  400fc0:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400fc2:	7dfa      	ldrb	r2, [r7, #23]
  400fc4:	4b09      	ldr	r3, [pc, #36]	; (400fec <pio_handler_set+0x94>)
  400fc6:	681b      	ldr	r3, [r3, #0]
  400fc8:	3301      	adds	r3, #1
  400fca:	429a      	cmp	r2, r3
  400fcc:	d104      	bne.n	400fd8 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400fce:	4b07      	ldr	r3, [pc, #28]	; (400fec <pio_handler_set+0x94>)
  400fd0:	681b      	ldr	r3, [r3, #0]
  400fd2:	3301      	adds	r3, #1
  400fd4:	4a05      	ldr	r2, [pc, #20]	; (400fec <pio_handler_set+0x94>)
  400fd6:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fd8:	683a      	ldr	r2, [r7, #0]
  400fda:	6879      	ldr	r1, [r7, #4]
  400fdc:	68f8      	ldr	r0, [r7, #12]
  400fde:	4b05      	ldr	r3, [pc, #20]	; (400ff4 <pio_handler_set+0x9c>)
  400fe0:	4798      	blx	r3

	return 0;
  400fe2:	2300      	movs	r3, #0
}
  400fe4:	4618      	mov	r0, r3
  400fe6:	3718      	adds	r7, #24
  400fe8:	46bd      	mov	sp, r7
  400fea:	bd80      	pop	{r7, pc}
  400fec:	20400a4c 	.word	0x20400a4c
  400ff0:	204009dc 	.word	0x204009dc
  400ff4:	00400dd1 	.word	0x00400dd1

00400ff8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ff8:	b580      	push	{r7, lr}
  400ffa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400ffc:	210a      	movs	r1, #10
  400ffe:	4802      	ldr	r0, [pc, #8]	; (401008 <PIOA_Handler+0x10>)
  401000:	4b02      	ldr	r3, [pc, #8]	; (40100c <PIOA_Handler+0x14>)
  401002:	4798      	blx	r3
}
  401004:	bf00      	nop
  401006:	bd80      	pop	{r7, pc}
  401008:	400e0e00 	.word	0x400e0e00
  40100c:	00400ea5 	.word	0x00400ea5

00401010 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401010:	b580      	push	{r7, lr}
  401012:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401014:	210b      	movs	r1, #11
  401016:	4802      	ldr	r0, [pc, #8]	; (401020 <PIOB_Handler+0x10>)
  401018:	4b02      	ldr	r3, [pc, #8]	; (401024 <PIOB_Handler+0x14>)
  40101a:	4798      	blx	r3
}
  40101c:	bf00      	nop
  40101e:	bd80      	pop	{r7, pc}
  401020:	400e1000 	.word	0x400e1000
  401024:	00400ea5 	.word	0x00400ea5

00401028 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401028:	b580      	push	{r7, lr}
  40102a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40102c:	210c      	movs	r1, #12
  40102e:	4802      	ldr	r0, [pc, #8]	; (401038 <PIOC_Handler+0x10>)
  401030:	4b02      	ldr	r3, [pc, #8]	; (40103c <PIOC_Handler+0x14>)
  401032:	4798      	blx	r3
}
  401034:	bf00      	nop
  401036:	bd80      	pop	{r7, pc}
  401038:	400e1200 	.word	0x400e1200
  40103c:	00400ea5 	.word	0x00400ea5

00401040 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401040:	b580      	push	{r7, lr}
  401042:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401044:	2110      	movs	r1, #16
  401046:	4802      	ldr	r0, [pc, #8]	; (401050 <PIOD_Handler+0x10>)
  401048:	4b02      	ldr	r3, [pc, #8]	; (401054 <PIOD_Handler+0x14>)
  40104a:	4798      	blx	r3
}
  40104c:	bf00      	nop
  40104e:	bd80      	pop	{r7, pc}
  401050:	400e1400 	.word	0x400e1400
  401054:	00400ea5 	.word	0x00400ea5

00401058 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401058:	b580      	push	{r7, lr}
  40105a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40105c:	2111      	movs	r1, #17
  40105e:	4802      	ldr	r0, [pc, #8]	; (401068 <PIOE_Handler+0x10>)
  401060:	4b02      	ldr	r3, [pc, #8]	; (40106c <PIOE_Handler+0x14>)
  401062:	4798      	blx	r3
}
  401064:	bf00      	nop
  401066:	bd80      	pop	{r7, pc}
  401068:	400e1600 	.word	0x400e1600
  40106c:	00400ea5 	.word	0x00400ea5

00401070 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401070:	b480      	push	{r7}
  401072:	b083      	sub	sp, #12
  401074:	af00      	add	r7, sp, #0
  401076:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	3b01      	subs	r3, #1
  40107c:	2b03      	cmp	r3, #3
  40107e:	d81a      	bhi.n	4010b6 <pmc_mck_set_division+0x46>
  401080:	a201      	add	r2, pc, #4	; (adr r2, 401088 <pmc_mck_set_division+0x18>)
  401082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401086:	bf00      	nop
  401088:	00401099 	.word	0x00401099
  40108c:	0040109f 	.word	0x0040109f
  401090:	004010a7 	.word	0x004010a7
  401094:	004010af 	.word	0x004010af
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401098:	2300      	movs	r3, #0
  40109a:	607b      	str	r3, [r7, #4]
			break;
  40109c:	e00e      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40109e:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010a2:	607b      	str	r3, [r7, #4]
			break;
  4010a4:	e00a      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4010a6:	f44f 7340 	mov.w	r3, #768	; 0x300
  4010aa:	607b      	str	r3, [r7, #4]
			break;
  4010ac:	e006      	b.n	4010bc <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4010ae:	f44f 7300 	mov.w	r3, #512	; 0x200
  4010b2:	607b      	str	r3, [r7, #4]
			break;
  4010b4:	e002      	b.n	4010bc <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4010b6:	2300      	movs	r3, #0
  4010b8:	607b      	str	r3, [r7, #4]
			break;
  4010ba:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4010bc:	490a      	ldr	r1, [pc, #40]	; (4010e8 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010be:	4b0a      	ldr	r3, [pc, #40]	; (4010e8 <pmc_mck_set_division+0x78>)
  4010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4010c6:	687b      	ldr	r3, [r7, #4]
  4010c8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4010ca:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010cc:	bf00      	nop
  4010ce:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <pmc_mck_set_division+0x78>)
  4010d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010d2:	f003 0308 	and.w	r3, r3, #8
  4010d6:	2b00      	cmp	r3, #0
  4010d8:	d0f9      	beq.n	4010ce <pmc_mck_set_division+0x5e>
}
  4010da:	bf00      	nop
  4010dc:	370c      	adds	r7, #12
  4010de:	46bd      	mov	sp, r7
  4010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	400e0600 	.word	0x400e0600

004010ec <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4010ec:	b480      	push	{r7}
  4010ee:	b085      	sub	sp, #20
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010f4:	491d      	ldr	r1, [pc, #116]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  4010f6:	4b1d      	ldr	r3, [pc, #116]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  4010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4010fe:	687b      	ldr	r3, [r7, #4]
  401100:	4313      	orrs	r3, r2
  401102:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401108:	60fb      	str	r3, [r7, #12]
  40110a:	e007      	b.n	40111c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40110c:	68fb      	ldr	r3, [r7, #12]
  40110e:	2b00      	cmp	r3, #0
  401110:	d101      	bne.n	401116 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401112:	2301      	movs	r3, #1
  401114:	e023      	b.n	40115e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	3b01      	subs	r3, #1
  40111a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40111c:	4b13      	ldr	r3, [pc, #76]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40111e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401120:	f003 0308 	and.w	r3, r3, #8
  401124:	2b00      	cmp	r3, #0
  401126:	d0f1      	beq.n	40110c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401128:	4a10      	ldr	r2, [pc, #64]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40112a:	4b10      	ldr	r3, [pc, #64]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  40112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40112e:	f023 0303 	bic.w	r3, r3, #3
  401132:	f043 0302 	orr.w	r3, r3, #2
  401136:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40113c:	60fb      	str	r3, [r7, #12]
  40113e:	e007      	b.n	401150 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401140:	68fb      	ldr	r3, [r7, #12]
  401142:	2b00      	cmp	r3, #0
  401144:	d101      	bne.n	40114a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401146:	2301      	movs	r3, #1
  401148:	e009      	b.n	40115e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40114a:	68fb      	ldr	r3, [r7, #12]
  40114c:	3b01      	subs	r3, #1
  40114e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401150:	4b06      	ldr	r3, [pc, #24]	; (40116c <pmc_switch_mck_to_pllack+0x80>)
  401152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401154:	f003 0308 	and.w	r3, r3, #8
  401158:	2b00      	cmp	r3, #0
  40115a:	d0f1      	beq.n	401140 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40115c:	2300      	movs	r3, #0
}
  40115e:	4618      	mov	r0, r3
  401160:	3714      	adds	r7, #20
  401162:	46bd      	mov	sp, r7
  401164:	f85d 7b04 	ldr.w	r7, [sp], #4
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0600 	.word	0x400e0600

00401170 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401170:	b480      	push	{r7}
  401172:	b083      	sub	sp, #12
  401174:	af00      	add	r7, sp, #0
  401176:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401178:	687b      	ldr	r3, [r7, #4]
  40117a:	2b01      	cmp	r3, #1
  40117c:	d105      	bne.n	40118a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40117e:	4907      	ldr	r1, [pc, #28]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401180:	4b06      	ldr	r3, [pc, #24]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401182:	689a      	ldr	r2, [r3, #8]
  401184:	4b06      	ldr	r3, [pc, #24]	; (4011a0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401186:	4313      	orrs	r3, r2
  401188:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40118a:	4b04      	ldr	r3, [pc, #16]	; (40119c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40118c:	4a05      	ldr	r2, [pc, #20]	; (4011a4 <pmc_switch_sclk_to_32kxtal+0x34>)
  40118e:	601a      	str	r2, [r3, #0]
}
  401190:	bf00      	nop
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119a:	4770      	bx	lr
  40119c:	400e1810 	.word	0x400e1810
  4011a0:	a5100000 	.word	0xa5100000
  4011a4:	a5000008 	.word	0xa5000008

004011a8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4011a8:	b480      	push	{r7}
  4011aa:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4011ac:	4b09      	ldr	r3, [pc, #36]	; (4011d4 <pmc_osc_is_ready_32kxtal+0x2c>)
  4011ae:	695b      	ldr	r3, [r3, #20]
  4011b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d007      	beq.n	4011c8 <pmc_osc_is_ready_32kxtal+0x20>
  4011b8:	4b07      	ldr	r3, [pc, #28]	; (4011d8 <pmc_osc_is_ready_32kxtal+0x30>)
  4011ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011c0:	2b00      	cmp	r3, #0
  4011c2:	d001      	beq.n	4011c8 <pmc_osc_is_ready_32kxtal+0x20>
  4011c4:	2301      	movs	r3, #1
  4011c6:	e000      	b.n	4011ca <pmc_osc_is_ready_32kxtal+0x22>
  4011c8:	2300      	movs	r3, #0
}
  4011ca:	4618      	mov	r0, r3
  4011cc:	46bd      	mov	sp, r7
  4011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d2:	4770      	bx	lr
  4011d4:	400e1810 	.word	0x400e1810
  4011d8:	400e0600 	.word	0x400e0600

004011dc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4011dc:	b480      	push	{r7}
  4011de:	b083      	sub	sp, #12
  4011e0:	af00      	add	r7, sp, #0
  4011e2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4011e4:	4915      	ldr	r1, [pc, #84]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011e6:	4b15      	ldr	r3, [pc, #84]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011e8:	6a1a      	ldr	r2, [r3, #32]
  4011ea:	4b15      	ldr	r3, [pc, #84]	; (401240 <pmc_switch_mainck_to_fastrc+0x64>)
  4011ec:	4313      	orrs	r3, r2
  4011ee:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011f0:	bf00      	nop
  4011f2:	4b12      	ldr	r3, [pc, #72]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  4011f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	d0f9      	beq.n	4011f2 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011fe:	490f      	ldr	r1, [pc, #60]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401200:	4b0e      	ldr	r3, [pc, #56]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401202:	6a1a      	ldr	r2, [r3, #32]
  401204:	4b0f      	ldr	r3, [pc, #60]	; (401244 <pmc_switch_mainck_to_fastrc+0x68>)
  401206:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401208:	687a      	ldr	r2, [r7, #4]
  40120a:	4313      	orrs	r3, r2
  40120c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401210:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401212:	bf00      	nop
  401214:	4b09      	ldr	r3, [pc, #36]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40121c:	2b00      	cmp	r3, #0
  40121e:	d0f9      	beq.n	401214 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401220:	4906      	ldr	r1, [pc, #24]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401222:	4b06      	ldr	r3, [pc, #24]	; (40123c <pmc_switch_mainck_to_fastrc+0x60>)
  401224:	6a1a      	ldr	r2, [r3, #32]
  401226:	4b08      	ldr	r3, [pc, #32]	; (401248 <pmc_switch_mainck_to_fastrc+0x6c>)
  401228:	4013      	ands	r3, r2
  40122a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40122e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401230:	bf00      	nop
  401232:	370c      	adds	r7, #12
  401234:	46bd      	mov	sp, r7
  401236:	f85d 7b04 	ldr.w	r7, [sp], #4
  40123a:	4770      	bx	lr
  40123c:	400e0600 	.word	0x400e0600
  401240:	00370008 	.word	0x00370008
  401244:	ffc8ff8f 	.word	0xffc8ff8f
  401248:	fec8ffff 	.word	0xfec8ffff

0040124c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40124c:	b480      	push	{r7}
  40124e:	b083      	sub	sp, #12
  401250:	af00      	add	r7, sp, #0
  401252:	6078      	str	r0, [r7, #4]
  401254:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	2b00      	cmp	r3, #0
  40125a:	d008      	beq.n	40126e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40125c:	4913      	ldr	r1, [pc, #76]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  40125e:	4b13      	ldr	r3, [pc, #76]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401260:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401262:	4a13      	ldr	r2, [pc, #76]	; (4012b0 <pmc_switch_mainck_to_xtal+0x64>)
  401264:	401a      	ands	r2, r3
  401266:	4b13      	ldr	r3, [pc, #76]	; (4012b4 <pmc_switch_mainck_to_xtal+0x68>)
  401268:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40126a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40126c:	e018      	b.n	4012a0 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40126e:	490f      	ldr	r1, [pc, #60]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401270:	4b0e      	ldr	r3, [pc, #56]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401272:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401274:	4b10      	ldr	r3, [pc, #64]	; (4012b8 <pmc_switch_mainck_to_xtal+0x6c>)
  401276:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401278:	683a      	ldr	r2, [r7, #0]
  40127a:	0212      	lsls	r2, r2, #8
  40127c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40127e:	431a      	orrs	r2, r3
  401280:	4b0e      	ldr	r3, [pc, #56]	; (4012bc <pmc_switch_mainck_to_xtal+0x70>)
  401282:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401284:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401286:	bf00      	nop
  401288:	4b08      	ldr	r3, [pc, #32]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  40128a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40128c:	f003 0301 	and.w	r3, r3, #1
  401290:	2b00      	cmp	r3, #0
  401292:	d0f9      	beq.n	401288 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401294:	4905      	ldr	r1, [pc, #20]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401296:	4b05      	ldr	r3, [pc, #20]	; (4012ac <pmc_switch_mainck_to_xtal+0x60>)
  401298:	6a1a      	ldr	r2, [r3, #32]
  40129a:	4b09      	ldr	r3, [pc, #36]	; (4012c0 <pmc_switch_mainck_to_xtal+0x74>)
  40129c:	4313      	orrs	r3, r2
  40129e:	620b      	str	r3, [r1, #32]
}
  4012a0:	bf00      	nop
  4012a2:	370c      	adds	r7, #12
  4012a4:	46bd      	mov	sp, r7
  4012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012aa:	4770      	bx	lr
  4012ac:	400e0600 	.word	0x400e0600
  4012b0:	fec8fffc 	.word	0xfec8fffc
  4012b4:	01370002 	.word	0x01370002
  4012b8:	ffc8fffc 	.word	0xffc8fffc
  4012bc:	00370001 	.word	0x00370001
  4012c0:	01370000 	.word	0x01370000

004012c4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4012c4:	b480      	push	{r7}
  4012c6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012c8:	4b04      	ldr	r3, [pc, #16]	; (4012dc <pmc_osc_is_ready_mainck+0x18>)
  4012ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4012d0:	4618      	mov	r0, r3
  4012d2:	46bd      	mov	sp, r7
  4012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d8:	4770      	bx	lr
  4012da:	bf00      	nop
  4012dc:	400e0600 	.word	0x400e0600

004012e0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4012e0:	b480      	push	{r7}
  4012e2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012e4:	4b04      	ldr	r3, [pc, #16]	; (4012f8 <pmc_disable_pllack+0x18>)
  4012e6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4012ec:	bf00      	nop
  4012ee:	46bd      	mov	sp, r7
  4012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012f4:	4770      	bx	lr
  4012f6:	bf00      	nop
  4012f8:	400e0600 	.word	0x400e0600

004012fc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4012fc:	b480      	push	{r7}
  4012fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401300:	4b04      	ldr	r3, [pc, #16]	; (401314 <pmc_is_locked_pllack+0x18>)
  401302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401304:	f003 0302 	and.w	r3, r3, #2
}
  401308:	4618      	mov	r0, r3
  40130a:	46bd      	mov	sp, r7
  40130c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401310:	4770      	bx	lr
  401312:	bf00      	nop
  401314:	400e0600 	.word	0x400e0600

00401318 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401318:	b480      	push	{r7}
  40131a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40131c:	4b04      	ldr	r3, [pc, #16]	; (401330 <pmc_is_locked_upll+0x18>)
  40131e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401320:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401324:	4618      	mov	r0, r3
  401326:	46bd      	mov	sp, r7
  401328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40132c:	4770      	bx	lr
  40132e:	bf00      	nop
  401330:	400e0600 	.word	0x400e0600

00401334 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401334:	b480      	push	{r7}
  401336:	b083      	sub	sp, #12
  401338:	af00      	add	r7, sp, #0
  40133a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40133c:	687b      	ldr	r3, [r7, #4]
  40133e:	2b3f      	cmp	r3, #63	; 0x3f
  401340:	d901      	bls.n	401346 <pmc_enable_periph_clk+0x12>
		return 1;
  401342:	2301      	movs	r3, #1
  401344:	e02f      	b.n	4013a6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401346:	687b      	ldr	r3, [r7, #4]
  401348:	2b1f      	cmp	r3, #31
  40134a:	d813      	bhi.n	401374 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40134c:	4b19      	ldr	r3, [pc, #100]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  40134e:	699a      	ldr	r2, [r3, #24]
  401350:	2101      	movs	r1, #1
  401352:	687b      	ldr	r3, [r7, #4]
  401354:	fa01 f303 	lsl.w	r3, r1, r3
  401358:	401a      	ands	r2, r3
  40135a:	2101      	movs	r1, #1
  40135c:	687b      	ldr	r3, [r7, #4]
  40135e:	fa01 f303 	lsl.w	r3, r1, r3
  401362:	429a      	cmp	r2, r3
  401364:	d01e      	beq.n	4013a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401366:	4a13      	ldr	r2, [pc, #76]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  401368:	2101      	movs	r1, #1
  40136a:	687b      	ldr	r3, [r7, #4]
  40136c:	fa01 f303 	lsl.w	r3, r1, r3
  401370:	6113      	str	r3, [r2, #16]
  401372:	e017      	b.n	4013a4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401374:	687b      	ldr	r3, [r7, #4]
  401376:	3b20      	subs	r3, #32
  401378:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40137a:	4b0e      	ldr	r3, [pc, #56]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  40137c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401380:	2101      	movs	r1, #1
  401382:	687b      	ldr	r3, [r7, #4]
  401384:	fa01 f303 	lsl.w	r3, r1, r3
  401388:	401a      	ands	r2, r3
  40138a:	2101      	movs	r1, #1
  40138c:	687b      	ldr	r3, [r7, #4]
  40138e:	fa01 f303 	lsl.w	r3, r1, r3
  401392:	429a      	cmp	r2, r3
  401394:	d006      	beq.n	4013a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401396:	4a07      	ldr	r2, [pc, #28]	; (4013b4 <pmc_enable_periph_clk+0x80>)
  401398:	2101      	movs	r1, #1
  40139a:	687b      	ldr	r3, [r7, #4]
  40139c:	fa01 f303 	lsl.w	r3, r1, r3
  4013a0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4013a4:	2300      	movs	r3, #0
}
  4013a6:	4618      	mov	r0, r3
  4013a8:	370c      	adds	r7, #12
  4013aa:	46bd      	mov	sp, r7
  4013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b0:	4770      	bx	lr
  4013b2:	bf00      	nop
  4013b4:	400e0600 	.word	0x400e0600

004013b8 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  4013b8:	b480      	push	{r7}
  4013ba:	b083      	sub	sp, #12
  4013bc:	af00      	add	r7, sp, #0
  4013be:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	2208      	movs	r2, #8
  4013c4:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013c6:	687b      	ldr	r3, [r7, #4]
  4013c8:	2220      	movs	r2, #32
  4013ca:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	2204      	movs	r2, #4
  4013d0:	601a      	str	r2, [r3, #0]
}
  4013d2:	bf00      	nop
  4013d4:	370c      	adds	r7, #12
  4013d6:	46bd      	mov	sp, r7
  4013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013dc:	4770      	bx	lr
	...

004013e0 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  4013e0:	b580      	push	{r7, lr}
  4013e2:	b084      	sub	sp, #16
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
  4013e8:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  4013ea:	2300      	movs	r3, #0
  4013ec:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4013ee:	687b      	ldr	r3, [r7, #4]
  4013f0:	f04f 32ff 	mov.w	r2, #4294967295
  4013f4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4013f6:	687b      	ldr	r3, [r7, #4]
  4013f8:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4013fa:	6878      	ldr	r0, [r7, #4]
  4013fc:	4b0b      	ldr	r3, [pc, #44]	; (40142c <twihs_master_init+0x4c>)
  4013fe:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401400:	6878      	ldr	r0, [r7, #4]
  401402:	4b0b      	ldr	r3, [pc, #44]	; (401430 <twihs_master_init+0x50>)
  401404:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401406:	683b      	ldr	r3, [r7, #0]
  401408:	6859      	ldr	r1, [r3, #4]
  40140a:	683b      	ldr	r3, [r7, #0]
  40140c:	681b      	ldr	r3, [r3, #0]
  40140e:	461a      	mov	r2, r3
  401410:	6878      	ldr	r0, [r7, #4]
  401412:	4b08      	ldr	r3, [pc, #32]	; (401434 <twihs_master_init+0x54>)
  401414:	4798      	blx	r3
  401416:	4603      	mov	r3, r0
  401418:	2b01      	cmp	r3, #1
  40141a:	d101      	bne.n	401420 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  40141c:	2301      	movs	r3, #1
  40141e:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401420:	68fb      	ldr	r3, [r7, #12]
}
  401422:	4618      	mov	r0, r3
  401424:	3710      	adds	r7, #16
  401426:	46bd      	mov	sp, r7
  401428:	bd80      	pop	{r7, pc}
  40142a:	bf00      	nop
  40142c:	0040174d 	.word	0x0040174d
  401430:	004013b9 	.word	0x004013b9
  401434:	00401439 	.word	0x00401439

00401438 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401438:	b480      	push	{r7}
  40143a:	b089      	sub	sp, #36	; 0x24
  40143c:	af00      	add	r7, sp, #0
  40143e:	60f8      	str	r0, [r7, #12]
  401440:	60b9      	str	r1, [r7, #8]
  401442:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401444:	2300      	movs	r3, #0
  401446:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401448:	68bb      	ldr	r3, [r7, #8]
  40144a:	4a34      	ldr	r2, [pc, #208]	; (40151c <twihs_set_speed+0xe4>)
  40144c:	4293      	cmp	r3, r2
  40144e:	d901      	bls.n	401454 <twihs_set_speed+0x1c>
		return FAIL;
  401450:	2301      	movs	r3, #1
  401452:	e05d      	b.n	401510 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401454:	68bb      	ldr	r3, [r7, #8]
  401456:	4a32      	ldr	r2, [pc, #200]	; (401520 <twihs_set_speed+0xe8>)
  401458:	4293      	cmp	r3, r2
  40145a:	d937      	bls.n	4014cc <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40145c:	687b      	ldr	r3, [r7, #4]
  40145e:	4a31      	ldr	r2, [pc, #196]	; (401524 <twihs_set_speed+0xec>)
  401460:	fba2 2303 	umull	r2, r3, r2, r3
  401464:	0b9b      	lsrs	r3, r3, #14
  401466:	3b03      	subs	r3, #3
  401468:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40146a:	68ba      	ldr	r2, [r7, #8]
  40146c:	4b2e      	ldr	r3, [pc, #184]	; (401528 <twihs_set_speed+0xf0>)
  40146e:	4413      	add	r3, r2
  401470:	009b      	lsls	r3, r3, #2
  401472:	687a      	ldr	r2, [r7, #4]
  401474:	fbb2 f3f3 	udiv	r3, r2, r3
  401478:	3b03      	subs	r3, #3
  40147a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40147c:	e005      	b.n	40148a <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  40147e:	69fb      	ldr	r3, [r7, #28]
  401480:	3301      	adds	r3, #1
  401482:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401484:	697b      	ldr	r3, [r7, #20]
  401486:	085b      	lsrs	r3, r3, #1
  401488:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40148a:	697b      	ldr	r3, [r7, #20]
  40148c:	2bff      	cmp	r3, #255	; 0xff
  40148e:	d909      	bls.n	4014a4 <twihs_set_speed+0x6c>
  401490:	69fb      	ldr	r3, [r7, #28]
  401492:	2b06      	cmp	r3, #6
  401494:	d9f3      	bls.n	40147e <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401496:	e005      	b.n	4014a4 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401498:	69fb      	ldr	r3, [r7, #28]
  40149a:	3301      	adds	r3, #1
  40149c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40149e:	693b      	ldr	r3, [r7, #16]
  4014a0:	085b      	lsrs	r3, r3, #1
  4014a2:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014a4:	693b      	ldr	r3, [r7, #16]
  4014a6:	2bff      	cmp	r3, #255	; 0xff
  4014a8:	d902      	bls.n	4014b0 <twihs_set_speed+0x78>
  4014aa:	69fb      	ldr	r3, [r7, #28]
  4014ac:	2b06      	cmp	r3, #6
  4014ae:	d9f3      	bls.n	401498 <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4014b0:	697b      	ldr	r3, [r7, #20]
  4014b2:	b2da      	uxtb	r2, r3
  4014b4:	693b      	ldr	r3, [r7, #16]
  4014b6:	021b      	lsls	r3, r3, #8
  4014b8:	b29b      	uxth	r3, r3
  4014ba:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4014bc:	69fb      	ldr	r3, [r7, #28]
  4014be:	041b      	lsls	r3, r3, #16
  4014c0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4014c4:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4014c6:	68fb      	ldr	r3, [r7, #12]
  4014c8:	611a      	str	r2, [r3, #16]
  4014ca:	e020      	b.n	40150e <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4014cc:	68bb      	ldr	r3, [r7, #8]
  4014ce:	005b      	lsls	r3, r3, #1
  4014d0:	687a      	ldr	r2, [r7, #4]
  4014d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d6:	3b03      	subs	r3, #3
  4014d8:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014da:	e005      	b.n	4014e8 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4014dc:	69fb      	ldr	r3, [r7, #28]
  4014de:	3301      	adds	r3, #1
  4014e0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4014e2:	69bb      	ldr	r3, [r7, #24]
  4014e4:	085b      	lsrs	r3, r3, #1
  4014e6:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4014e8:	69bb      	ldr	r3, [r7, #24]
  4014ea:	2bff      	cmp	r3, #255	; 0xff
  4014ec:	d902      	bls.n	4014f4 <twihs_set_speed+0xbc>
  4014ee:	69fb      	ldr	r3, [r7, #28]
  4014f0:	2b06      	cmp	r3, #6
  4014f2:	d9f3      	bls.n	4014dc <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4014f4:	69bb      	ldr	r3, [r7, #24]
  4014f6:	b2da      	uxtb	r2, r3
  4014f8:	69bb      	ldr	r3, [r7, #24]
  4014fa:	021b      	lsls	r3, r3, #8
  4014fc:	b29b      	uxth	r3, r3
  4014fe:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401500:	69fb      	ldr	r3, [r7, #28]
  401502:	041b      	lsls	r3, r3, #16
  401504:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401508:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40150a:	68fb      	ldr	r3, [r7, #12]
  40150c:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  40150e:	2300      	movs	r3, #0
}
  401510:	4618      	mov	r0, r3
  401512:	3724      	adds	r7, #36	; 0x24
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr
  40151c:	00061a80 	.word	0x00061a80
  401520:	0005dc00 	.word	0x0005dc00
  401524:	057619f1 	.word	0x057619f1
  401528:	3ffd1200 	.word	0x3ffd1200

0040152c <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  40152c:	b480      	push	{r7}
  40152e:	b085      	sub	sp, #20
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
  401534:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401536:	683b      	ldr	r3, [r7, #0]
  401538:	2b00      	cmp	r3, #0
  40153a:	d101      	bne.n	401540 <twihs_mk_addr+0x14>
		return 0;
  40153c:	2300      	movs	r3, #0
  40153e:	e01d      	b.n	40157c <twihs_mk_addr+0x50>

	val = addr[0];
  401540:	687b      	ldr	r3, [r7, #4]
  401542:	781b      	ldrb	r3, [r3, #0]
  401544:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401546:	683b      	ldr	r3, [r7, #0]
  401548:	2b01      	cmp	r3, #1
  40154a:	dd09      	ble.n	401560 <twihs_mk_addr+0x34>
		val <<= 8;
  40154c:	68fb      	ldr	r3, [r7, #12]
  40154e:	021b      	lsls	r3, r3, #8
  401550:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401552:	687b      	ldr	r3, [r7, #4]
  401554:	3301      	adds	r3, #1
  401556:	781b      	ldrb	r3, [r3, #0]
  401558:	461a      	mov	r2, r3
  40155a:	68fb      	ldr	r3, [r7, #12]
  40155c:	4313      	orrs	r3, r2
  40155e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401560:	683b      	ldr	r3, [r7, #0]
  401562:	2b02      	cmp	r3, #2
  401564:	dd09      	ble.n	40157a <twihs_mk_addr+0x4e>
		val <<= 8;
  401566:	68fb      	ldr	r3, [r7, #12]
  401568:	021b      	lsls	r3, r3, #8
  40156a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  40156c:	687b      	ldr	r3, [r7, #4]
  40156e:	3302      	adds	r3, #2
  401570:	781b      	ldrb	r3, [r3, #0]
  401572:	461a      	mov	r2, r3
  401574:	68fb      	ldr	r3, [r7, #12]
  401576:	4313      	orrs	r3, r2
  401578:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40157a:	68fb      	ldr	r3, [r7, #12]
}
  40157c:	4618      	mov	r0, r3
  40157e:	3714      	adds	r7, #20
  401580:	46bd      	mov	sp, r7
  401582:	f85d 7b04 	ldr.w	r7, [sp], #4
  401586:	4770      	bx	lr

00401588 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401588:	b580      	push	{r7, lr}
  40158a:	b086      	sub	sp, #24
  40158c:	af00      	add	r7, sp, #0
  40158e:	6078      	str	r0, [r7, #4]
  401590:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401592:	683b      	ldr	r3, [r7, #0]
  401594:	68db      	ldr	r3, [r3, #12]
  401596:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401598:	683b      	ldr	r3, [r7, #0]
  40159a:	689b      	ldr	r3, [r3, #8]
  40159c:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  40159e:	f643 2398 	movw	r3, #15000	; 0x3a98
  4015a2:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  4015a4:	697b      	ldr	r3, [r7, #20]
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d101      	bne.n	4015ae <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  4015aa:	2301      	movs	r3, #1
  4015ac:	e059      	b.n	401662 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  4015ae:	687b      	ldr	r3, [r7, #4]
  4015b0:	2200      	movs	r2, #0
  4015b2:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4015b4:	683b      	ldr	r3, [r7, #0]
  4015b6:	7c1b      	ldrb	r3, [r3, #16]
  4015b8:	041b      	lsls	r3, r3, #16
  4015ba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4015be:	683b      	ldr	r3, [r7, #0]
  4015c0:	685b      	ldr	r3, [r3, #4]
  4015c2:	021b      	lsls	r3, r3, #8
  4015c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4015c8:	4313      	orrs	r3, r2
  4015ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4015ce:	687b      	ldr	r3, [r7, #4]
  4015d0:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4015d2:	687b      	ldr	r3, [r7, #4]
  4015d4:	2200      	movs	r2, #0
  4015d6:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4015d8:	683a      	ldr	r2, [r7, #0]
  4015da:	683b      	ldr	r3, [r7, #0]
  4015dc:	685b      	ldr	r3, [r3, #4]
  4015de:	4619      	mov	r1, r3
  4015e0:	4610      	mov	r0, r2
  4015e2:	4b22      	ldr	r3, [pc, #136]	; (40166c <twihs_master_read+0xe4>)
  4015e4:	4798      	blx	r3
  4015e6:	4602      	mov	r2, r0
  4015e8:	687b      	ldr	r3, [r7, #4]
  4015ea:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4015ec:	687b      	ldr	r3, [r7, #4]
  4015ee:	2201      	movs	r2, #1
  4015f0:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  4015f2:	e029      	b.n	401648 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	6a1b      	ldr	r3, [r3, #32]
  4015f8:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  4015fa:	68bb      	ldr	r3, [r7, #8]
  4015fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401600:	2b00      	cmp	r3, #0
  401602:	d001      	beq.n	401608 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401604:	2305      	movs	r3, #5
  401606:	e02c      	b.n	401662 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401608:	68fb      	ldr	r3, [r7, #12]
  40160a:	1e5a      	subs	r2, r3, #1
  40160c:	60fa      	str	r2, [r7, #12]
  40160e:	2b00      	cmp	r3, #0
  401610:	d101      	bne.n	401616 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401612:	2309      	movs	r3, #9
  401614:	e025      	b.n	401662 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401616:	697b      	ldr	r3, [r7, #20]
  401618:	2b01      	cmp	r3, #1
  40161a:	d102      	bne.n	401622 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	2202      	movs	r2, #2
  401620:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401622:	68bb      	ldr	r3, [r7, #8]
  401624:	f003 0302 	and.w	r3, r3, #2
  401628:	2b00      	cmp	r3, #0
  40162a:	d100      	bne.n	40162e <twihs_master_read+0xa6>
			continue;
  40162c:	e00c      	b.n	401648 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  40162e:	693b      	ldr	r3, [r7, #16]
  401630:	1c5a      	adds	r2, r3, #1
  401632:	613a      	str	r2, [r7, #16]
  401634:	687a      	ldr	r2, [r7, #4]
  401636:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401638:	b2d2      	uxtb	r2, r2
  40163a:	701a      	strb	r2, [r3, #0]

		cnt--;
  40163c:	697b      	ldr	r3, [r7, #20]
  40163e:	3b01      	subs	r3, #1
  401640:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401642:	f643 2398 	movw	r3, #15000	; 0x3a98
  401646:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401648:	697b      	ldr	r3, [r7, #20]
  40164a:	2b00      	cmp	r3, #0
  40164c:	d1d2      	bne.n	4015f4 <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40164e:	bf00      	nop
  401650:	687b      	ldr	r3, [r7, #4]
  401652:	6a1b      	ldr	r3, [r3, #32]
  401654:	f003 0301 	and.w	r3, r3, #1
  401658:	2b00      	cmp	r3, #0
  40165a:	d0f9      	beq.n	401650 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401660:	2300      	movs	r3, #0
}
  401662:	4618      	mov	r0, r3
  401664:	3718      	adds	r7, #24
  401666:	46bd      	mov	sp, r7
  401668:	bd80      	pop	{r7, pc}
  40166a:	bf00      	nop
  40166c:	0040152d 	.word	0x0040152d

00401670 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401670:	b580      	push	{r7, lr}
  401672:	b086      	sub	sp, #24
  401674:	af00      	add	r7, sp, #0
  401676:	6078      	str	r0, [r7, #4]
  401678:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40167a:	683b      	ldr	r3, [r7, #0]
  40167c:	68db      	ldr	r3, [r3, #12]
  40167e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401680:	683b      	ldr	r3, [r7, #0]
  401682:	689b      	ldr	r3, [r3, #8]
  401684:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401686:	697b      	ldr	r3, [r7, #20]
  401688:	2b00      	cmp	r3, #0
  40168a:	d101      	bne.n	401690 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  40168c:	2301      	movs	r3, #1
  40168e:	e056      	b.n	40173e <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	2200      	movs	r2, #0
  401694:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401696:	683b      	ldr	r3, [r7, #0]
  401698:	7c1b      	ldrb	r3, [r3, #16]
  40169a:	041b      	lsls	r3, r3, #16
  40169c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4016a0:	683b      	ldr	r3, [r7, #0]
  4016a2:	685b      	ldr	r3, [r3, #4]
  4016a4:	021b      	lsls	r3, r3, #8
  4016a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4016aa:	431a      	orrs	r2, r3
  4016ac:	687b      	ldr	r3, [r7, #4]
  4016ae:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4016b0:	687b      	ldr	r3, [r7, #4]
  4016b2:	2200      	movs	r2, #0
  4016b4:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4016b6:	683a      	ldr	r2, [r7, #0]
  4016b8:	683b      	ldr	r3, [r7, #0]
  4016ba:	685b      	ldr	r3, [r3, #4]
  4016bc:	4619      	mov	r1, r3
  4016be:	4610      	mov	r0, r2
  4016c0:	4b21      	ldr	r3, [pc, #132]	; (401748 <twihs_master_write+0xd8>)
  4016c2:	4798      	blx	r3
  4016c4:	4602      	mov	r2, r0
  4016c6:	687b      	ldr	r3, [r7, #4]
  4016c8:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4016ca:	e019      	b.n	401700 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	6a1b      	ldr	r3, [r3, #32]
  4016d0:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4016d2:	68fb      	ldr	r3, [r7, #12]
  4016d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d001      	beq.n	4016e0 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  4016dc:	2305      	movs	r3, #5
  4016de:	e02e      	b.n	40173e <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  4016e0:	68fb      	ldr	r3, [r7, #12]
  4016e2:	f003 0304 	and.w	r3, r3, #4
  4016e6:	2b00      	cmp	r3, #0
  4016e8:	d100      	bne.n	4016ec <twihs_master_write+0x7c>
			continue;
  4016ea:	e009      	b.n	401700 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  4016ec:	693b      	ldr	r3, [r7, #16]
  4016ee:	1c5a      	adds	r2, r3, #1
  4016f0:	613a      	str	r2, [r7, #16]
  4016f2:	781b      	ldrb	r3, [r3, #0]
  4016f4:	461a      	mov	r2, r3
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  4016fa:	697b      	ldr	r3, [r7, #20]
  4016fc:	3b01      	subs	r3, #1
  4016fe:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401700:	697b      	ldr	r3, [r7, #20]
  401702:	2b00      	cmp	r3, #0
  401704:	d1e2      	bne.n	4016cc <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401706:	687b      	ldr	r3, [r7, #4]
  401708:	6a1b      	ldr	r3, [r3, #32]
  40170a:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  40170c:	68fb      	ldr	r3, [r7, #12]
  40170e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401712:	2b00      	cmp	r3, #0
  401714:	d001      	beq.n	40171a <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401716:	2305      	movs	r3, #5
  401718:	e011      	b.n	40173e <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	f003 0304 	and.w	r3, r3, #4
  401720:	2b00      	cmp	r3, #0
  401722:	d100      	bne.n	401726 <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401724:	e7ef      	b.n	401706 <twihs_master_write+0x96>
			break;
  401726:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	2202      	movs	r2, #2
  40172c:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40172e:	bf00      	nop
  401730:	687b      	ldr	r3, [r7, #4]
  401732:	6a1b      	ldr	r3, [r3, #32]
  401734:	f003 0301 	and.w	r3, r3, #1
  401738:	2b00      	cmp	r3, #0
  40173a:	d0f9      	beq.n	401730 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  40173c:	2300      	movs	r3, #0
}
  40173e:	4618      	mov	r0, r3
  401740:	3718      	adds	r7, #24
  401742:	46bd      	mov	sp, r7
  401744:	bd80      	pop	{r7, pc}
  401746:	bf00      	nop
  401748:	0040152d 	.word	0x0040152d

0040174c <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  40174c:	b480      	push	{r7}
  40174e:	b083      	sub	sp, #12
  401750:	af00      	add	r7, sp, #0
  401752:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	2280      	movs	r2, #128	; 0x80
  401758:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  40175a:	687b      	ldr	r3, [r7, #4]
  40175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40175e:	bf00      	nop
  401760:	370c      	adds	r7, #12
  401762:	46bd      	mov	sp, r7
  401764:	f85d 7b04 	ldr.w	r7, [sp], #4
  401768:	4770      	bx	lr

0040176a <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40176a:	b480      	push	{r7}
  40176c:	b085      	sub	sp, #20
  40176e:	af00      	add	r7, sp, #0
  401770:	6078      	str	r0, [r7, #4]
  401772:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401774:	2300      	movs	r3, #0
  401776:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401778:	687b      	ldr	r3, [r7, #4]
  40177a:	22ac      	movs	r2, #172	; 0xac
  40177c:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40177e:	683b      	ldr	r3, [r7, #0]
  401780:	681a      	ldr	r2, [r3, #0]
  401782:	683b      	ldr	r3, [r7, #0]
  401784:	685b      	ldr	r3, [r3, #4]
  401786:	fbb2 f3f3 	udiv	r3, r2, r3
  40178a:	091b      	lsrs	r3, r3, #4
  40178c:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40178e:	68fb      	ldr	r3, [r7, #12]
  401790:	2b00      	cmp	r3, #0
  401792:	d003      	beq.n	40179c <uart_init+0x32>
  401794:	68fb      	ldr	r3, [r7, #12]
  401796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40179a:	d301      	bcc.n	4017a0 <uart_init+0x36>
		return 1;
  40179c:	2301      	movs	r3, #1
  40179e:	e00a      	b.n	4017b6 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4017a0:	687b      	ldr	r3, [r7, #4]
  4017a2:	68fa      	ldr	r2, [r7, #12]
  4017a4:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4017a6:	683b      	ldr	r3, [r7, #0]
  4017a8:	689a      	ldr	r2, [r3, #8]
  4017aa:	687b      	ldr	r3, [r7, #4]
  4017ac:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	2250      	movs	r2, #80	; 0x50
  4017b2:	601a      	str	r2, [r3, #0]

	return 0;
  4017b4:	2300      	movs	r3, #0
}
  4017b6:	4618      	mov	r0, r3
  4017b8:	3714      	adds	r7, #20
  4017ba:	46bd      	mov	sp, r7
  4017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c0:	4770      	bx	lr

004017c2 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4017c2:	b480      	push	{r7}
  4017c4:	b083      	sub	sp, #12
  4017c6:	af00      	add	r7, sp, #0
  4017c8:	6078      	str	r0, [r7, #4]
  4017ca:	460b      	mov	r3, r1
  4017cc:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4017ce:	687b      	ldr	r3, [r7, #4]
  4017d0:	695b      	ldr	r3, [r3, #20]
  4017d2:	f003 0302 	and.w	r3, r3, #2
  4017d6:	2b00      	cmp	r3, #0
  4017d8:	d101      	bne.n	4017de <uart_write+0x1c>
		return 1;
  4017da:	2301      	movs	r3, #1
  4017dc:	e003      	b.n	4017e6 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4017de:	78fa      	ldrb	r2, [r7, #3]
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	61da      	str	r2, [r3, #28]
	return 0;
  4017e4:	2300      	movs	r3, #0
}
  4017e6:	4618      	mov	r0, r3
  4017e8:	370c      	adds	r7, #12
  4017ea:	46bd      	mov	sp, r7
  4017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f0:	4770      	bx	lr

004017f2 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4017f2:	b480      	push	{r7}
  4017f4:	b083      	sub	sp, #12
  4017f6:	af00      	add	r7, sp, #0
  4017f8:	6078      	str	r0, [r7, #4]
  4017fa:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4017fc:	687b      	ldr	r3, [r7, #4]
  4017fe:	695b      	ldr	r3, [r3, #20]
  401800:	f003 0301 	and.w	r3, r3, #1
  401804:	2b00      	cmp	r3, #0
  401806:	d101      	bne.n	40180c <uart_read+0x1a>
		return 1;
  401808:	2301      	movs	r3, #1
  40180a:	e005      	b.n	401818 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40180c:	687b      	ldr	r3, [r7, #4]
  40180e:	699b      	ldr	r3, [r3, #24]
  401810:	b2da      	uxtb	r2, r3
  401812:	683b      	ldr	r3, [r7, #0]
  401814:	701a      	strb	r2, [r3, #0]
	return 0;
  401816:	2300      	movs	r3, #0
}
  401818:	4618      	mov	r0, r3
  40181a:	370c      	adds	r7, #12
  40181c:	46bd      	mov	sp, r7
  40181e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401822:	4770      	bx	lr

00401824 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401824:	b480      	push	{r7}
  401826:	b089      	sub	sp, #36	; 0x24
  401828:	af00      	add	r7, sp, #0
  40182a:	60f8      	str	r0, [r7, #12]
  40182c:	60b9      	str	r1, [r7, #8]
  40182e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401830:	68bb      	ldr	r3, [r7, #8]
  401832:	011a      	lsls	r2, r3, #4
  401834:	687b      	ldr	r3, [r7, #4]
  401836:	429a      	cmp	r2, r3
  401838:	d802      	bhi.n	401840 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40183a:	2310      	movs	r3, #16
  40183c:	61fb      	str	r3, [r7, #28]
  40183e:	e001      	b.n	401844 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401840:	2308      	movs	r3, #8
  401842:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401844:	687b      	ldr	r3, [r7, #4]
  401846:	00da      	lsls	r2, r3, #3
  401848:	69fb      	ldr	r3, [r7, #28]
  40184a:	68b9      	ldr	r1, [r7, #8]
  40184c:	fb01 f303 	mul.w	r3, r1, r3
  401850:	085b      	lsrs	r3, r3, #1
  401852:	441a      	add	r2, r3
  401854:	69fb      	ldr	r3, [r7, #28]
  401856:	68b9      	ldr	r1, [r7, #8]
  401858:	fb01 f303 	mul.w	r3, r1, r3
  40185c:	fbb2 f3f3 	udiv	r3, r2, r3
  401860:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401862:	69bb      	ldr	r3, [r7, #24]
  401864:	08db      	lsrs	r3, r3, #3
  401866:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401868:	69bb      	ldr	r3, [r7, #24]
  40186a:	f003 0307 	and.w	r3, r3, #7
  40186e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401870:	697b      	ldr	r3, [r7, #20]
  401872:	2b00      	cmp	r3, #0
  401874:	d003      	beq.n	40187e <usart_set_async_baudrate+0x5a>
  401876:	697b      	ldr	r3, [r7, #20]
  401878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40187c:	d301      	bcc.n	401882 <usart_set_async_baudrate+0x5e>
		return 1;
  40187e:	2301      	movs	r3, #1
  401880:	e00f      	b.n	4018a2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401882:	69fb      	ldr	r3, [r7, #28]
  401884:	2b08      	cmp	r3, #8
  401886:	d105      	bne.n	401894 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401888:	68fb      	ldr	r3, [r7, #12]
  40188a:	685b      	ldr	r3, [r3, #4]
  40188c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401890:	68fb      	ldr	r3, [r7, #12]
  401892:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401894:	693b      	ldr	r3, [r7, #16]
  401896:	041a      	lsls	r2, r3, #16
  401898:	697b      	ldr	r3, [r7, #20]
  40189a:	431a      	orrs	r2, r3
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	621a      	str	r2, [r3, #32]

	return 0;
  4018a0:	2300      	movs	r3, #0
}
  4018a2:	4618      	mov	r0, r3
  4018a4:	3724      	adds	r7, #36	; 0x24
  4018a6:	46bd      	mov	sp, r7
  4018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ac:	4770      	bx	lr
	...

004018b0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4018b0:	b580      	push	{r7, lr}
  4018b2:	b082      	sub	sp, #8
  4018b4:	af00      	add	r7, sp, #0
  4018b6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4018b8:	6878      	ldr	r0, [r7, #4]
  4018ba:	4b0d      	ldr	r3, [pc, #52]	; (4018f0 <usart_reset+0x40>)
  4018bc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4018be:	687b      	ldr	r3, [r7, #4]
  4018c0:	2200      	movs	r2, #0
  4018c2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	2200      	movs	r2, #0
  4018c8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4018ca:	687b      	ldr	r3, [r7, #4]
  4018cc:	2200      	movs	r2, #0
  4018ce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4018d0:	6878      	ldr	r0, [r7, #4]
  4018d2:	4b08      	ldr	r3, [pc, #32]	; (4018f4 <usart_reset+0x44>)
  4018d4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4018d6:	6878      	ldr	r0, [r7, #4]
  4018d8:	4b07      	ldr	r3, [pc, #28]	; (4018f8 <usart_reset+0x48>)
  4018da:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4018dc:	6878      	ldr	r0, [r7, #4]
  4018de:	4b07      	ldr	r3, [pc, #28]	; (4018fc <usart_reset+0x4c>)
  4018e0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4018e2:	6878      	ldr	r0, [r7, #4]
  4018e4:	4b06      	ldr	r3, [pc, #24]	; (401900 <usart_reset+0x50>)
  4018e6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4018e8:	bf00      	nop
  4018ea:	3708      	adds	r7, #8
  4018ec:	46bd      	mov	sp, r7
  4018ee:	bd80      	pop	{r7, pc}
  4018f0:	00401a91 	.word	0x00401a91
  4018f4:	004019a3 	.word	0x004019a3
  4018f8:	004019d7 	.word	0x004019d7
  4018fc:	004019f1 	.word	0x004019f1
  401900:	00401a0d 	.word	0x00401a0d

00401904 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401904:	b580      	push	{r7, lr}
  401906:	b084      	sub	sp, #16
  401908:	af00      	add	r7, sp, #0
  40190a:	60f8      	str	r0, [r7, #12]
  40190c:	60b9      	str	r1, [r7, #8]
  40190e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401910:	68f8      	ldr	r0, [r7, #12]
  401912:	4b1a      	ldr	r3, [pc, #104]	; (40197c <usart_init_rs232+0x78>)
  401914:	4798      	blx	r3

	ul_reg_val = 0;
  401916:	4b1a      	ldr	r3, [pc, #104]	; (401980 <usart_init_rs232+0x7c>)
  401918:	2200      	movs	r2, #0
  40191a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40191c:	68bb      	ldr	r3, [r7, #8]
  40191e:	2b00      	cmp	r3, #0
  401920:	d009      	beq.n	401936 <usart_init_rs232+0x32>
  401922:	68bb      	ldr	r3, [r7, #8]
  401924:	681b      	ldr	r3, [r3, #0]
  401926:	687a      	ldr	r2, [r7, #4]
  401928:	4619      	mov	r1, r3
  40192a:	68f8      	ldr	r0, [r7, #12]
  40192c:	4b15      	ldr	r3, [pc, #84]	; (401984 <usart_init_rs232+0x80>)
  40192e:	4798      	blx	r3
  401930:	4603      	mov	r3, r0
  401932:	2b00      	cmp	r3, #0
  401934:	d001      	beq.n	40193a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401936:	2301      	movs	r3, #1
  401938:	e01b      	b.n	401972 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40193a:	68bb      	ldr	r3, [r7, #8]
  40193c:	685a      	ldr	r2, [r3, #4]
  40193e:	68bb      	ldr	r3, [r7, #8]
  401940:	689b      	ldr	r3, [r3, #8]
  401942:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401944:	68bb      	ldr	r3, [r7, #8]
  401946:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401948:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40194a:	68bb      	ldr	r3, [r7, #8]
  40194c:	68db      	ldr	r3, [r3, #12]
  40194e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401950:	4b0b      	ldr	r3, [pc, #44]	; (401980 <usart_init_rs232+0x7c>)
  401952:	681b      	ldr	r3, [r3, #0]
  401954:	4313      	orrs	r3, r2
  401956:	4a0a      	ldr	r2, [pc, #40]	; (401980 <usart_init_rs232+0x7c>)
  401958:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40195a:	4b09      	ldr	r3, [pc, #36]	; (401980 <usart_init_rs232+0x7c>)
  40195c:	681b      	ldr	r3, [r3, #0]
  40195e:	4a08      	ldr	r2, [pc, #32]	; (401980 <usart_init_rs232+0x7c>)
  401960:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401962:	68fb      	ldr	r3, [r7, #12]
  401964:	685a      	ldr	r2, [r3, #4]
  401966:	4b06      	ldr	r3, [pc, #24]	; (401980 <usart_init_rs232+0x7c>)
  401968:	681b      	ldr	r3, [r3, #0]
  40196a:	431a      	orrs	r2, r3
  40196c:	68fb      	ldr	r3, [r7, #12]
  40196e:	605a      	str	r2, [r3, #4]

	return 0;
  401970:	2300      	movs	r3, #0
}
  401972:	4618      	mov	r0, r3
  401974:	3710      	adds	r7, #16
  401976:	46bd      	mov	sp, r7
  401978:	bd80      	pop	{r7, pc}
  40197a:	bf00      	nop
  40197c:	004018b1 	.word	0x004018b1
  401980:	20400a50 	.word	0x20400a50
  401984:	00401825 	.word	0x00401825

00401988 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	2240      	movs	r2, #64	; 0x40
  401994:	601a      	str	r2, [r3, #0]
}
  401996:	bf00      	nop
  401998:	370c      	adds	r7, #12
  40199a:	46bd      	mov	sp, r7
  40199c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a0:	4770      	bx	lr

004019a2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4019a2:	b480      	push	{r7}
  4019a4:	b083      	sub	sp, #12
  4019a6:	af00      	add	r7, sp, #0
  4019a8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	2288      	movs	r2, #136	; 0x88
  4019ae:	601a      	str	r2, [r3, #0]
}
  4019b0:	bf00      	nop
  4019b2:	370c      	adds	r7, #12
  4019b4:	46bd      	mov	sp, r7
  4019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ba:	4770      	bx	lr

004019bc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4019bc:	b480      	push	{r7}
  4019be:	b083      	sub	sp, #12
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	2210      	movs	r2, #16
  4019c8:	601a      	str	r2, [r3, #0]
}
  4019ca:	bf00      	nop
  4019cc:	370c      	adds	r7, #12
  4019ce:	46bd      	mov	sp, r7
  4019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d4:	4770      	bx	lr

004019d6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4019d6:	b480      	push	{r7}
  4019d8:	b083      	sub	sp, #12
  4019da:	af00      	add	r7, sp, #0
  4019dc:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	2224      	movs	r2, #36	; 0x24
  4019e2:	601a      	str	r2, [r3, #0]
}
  4019e4:	bf00      	nop
  4019e6:	370c      	adds	r7, #12
  4019e8:	46bd      	mov	sp, r7
  4019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ee:	4770      	bx	lr

004019f0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b083      	sub	sp, #12
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4019f8:	687b      	ldr	r3, [r7, #4]
  4019fa:	f44f 7280 	mov.w	r2, #256	; 0x100
  4019fe:	601a      	str	r2, [r3, #0]
}
  401a00:	bf00      	nop
  401a02:	370c      	adds	r7, #12
  401a04:	46bd      	mov	sp, r7
  401a06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0a:	4770      	bx	lr

00401a0c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401a0c:	b480      	push	{r7}
  401a0e:	b083      	sub	sp, #12
  401a10:	af00      	add	r7, sp, #0
  401a12:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401a14:	687b      	ldr	r3, [r7, #4]
  401a16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a1a:	601a      	str	r2, [r3, #0]
}
  401a1c:	bf00      	nop
  401a1e:	370c      	adds	r7, #12
  401a20:	46bd      	mov	sp, r7
  401a22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a26:	4770      	bx	lr

00401a28 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401a28:	b480      	push	{r7}
  401a2a:	b083      	sub	sp, #12
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	6078      	str	r0, [r7, #4]
  401a30:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401a32:	687b      	ldr	r3, [r7, #4]
  401a34:	695b      	ldr	r3, [r3, #20]
  401a36:	f003 0302 	and.w	r3, r3, #2
  401a3a:	2b00      	cmp	r3, #0
  401a3c:	d101      	bne.n	401a42 <usart_write+0x1a>
		return 1;
  401a3e:	2301      	movs	r3, #1
  401a40:	e005      	b.n	401a4e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401a42:	683b      	ldr	r3, [r7, #0]
  401a44:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a48:	687b      	ldr	r3, [r7, #4]
  401a4a:	61da      	str	r2, [r3, #28]
	return 0;
  401a4c:	2300      	movs	r3, #0
}
  401a4e:	4618      	mov	r0, r3
  401a50:	370c      	adds	r7, #12
  401a52:	46bd      	mov	sp, r7
  401a54:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a58:	4770      	bx	lr

00401a5a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401a5a:	b480      	push	{r7}
  401a5c:	b083      	sub	sp, #12
  401a5e:	af00      	add	r7, sp, #0
  401a60:	6078      	str	r0, [r7, #4]
  401a62:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	695b      	ldr	r3, [r3, #20]
  401a68:	f003 0301 	and.w	r3, r3, #1
  401a6c:	2b00      	cmp	r3, #0
  401a6e:	d101      	bne.n	401a74 <usart_read+0x1a>
		return 1;
  401a70:	2301      	movs	r3, #1
  401a72:	e006      	b.n	401a82 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	699b      	ldr	r3, [r3, #24]
  401a78:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a7c:	683b      	ldr	r3, [r7, #0]
  401a7e:	601a      	str	r2, [r3, #0]

	return 0;
  401a80:	2300      	movs	r3, #0
}
  401a82:	4618      	mov	r0, r3
  401a84:	370c      	adds	r7, #12
  401a86:	46bd      	mov	sp, r7
  401a88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8c:	4770      	bx	lr
	...

00401a90 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401a98:	687b      	ldr	r3, [r7, #4]
  401a9a:	4a04      	ldr	r2, [pc, #16]	; (401aac <usart_disable_writeprotect+0x1c>)
  401a9c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401aa0:	bf00      	nop
  401aa2:	370c      	adds	r7, #12
  401aa4:	46bd      	mov	sp, r7
  401aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aaa:	4770      	bx	lr
  401aac:	55534100 	.word	0x55534100

00401ab0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401ab6:	f3ef 8310 	mrs	r3, PRIMASK
  401aba:	607b      	str	r3, [r7, #4]
  return(result);
  401abc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401abe:	2b00      	cmp	r3, #0
  401ac0:	bf0c      	ite	eq
  401ac2:	2301      	moveq	r3, #1
  401ac4:	2300      	movne	r3, #0
  401ac6:	b2db      	uxtb	r3, r3
  401ac8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401aca:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401acc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401ad0:	4b04      	ldr	r3, [pc, #16]	; (401ae4 <cpu_irq_save+0x34>)
  401ad2:	2200      	movs	r2, #0
  401ad4:	701a      	strb	r2, [r3, #0]
	return flags;
  401ad6:	683b      	ldr	r3, [r7, #0]
}
  401ad8:	4618      	mov	r0, r3
  401ada:	370c      	adds	r7, #12
  401adc:	46bd      	mov	sp, r7
  401ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae2:	4770      	bx	lr
  401ae4:	2040000a 	.word	0x2040000a

00401ae8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401ae8:	b480      	push	{r7}
  401aea:	b083      	sub	sp, #12
  401aec:	af00      	add	r7, sp, #0
  401aee:	6078      	str	r0, [r7, #4]
	return (flags);
  401af0:	687b      	ldr	r3, [r7, #4]
  401af2:	2b00      	cmp	r3, #0
  401af4:	bf14      	ite	ne
  401af6:	2301      	movne	r3, #1
  401af8:	2300      	moveq	r3, #0
  401afa:	b2db      	uxtb	r3, r3
}
  401afc:	4618      	mov	r0, r3
  401afe:	370c      	adds	r7, #12
  401b00:	46bd      	mov	sp, r7
  401b02:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b06:	4770      	bx	lr

00401b08 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401b08:	b580      	push	{r7, lr}
  401b0a:	b082      	sub	sp, #8
  401b0c:	af00      	add	r7, sp, #0
  401b0e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401b10:	6878      	ldr	r0, [r7, #4]
  401b12:	4b07      	ldr	r3, [pc, #28]	; (401b30 <cpu_irq_restore+0x28>)
  401b14:	4798      	blx	r3
  401b16:	4603      	mov	r3, r0
  401b18:	2b00      	cmp	r3, #0
  401b1a:	d005      	beq.n	401b28 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401b1c:	4b05      	ldr	r3, [pc, #20]	; (401b34 <cpu_irq_restore+0x2c>)
  401b1e:	2201      	movs	r2, #1
  401b20:	701a      	strb	r2, [r3, #0]
  401b22:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401b26:	b662      	cpsie	i
}
  401b28:	bf00      	nop
  401b2a:	3708      	adds	r7, #8
  401b2c:	46bd      	mov	sp, r7
  401b2e:	bd80      	pop	{r7, pc}
  401b30:	00401ae9 	.word	0x00401ae9
  401b34:	2040000a 	.word	0x2040000a

00401b38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401b38:	b580      	push	{r7, lr}
  401b3a:	b084      	sub	sp, #16
  401b3c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401b3e:	4b1e      	ldr	r3, [pc, #120]	; (401bb8 <Reset_Handler+0x80>)
  401b40:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401b42:	4b1e      	ldr	r3, [pc, #120]	; (401bbc <Reset_Handler+0x84>)
  401b44:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401b46:	68fa      	ldr	r2, [r7, #12]
  401b48:	68bb      	ldr	r3, [r7, #8]
  401b4a:	429a      	cmp	r2, r3
  401b4c:	d00c      	beq.n	401b68 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401b4e:	e007      	b.n	401b60 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401b50:	68bb      	ldr	r3, [r7, #8]
  401b52:	1d1a      	adds	r2, r3, #4
  401b54:	60ba      	str	r2, [r7, #8]
  401b56:	68fa      	ldr	r2, [r7, #12]
  401b58:	1d11      	adds	r1, r2, #4
  401b5a:	60f9      	str	r1, [r7, #12]
  401b5c:	6812      	ldr	r2, [r2, #0]
  401b5e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401b60:	68bb      	ldr	r3, [r7, #8]
  401b62:	4a17      	ldr	r2, [pc, #92]	; (401bc0 <Reset_Handler+0x88>)
  401b64:	4293      	cmp	r3, r2
  401b66:	d3f3      	bcc.n	401b50 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b68:	4b16      	ldr	r3, [pc, #88]	; (401bc4 <Reset_Handler+0x8c>)
  401b6a:	60bb      	str	r3, [r7, #8]
  401b6c:	e004      	b.n	401b78 <Reset_Handler+0x40>
                *pDest++ = 0;
  401b6e:	68bb      	ldr	r3, [r7, #8]
  401b70:	1d1a      	adds	r2, r3, #4
  401b72:	60ba      	str	r2, [r7, #8]
  401b74:	2200      	movs	r2, #0
  401b76:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401b78:	68bb      	ldr	r3, [r7, #8]
  401b7a:	4a13      	ldr	r2, [pc, #76]	; (401bc8 <Reset_Handler+0x90>)
  401b7c:	4293      	cmp	r3, r2
  401b7e:	d3f6      	bcc.n	401b6e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401b80:	4b12      	ldr	r3, [pc, #72]	; (401bcc <Reset_Handler+0x94>)
  401b82:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b84:	4a12      	ldr	r2, [pc, #72]	; (401bd0 <Reset_Handler+0x98>)
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b8c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401b8e:	4b11      	ldr	r3, [pc, #68]	; (401bd4 <Reset_Handler+0x9c>)
  401b90:	4798      	blx	r3
  401b92:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401b94:	4a10      	ldr	r2, [pc, #64]	; (401bd8 <Reset_Handler+0xa0>)
  401b96:	4b10      	ldr	r3, [pc, #64]	; (401bd8 <Reset_Handler+0xa0>)
  401b98:	681b      	ldr	r3, [r3, #0]
  401b9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b9e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ba4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401ba8:	6878      	ldr	r0, [r7, #4]
  401baa:	4b0c      	ldr	r3, [pc, #48]	; (401bdc <Reset_Handler+0xa4>)
  401bac:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401bae:	4b0c      	ldr	r3, [pc, #48]	; (401be0 <Reset_Handler+0xa8>)
  401bb0:	4798      	blx	r3

        /* Branch to main function */
        main();
  401bb2:	4b0c      	ldr	r3, [pc, #48]	; (401be4 <Reset_Handler+0xac>)
  401bb4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401bb6:	e7fe      	b.n	401bb6 <Reset_Handler+0x7e>
  401bb8:	00405c08 	.word	0x00405c08
  401bbc:	20400000 	.word	0x20400000
  401bc0:	204009c0 	.word	0x204009c0
  401bc4:	204009c0 	.word	0x204009c0
  401bc8:	20400ae0 	.word	0x20400ae0
  401bcc:	00400000 	.word	0x00400000
  401bd0:	e000ed00 	.word	0xe000ed00
  401bd4:	00401ab1 	.word	0x00401ab1
  401bd8:	e000ed88 	.word	0xe000ed88
  401bdc:	00401b09 	.word	0x00401b09
  401be0:	00402d31 	.word	0x00402d31
  401be4:	00402679 	.word	0x00402679

00401be8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401be8:	b480      	push	{r7}
  401bea:	af00      	add	r7, sp, #0
        while (1) {
  401bec:	e7fe      	b.n	401bec <Dummy_Handler+0x4>
	...

00401bf0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401bf0:	b480      	push	{r7}
  401bf2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401bf4:	4b52      	ldr	r3, [pc, #328]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401bf8:	f003 0303 	and.w	r3, r3, #3
  401bfc:	2b01      	cmp	r3, #1
  401bfe:	d014      	beq.n	401c2a <SystemCoreClockUpdate+0x3a>
  401c00:	2b01      	cmp	r3, #1
  401c02:	d302      	bcc.n	401c0a <SystemCoreClockUpdate+0x1a>
  401c04:	2b02      	cmp	r3, #2
  401c06:	d038      	beq.n	401c7a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401c08:	e07a      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401c0a:	4b4e      	ldr	r3, [pc, #312]	; (401d44 <SystemCoreClockUpdate+0x154>)
  401c0c:	695b      	ldr	r3, [r3, #20]
  401c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401c12:	2b00      	cmp	r3, #0
  401c14:	d004      	beq.n	401c20 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c16:	4b4c      	ldr	r3, [pc, #304]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c1c:	601a      	str	r2, [r3, #0]
    break;
  401c1e:	e06f      	b.n	401d00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c20:	4b49      	ldr	r3, [pc, #292]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c22:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401c26:	601a      	str	r2, [r3, #0]
    break;
  401c28:	e06a      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c2a:	4b45      	ldr	r3, [pc, #276]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c2c:	6a1b      	ldr	r3, [r3, #32]
  401c2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c32:	2b00      	cmp	r3, #0
  401c34:	d003      	beq.n	401c3e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c36:	4b44      	ldr	r3, [pc, #272]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c38:	4a44      	ldr	r2, [pc, #272]	; (401d4c <SystemCoreClockUpdate+0x15c>)
  401c3a:	601a      	str	r2, [r3, #0]
    break;
  401c3c:	e060      	b.n	401d00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c3e:	4b42      	ldr	r3, [pc, #264]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c40:	4a43      	ldr	r2, [pc, #268]	; (401d50 <SystemCoreClockUpdate+0x160>)
  401c42:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c44:	4b3e      	ldr	r3, [pc, #248]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c46:	6a1b      	ldr	r3, [r3, #32]
  401c48:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c4c:	2b10      	cmp	r3, #16
  401c4e:	d004      	beq.n	401c5a <SystemCoreClockUpdate+0x6a>
  401c50:	2b20      	cmp	r3, #32
  401c52:	d008      	beq.n	401c66 <SystemCoreClockUpdate+0x76>
  401c54:	2b00      	cmp	r3, #0
  401c56:	d00e      	beq.n	401c76 <SystemCoreClockUpdate+0x86>
          break;
  401c58:	e00e      	b.n	401c78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401c5a:	4b3b      	ldr	r3, [pc, #236]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c5c:	681b      	ldr	r3, [r3, #0]
  401c5e:	005b      	lsls	r3, r3, #1
  401c60:	4a39      	ldr	r2, [pc, #228]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c62:	6013      	str	r3, [r2, #0]
          break;
  401c64:	e008      	b.n	401c78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401c66:	4b38      	ldr	r3, [pc, #224]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c68:	681a      	ldr	r2, [r3, #0]
  401c6a:	4613      	mov	r3, r2
  401c6c:	005b      	lsls	r3, r3, #1
  401c6e:	4413      	add	r3, r2
  401c70:	4a35      	ldr	r2, [pc, #212]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c72:	6013      	str	r3, [r2, #0]
          break;
  401c74:	e000      	b.n	401c78 <SystemCoreClockUpdate+0x88>
          break;
  401c76:	bf00      	nop
    break;
  401c78:	e042      	b.n	401d00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c7a:	4b31      	ldr	r3, [pc, #196]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c7c:	6a1b      	ldr	r3, [r3, #32]
  401c7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c82:	2b00      	cmp	r3, #0
  401c84:	d003      	beq.n	401c8e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c86:	4b30      	ldr	r3, [pc, #192]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c88:	4a30      	ldr	r2, [pc, #192]	; (401d4c <SystemCoreClockUpdate+0x15c>)
  401c8a:	601a      	str	r2, [r3, #0]
  401c8c:	e01c      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c8e:	4b2e      	ldr	r3, [pc, #184]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401c90:	4a2f      	ldr	r2, [pc, #188]	; (401d50 <SystemCoreClockUpdate+0x160>)
  401c92:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c94:	4b2a      	ldr	r3, [pc, #168]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401c96:	6a1b      	ldr	r3, [r3, #32]
  401c98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c9c:	2b10      	cmp	r3, #16
  401c9e:	d004      	beq.n	401caa <SystemCoreClockUpdate+0xba>
  401ca0:	2b20      	cmp	r3, #32
  401ca2:	d008      	beq.n	401cb6 <SystemCoreClockUpdate+0xc6>
  401ca4:	2b00      	cmp	r3, #0
  401ca6:	d00e      	beq.n	401cc6 <SystemCoreClockUpdate+0xd6>
          break;
  401ca8:	e00e      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401caa:	4b27      	ldr	r3, [pc, #156]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cac:	681b      	ldr	r3, [r3, #0]
  401cae:	005b      	lsls	r3, r3, #1
  401cb0:	4a25      	ldr	r2, [pc, #148]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cb2:	6013      	str	r3, [r2, #0]
          break;
  401cb4:	e008      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401cb6:	4b24      	ldr	r3, [pc, #144]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cb8:	681a      	ldr	r2, [r3, #0]
  401cba:	4613      	mov	r3, r2
  401cbc:	005b      	lsls	r3, r3, #1
  401cbe:	4413      	add	r3, r2
  401cc0:	4a21      	ldr	r2, [pc, #132]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cc2:	6013      	str	r3, [r2, #0]
          break;
  401cc4:	e000      	b.n	401cc8 <SystemCoreClockUpdate+0xd8>
          break;
  401cc6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401cc8:	4b1d      	ldr	r3, [pc, #116]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ccc:	f003 0303 	and.w	r3, r3, #3
  401cd0:	2b02      	cmp	r3, #2
  401cd2:	d114      	bne.n	401cfe <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401cd4:	4b1a      	ldr	r3, [pc, #104]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401cd8:	0c1b      	lsrs	r3, r3, #16
  401cda:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401cde:	3301      	adds	r3, #1
  401ce0:	4a19      	ldr	r2, [pc, #100]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401ce2:	6812      	ldr	r2, [r2, #0]
  401ce4:	fb02 f303 	mul.w	r3, r2, r3
  401ce8:	4a17      	ldr	r2, [pc, #92]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401cec:	4b14      	ldr	r3, [pc, #80]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401cf0:	b2db      	uxtb	r3, r3
  401cf2:	4a15      	ldr	r2, [pc, #84]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cf4:	6812      	ldr	r2, [r2, #0]
  401cf6:	fbb2 f3f3 	udiv	r3, r2, r3
  401cfa:	4a13      	ldr	r2, [pc, #76]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401cfc:	6013      	str	r3, [r2, #0]
    break;
  401cfe:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401d00:	4b0f      	ldr	r3, [pc, #60]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d08:	2b70      	cmp	r3, #112	; 0x70
  401d0a:	d108      	bne.n	401d1e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401d0c:	4b0e      	ldr	r3, [pc, #56]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d0e:	681b      	ldr	r3, [r3, #0]
  401d10:	4a10      	ldr	r2, [pc, #64]	; (401d54 <SystemCoreClockUpdate+0x164>)
  401d12:	fba2 2303 	umull	r2, r3, r2, r3
  401d16:	085b      	lsrs	r3, r3, #1
  401d18:	4a0b      	ldr	r2, [pc, #44]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401d1c:	e00a      	b.n	401d34 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401d1e:	4b08      	ldr	r3, [pc, #32]	; (401d40 <SystemCoreClockUpdate+0x150>)
  401d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d22:	091b      	lsrs	r3, r3, #4
  401d24:	f003 0307 	and.w	r3, r3, #7
  401d28:	4a07      	ldr	r2, [pc, #28]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d2a:	6812      	ldr	r2, [r2, #0]
  401d2c:	fa22 f303 	lsr.w	r3, r2, r3
  401d30:	4a05      	ldr	r2, [pc, #20]	; (401d48 <SystemCoreClockUpdate+0x158>)
  401d32:	6013      	str	r3, [r2, #0]
}
  401d34:	bf00      	nop
  401d36:	46bd      	mov	sp, r7
  401d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3c:	4770      	bx	lr
  401d3e:	bf00      	nop
  401d40:	400e0600 	.word	0x400e0600
  401d44:	400e1810 	.word	0x400e1810
  401d48:	2040000c 	.word	0x2040000c
  401d4c:	00b71b00 	.word	0x00b71b00
  401d50:	003d0900 	.word	0x003d0900
  401d54:	aaaaaaab 	.word	0xaaaaaaab

00401d58 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401d58:	b480      	push	{r7}
  401d5a:	b083      	sub	sp, #12
  401d5c:	af00      	add	r7, sp, #0
  401d5e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	4a19      	ldr	r2, [pc, #100]	; (401dc8 <system_init_flash+0x70>)
  401d64:	4293      	cmp	r3, r2
  401d66:	d804      	bhi.n	401d72 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d68:	4b18      	ldr	r3, [pc, #96]	; (401dcc <system_init_flash+0x74>)
  401d6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d6e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401d70:	e023      	b.n	401dba <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d72:	687b      	ldr	r3, [r7, #4]
  401d74:	4a16      	ldr	r2, [pc, #88]	; (401dd0 <system_init_flash+0x78>)
  401d76:	4293      	cmp	r3, r2
  401d78:	d803      	bhi.n	401d82 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d7a:	4b14      	ldr	r3, [pc, #80]	; (401dcc <system_init_flash+0x74>)
  401d7c:	4a15      	ldr	r2, [pc, #84]	; (401dd4 <system_init_flash+0x7c>)
  401d7e:	601a      	str	r2, [r3, #0]
}
  401d80:	e01b      	b.n	401dba <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d82:	687b      	ldr	r3, [r7, #4]
  401d84:	4a14      	ldr	r2, [pc, #80]	; (401dd8 <system_init_flash+0x80>)
  401d86:	4293      	cmp	r3, r2
  401d88:	d803      	bhi.n	401d92 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d8a:	4b10      	ldr	r3, [pc, #64]	; (401dcc <system_init_flash+0x74>)
  401d8c:	4a13      	ldr	r2, [pc, #76]	; (401ddc <system_init_flash+0x84>)
  401d8e:	601a      	str	r2, [r3, #0]
}
  401d90:	e013      	b.n	401dba <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d92:	687b      	ldr	r3, [r7, #4]
  401d94:	4a12      	ldr	r2, [pc, #72]	; (401de0 <system_init_flash+0x88>)
  401d96:	4293      	cmp	r3, r2
  401d98:	d803      	bhi.n	401da2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d9a:	4b0c      	ldr	r3, [pc, #48]	; (401dcc <system_init_flash+0x74>)
  401d9c:	4a11      	ldr	r2, [pc, #68]	; (401de4 <system_init_flash+0x8c>)
  401d9e:	601a      	str	r2, [r3, #0]
}
  401da0:	e00b      	b.n	401dba <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401da2:	687b      	ldr	r3, [r7, #4]
  401da4:	4a10      	ldr	r2, [pc, #64]	; (401de8 <system_init_flash+0x90>)
  401da6:	4293      	cmp	r3, r2
  401da8:	d804      	bhi.n	401db4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401daa:	4b08      	ldr	r3, [pc, #32]	; (401dcc <system_init_flash+0x74>)
  401dac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401db0:	601a      	str	r2, [r3, #0]
}
  401db2:	e002      	b.n	401dba <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401db4:	4b05      	ldr	r3, [pc, #20]	; (401dcc <system_init_flash+0x74>)
  401db6:	4a0d      	ldr	r2, [pc, #52]	; (401dec <system_init_flash+0x94>)
  401db8:	601a      	str	r2, [r3, #0]
}
  401dba:	bf00      	nop
  401dbc:	370c      	adds	r7, #12
  401dbe:	46bd      	mov	sp, r7
  401dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc4:	4770      	bx	lr
  401dc6:	bf00      	nop
  401dc8:	01312cff 	.word	0x01312cff
  401dcc:	400e0c00 	.word	0x400e0c00
  401dd0:	026259ff 	.word	0x026259ff
  401dd4:	04000100 	.word	0x04000100
  401dd8:	039386ff 	.word	0x039386ff
  401ddc:	04000200 	.word	0x04000200
  401de0:	04c4b3ff 	.word	0x04c4b3ff
  401de4:	04000300 	.word	0x04000300
  401de8:	05f5e0ff 	.word	0x05f5e0ff
  401dec:	04000500 	.word	0x04000500

00401df0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401df0:	b480      	push	{r7}
  401df2:	b085      	sub	sp, #20
  401df4:	af00      	add	r7, sp, #0
  401df6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401df8:	4b10      	ldr	r3, [pc, #64]	; (401e3c <_sbrk+0x4c>)
  401dfa:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401dfc:	4b10      	ldr	r3, [pc, #64]	; (401e40 <_sbrk+0x50>)
  401dfe:	681b      	ldr	r3, [r3, #0]
  401e00:	2b00      	cmp	r3, #0
  401e02:	d102      	bne.n	401e0a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401e04:	4b0e      	ldr	r3, [pc, #56]	; (401e40 <_sbrk+0x50>)
  401e06:	4a0f      	ldr	r2, [pc, #60]	; (401e44 <_sbrk+0x54>)
  401e08:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401e0a:	4b0d      	ldr	r3, [pc, #52]	; (401e40 <_sbrk+0x50>)
  401e0c:	681b      	ldr	r3, [r3, #0]
  401e0e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401e10:	68ba      	ldr	r2, [r7, #8]
  401e12:	687b      	ldr	r3, [r7, #4]
  401e14:	441a      	add	r2, r3
  401e16:	68fb      	ldr	r3, [r7, #12]
  401e18:	429a      	cmp	r2, r3
  401e1a:	dd02      	ble.n	401e22 <_sbrk+0x32>
		return (caddr_t) -1;	
  401e1c:	f04f 33ff 	mov.w	r3, #4294967295
  401e20:	e006      	b.n	401e30 <_sbrk+0x40>
	}

	heap += incr;
  401e22:	4b07      	ldr	r3, [pc, #28]	; (401e40 <_sbrk+0x50>)
  401e24:	681a      	ldr	r2, [r3, #0]
  401e26:	687b      	ldr	r3, [r7, #4]
  401e28:	4413      	add	r3, r2
  401e2a:	4a05      	ldr	r2, [pc, #20]	; (401e40 <_sbrk+0x50>)
  401e2c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401e2e:	68bb      	ldr	r3, [r7, #8]
}
  401e30:	4618      	mov	r0, r3
  401e32:	3714      	adds	r7, #20
  401e34:	46bd      	mov	sp, r7
  401e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e3a:	4770      	bx	lr
  401e3c:	2045fffc 	.word	0x2045fffc
  401e40:	20400a54 	.word	0x20400a54
  401e44:	20402ce0 	.word	0x20402ce0

00401e48 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401e48:	b480      	push	{r7}
  401e4a:	b083      	sub	sp, #12
  401e4c:	af00      	add	r7, sp, #0
  401e4e:	6078      	str	r0, [r7, #4]
	return -1;
  401e50:	f04f 33ff 	mov.w	r3, #4294967295
}
  401e54:	4618      	mov	r0, r3
  401e56:	370c      	adds	r7, #12
  401e58:	46bd      	mov	sp, r7
  401e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e5e:	4770      	bx	lr

00401e60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401e60:	b480      	push	{r7}
  401e62:	b083      	sub	sp, #12
  401e64:	af00      	add	r7, sp, #0
  401e66:	6078      	str	r0, [r7, #4]
  401e68:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401e6a:	683b      	ldr	r3, [r7, #0]
  401e6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401e70:	605a      	str	r2, [r3, #4]

	return 0;
  401e72:	2300      	movs	r3, #0
}
  401e74:	4618      	mov	r0, r3
  401e76:	370c      	adds	r7, #12
  401e78:	46bd      	mov	sp, r7
  401e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e7e:	4770      	bx	lr

00401e80 <_isatty>:

extern int _isatty(int file)
{
  401e80:	b480      	push	{r7}
  401e82:	b083      	sub	sp, #12
  401e84:	af00      	add	r7, sp, #0
  401e86:	6078      	str	r0, [r7, #4]
	return 1;
  401e88:	2301      	movs	r3, #1
}
  401e8a:	4618      	mov	r0, r3
  401e8c:	370c      	adds	r7, #12
  401e8e:	46bd      	mov	sp, r7
  401e90:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e94:	4770      	bx	lr

00401e96 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401e96:	b480      	push	{r7}
  401e98:	b085      	sub	sp, #20
  401e9a:	af00      	add	r7, sp, #0
  401e9c:	60f8      	str	r0, [r7, #12]
  401e9e:	60b9      	str	r1, [r7, #8]
  401ea0:	607a      	str	r2, [r7, #4]
	return 0;
  401ea2:	2300      	movs	r3, #0
}
  401ea4:	4618      	mov	r0, r3
  401ea6:	3714      	adds	r7, #20
  401ea8:	46bd      	mov	sp, r7
  401eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eae:	4770      	bx	lr

00401eb0 <NVIC_EnableIRQ>:
{
  401eb0:	b480      	push	{r7}
  401eb2:	b083      	sub	sp, #12
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	4603      	mov	r3, r0
  401eb8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401eba:	4909      	ldr	r1, [pc, #36]	; (401ee0 <NVIC_EnableIRQ+0x30>)
  401ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ec0:	095b      	lsrs	r3, r3, #5
  401ec2:	79fa      	ldrb	r2, [r7, #7]
  401ec4:	f002 021f 	and.w	r2, r2, #31
  401ec8:	2001      	movs	r0, #1
  401eca:	fa00 f202 	lsl.w	r2, r0, r2
  401ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401ed2:	bf00      	nop
  401ed4:	370c      	adds	r7, #12
  401ed6:	46bd      	mov	sp, r7
  401ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401edc:	4770      	bx	lr
  401ede:	bf00      	nop
  401ee0:	e000e100 	.word	0xe000e100

00401ee4 <NVIC_SetPriority>:
{
  401ee4:	b480      	push	{r7}
  401ee6:	b083      	sub	sp, #12
  401ee8:	af00      	add	r7, sp, #0
  401eea:	4603      	mov	r3, r0
  401eec:	6039      	str	r1, [r7, #0]
  401eee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	da0b      	bge.n	401f10 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401ef8:	490d      	ldr	r1, [pc, #52]	; (401f30 <NVIC_SetPriority+0x4c>)
  401efa:	79fb      	ldrb	r3, [r7, #7]
  401efc:	f003 030f 	and.w	r3, r3, #15
  401f00:	3b04      	subs	r3, #4
  401f02:	683a      	ldr	r2, [r7, #0]
  401f04:	b2d2      	uxtb	r2, r2
  401f06:	0152      	lsls	r2, r2, #5
  401f08:	b2d2      	uxtb	r2, r2
  401f0a:	440b      	add	r3, r1
  401f0c:	761a      	strb	r2, [r3, #24]
}
  401f0e:	e009      	b.n	401f24 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401f10:	4908      	ldr	r1, [pc, #32]	; (401f34 <NVIC_SetPriority+0x50>)
  401f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401f16:	683a      	ldr	r2, [r7, #0]
  401f18:	b2d2      	uxtb	r2, r2
  401f1a:	0152      	lsls	r2, r2, #5
  401f1c:	b2d2      	uxtb	r2, r2
  401f1e:	440b      	add	r3, r1
  401f20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401f24:	bf00      	nop
  401f26:	370c      	adds	r7, #12
  401f28:	46bd      	mov	sp, r7
  401f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f2e:	4770      	bx	lr
  401f30:	e000ed00 	.word	0xe000ed00
  401f34:	e000e100 	.word	0xe000e100

00401f38 <osc_get_rate>:
{
  401f38:	b480      	push	{r7}
  401f3a:	b083      	sub	sp, #12
  401f3c:	af00      	add	r7, sp, #0
  401f3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f40:	687b      	ldr	r3, [r7, #4]
  401f42:	2b07      	cmp	r3, #7
  401f44:	d825      	bhi.n	401f92 <osc_get_rate+0x5a>
  401f46:	a201      	add	r2, pc, #4	; (adr r2, 401f4c <osc_get_rate+0x14>)
  401f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f4c:	00401f6d 	.word	0x00401f6d
  401f50:	00401f73 	.word	0x00401f73
  401f54:	00401f79 	.word	0x00401f79
  401f58:	00401f7f 	.word	0x00401f7f
  401f5c:	00401f83 	.word	0x00401f83
  401f60:	00401f87 	.word	0x00401f87
  401f64:	00401f8b 	.word	0x00401f8b
  401f68:	00401f8f 	.word	0x00401f8f
		return OSC_SLCK_32K_RC_HZ;
  401f6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f70:	e010      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f76:	e00d      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f7c:	e00a      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f7e:	4b08      	ldr	r3, [pc, #32]	; (401fa0 <osc_get_rate+0x68>)
  401f80:	e008      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f82:	4b08      	ldr	r3, [pc, #32]	; (401fa4 <osc_get_rate+0x6c>)
  401f84:	e006      	b.n	401f94 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f86:	4b08      	ldr	r3, [pc, #32]	; (401fa8 <osc_get_rate+0x70>)
  401f88:	e004      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f8a:	4b07      	ldr	r3, [pc, #28]	; (401fa8 <osc_get_rate+0x70>)
  401f8c:	e002      	b.n	401f94 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f8e:	4b06      	ldr	r3, [pc, #24]	; (401fa8 <osc_get_rate+0x70>)
  401f90:	e000      	b.n	401f94 <osc_get_rate+0x5c>
	return 0;
  401f92:	2300      	movs	r3, #0
}
  401f94:	4618      	mov	r0, r3
  401f96:	370c      	adds	r7, #12
  401f98:	46bd      	mov	sp, r7
  401f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f9e:	4770      	bx	lr
  401fa0:	003d0900 	.word	0x003d0900
  401fa4:	007a1200 	.word	0x007a1200
  401fa8:	00b71b00 	.word	0x00b71b00

00401fac <sysclk_get_main_hz>:
{
  401fac:	b580      	push	{r7, lr}
  401fae:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401fb0:	2006      	movs	r0, #6
  401fb2:	4b05      	ldr	r3, [pc, #20]	; (401fc8 <sysclk_get_main_hz+0x1c>)
  401fb4:	4798      	blx	r3
  401fb6:	4602      	mov	r2, r0
  401fb8:	4613      	mov	r3, r2
  401fba:	009b      	lsls	r3, r3, #2
  401fbc:	4413      	add	r3, r2
  401fbe:	009a      	lsls	r2, r3, #2
  401fc0:	4413      	add	r3, r2
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	bd80      	pop	{r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00401f39 	.word	0x00401f39

00401fcc <sysclk_get_cpu_hz>:
{
  401fcc:	b580      	push	{r7, lr}
  401fce:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fd0:	4b02      	ldr	r3, [pc, #8]	; (401fdc <sysclk_get_cpu_hz+0x10>)
  401fd2:	4798      	blx	r3
  401fd4:	4603      	mov	r3, r0
}
  401fd6:	4618      	mov	r0, r3
  401fd8:	bd80      	pop	{r7, pc}
  401fda:	bf00      	nop
  401fdc:	00401fad 	.word	0x00401fad

00401fe0 <sysclk_get_peripheral_hz>:
{
  401fe0:	b580      	push	{r7, lr}
  401fe2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fe4:	4b02      	ldr	r3, [pc, #8]	; (401ff0 <sysclk_get_peripheral_hz+0x10>)
  401fe6:	4798      	blx	r3
  401fe8:	4603      	mov	r3, r0
  401fea:	085b      	lsrs	r3, r3, #1
}
  401fec:	4618      	mov	r0, r3
  401fee:	bd80      	pop	{r7, pc}
  401ff0:	00401fad 	.word	0x00401fad

00401ff4 <sysclk_enable_peripheral_clock>:
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b082      	sub	sp, #8
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ffc:	6878      	ldr	r0, [r7, #4]
  401ffe:	4b03      	ldr	r3, [pc, #12]	; (40200c <sysclk_enable_peripheral_clock+0x18>)
  402000:	4798      	blx	r3
}
  402002:	bf00      	nop
  402004:	3708      	adds	r7, #8
  402006:	46bd      	mov	sp, r7
  402008:	bd80      	pop	{r7, pc}
  40200a:	bf00      	nop
  40200c:	00401335 	.word	0x00401335

00402010 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  402010:	b580      	push	{r7, lr}
  402012:	b08c      	sub	sp, #48	; 0x30
  402014:	af00      	add	r7, sp, #0
  402016:	6078      	str	r0, [r7, #4]
  402018:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40201a:	4b49      	ldr	r3, [pc, #292]	; (402140 <usart_serial_init+0x130>)
  40201c:	4798      	blx	r3
  40201e:	4603      	mov	r3, r0
  402020:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402022:	683b      	ldr	r3, [r7, #0]
  402024:	681b      	ldr	r3, [r3, #0]
  402026:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402028:	683b      	ldr	r3, [r7, #0]
  40202a:	689b      	ldr	r3, [r3, #8]
  40202c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40202e:	683b      	ldr	r3, [r7, #0]
  402030:	681b      	ldr	r3, [r3, #0]
  402032:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402034:	683b      	ldr	r3, [r7, #0]
  402036:	685b      	ldr	r3, [r3, #4]
  402038:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40203a:	683b      	ldr	r3, [r7, #0]
  40203c:	689b      	ldr	r3, [r3, #8]
  40203e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402040:	683b      	ldr	r3, [r7, #0]
  402042:	68db      	ldr	r3, [r3, #12]
  402044:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402046:	2300      	movs	r3, #0
  402048:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40204a:	687b      	ldr	r3, [r7, #4]
  40204c:	4a3d      	ldr	r2, [pc, #244]	; (402144 <usart_serial_init+0x134>)
  40204e:	4293      	cmp	r3, r2
  402050:	d108      	bne.n	402064 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402052:	2007      	movs	r0, #7
  402054:	4b3c      	ldr	r3, [pc, #240]	; (402148 <usart_serial_init+0x138>)
  402056:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402058:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40205c:	4619      	mov	r1, r3
  40205e:	6878      	ldr	r0, [r7, #4]
  402060:	4b3a      	ldr	r3, [pc, #232]	; (40214c <usart_serial_init+0x13c>)
  402062:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402064:	687b      	ldr	r3, [r7, #4]
  402066:	4a3a      	ldr	r2, [pc, #232]	; (402150 <usart_serial_init+0x140>)
  402068:	4293      	cmp	r3, r2
  40206a:	d108      	bne.n	40207e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40206c:	2008      	movs	r0, #8
  40206e:	4b36      	ldr	r3, [pc, #216]	; (402148 <usart_serial_init+0x138>)
  402070:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402072:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402076:	4619      	mov	r1, r3
  402078:	6878      	ldr	r0, [r7, #4]
  40207a:	4b34      	ldr	r3, [pc, #208]	; (40214c <usart_serial_init+0x13c>)
  40207c:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40207e:	687b      	ldr	r3, [r7, #4]
  402080:	4a34      	ldr	r2, [pc, #208]	; (402154 <usart_serial_init+0x144>)
  402082:	4293      	cmp	r3, r2
  402084:	d108      	bne.n	402098 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402086:	202c      	movs	r0, #44	; 0x2c
  402088:	4b2f      	ldr	r3, [pc, #188]	; (402148 <usart_serial_init+0x138>)
  40208a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40208c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402090:	4619      	mov	r1, r3
  402092:	6878      	ldr	r0, [r7, #4]
  402094:	4b2d      	ldr	r3, [pc, #180]	; (40214c <usart_serial_init+0x13c>)
  402096:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402098:	687b      	ldr	r3, [r7, #4]
  40209a:	4a2f      	ldr	r2, [pc, #188]	; (402158 <usart_serial_init+0x148>)
  40209c:	4293      	cmp	r3, r2
  40209e:	d108      	bne.n	4020b2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4020a0:	202d      	movs	r0, #45	; 0x2d
  4020a2:	4b29      	ldr	r3, [pc, #164]	; (402148 <usart_serial_init+0x138>)
  4020a4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4020a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4020aa:	4619      	mov	r1, r3
  4020ac:	6878      	ldr	r0, [r7, #4]
  4020ae:	4b27      	ldr	r3, [pc, #156]	; (40214c <usart_serial_init+0x13c>)
  4020b0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4020b2:	687b      	ldr	r3, [r7, #4]
  4020b4:	4a29      	ldr	r2, [pc, #164]	; (40215c <usart_serial_init+0x14c>)
  4020b6:	4293      	cmp	r3, r2
  4020b8:	d111      	bne.n	4020de <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4020ba:	200d      	movs	r0, #13
  4020bc:	4b22      	ldr	r3, [pc, #136]	; (402148 <usart_serial_init+0x138>)
  4020be:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020c0:	4b1f      	ldr	r3, [pc, #124]	; (402140 <usart_serial_init+0x130>)
  4020c2:	4798      	blx	r3
  4020c4:	4602      	mov	r2, r0
  4020c6:	f107 030c 	add.w	r3, r7, #12
  4020ca:	4619      	mov	r1, r3
  4020cc:	6878      	ldr	r0, [r7, #4]
  4020ce:	4b24      	ldr	r3, [pc, #144]	; (402160 <usart_serial_init+0x150>)
  4020d0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020d2:	6878      	ldr	r0, [r7, #4]
  4020d4:	4b23      	ldr	r3, [pc, #140]	; (402164 <usart_serial_init+0x154>)
  4020d6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020d8:	6878      	ldr	r0, [r7, #4]
  4020da:	4b23      	ldr	r3, [pc, #140]	; (402168 <usart_serial_init+0x158>)
  4020dc:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4020de:	687b      	ldr	r3, [r7, #4]
  4020e0:	4a22      	ldr	r2, [pc, #136]	; (40216c <usart_serial_init+0x15c>)
  4020e2:	4293      	cmp	r3, r2
  4020e4:	d111      	bne.n	40210a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4020e6:	200e      	movs	r0, #14
  4020e8:	4b17      	ldr	r3, [pc, #92]	; (402148 <usart_serial_init+0x138>)
  4020ea:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020ec:	4b14      	ldr	r3, [pc, #80]	; (402140 <usart_serial_init+0x130>)
  4020ee:	4798      	blx	r3
  4020f0:	4602      	mov	r2, r0
  4020f2:	f107 030c 	add.w	r3, r7, #12
  4020f6:	4619      	mov	r1, r3
  4020f8:	6878      	ldr	r0, [r7, #4]
  4020fa:	4b19      	ldr	r3, [pc, #100]	; (402160 <usart_serial_init+0x150>)
  4020fc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020fe:	6878      	ldr	r0, [r7, #4]
  402100:	4b18      	ldr	r3, [pc, #96]	; (402164 <usart_serial_init+0x154>)
  402102:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402104:	6878      	ldr	r0, [r7, #4]
  402106:	4b18      	ldr	r3, [pc, #96]	; (402168 <usart_serial_init+0x158>)
  402108:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40210a:	687b      	ldr	r3, [r7, #4]
  40210c:	4a18      	ldr	r2, [pc, #96]	; (402170 <usart_serial_init+0x160>)
  40210e:	4293      	cmp	r3, r2
  402110:	d111      	bne.n	402136 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  402112:	200f      	movs	r0, #15
  402114:	4b0c      	ldr	r3, [pc, #48]	; (402148 <usart_serial_init+0x138>)
  402116:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402118:	4b09      	ldr	r3, [pc, #36]	; (402140 <usart_serial_init+0x130>)
  40211a:	4798      	blx	r3
  40211c:	4602      	mov	r2, r0
  40211e:	f107 030c 	add.w	r3, r7, #12
  402122:	4619      	mov	r1, r3
  402124:	6878      	ldr	r0, [r7, #4]
  402126:	4b0e      	ldr	r3, [pc, #56]	; (402160 <usart_serial_init+0x150>)
  402128:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40212a:	6878      	ldr	r0, [r7, #4]
  40212c:	4b0d      	ldr	r3, [pc, #52]	; (402164 <usart_serial_init+0x154>)
  40212e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402130:	6878      	ldr	r0, [r7, #4]
  402132:	4b0d      	ldr	r3, [pc, #52]	; (402168 <usart_serial_init+0x158>)
  402134:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402136:	bf00      	nop
  402138:	3730      	adds	r7, #48	; 0x30
  40213a:	46bd      	mov	sp, r7
  40213c:	bd80      	pop	{r7, pc}
  40213e:	bf00      	nop
  402140:	00401fe1 	.word	0x00401fe1
  402144:	400e0800 	.word	0x400e0800
  402148:	00401ff5 	.word	0x00401ff5
  40214c:	0040176b 	.word	0x0040176b
  402150:	400e0a00 	.word	0x400e0a00
  402154:	400e1a00 	.word	0x400e1a00
  402158:	400e1c00 	.word	0x400e1c00
  40215c:	40024000 	.word	0x40024000
  402160:	00401905 	.word	0x00401905
  402164:	00401989 	.word	0x00401989
  402168:	004019bd 	.word	0x004019bd
  40216c:	40028000 	.word	0x40028000
  402170:	4002c000 	.word	0x4002c000

00402174 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402174:	b580      	push	{r7, lr}
  402176:	b082      	sub	sp, #8
  402178:	af00      	add	r7, sp, #0
  40217a:	6078      	str	r0, [r7, #4]
  40217c:	460b      	mov	r3, r1
  40217e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402180:	687b      	ldr	r3, [r7, #4]
  402182:	4a36      	ldr	r2, [pc, #216]	; (40225c <usart_serial_putchar+0xe8>)
  402184:	4293      	cmp	r3, r2
  402186:	d10a      	bne.n	40219e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402188:	bf00      	nop
  40218a:	78fb      	ldrb	r3, [r7, #3]
  40218c:	4619      	mov	r1, r3
  40218e:	6878      	ldr	r0, [r7, #4]
  402190:	4b33      	ldr	r3, [pc, #204]	; (402260 <usart_serial_putchar+0xec>)
  402192:	4798      	blx	r3
  402194:	4603      	mov	r3, r0
  402196:	2b00      	cmp	r3, #0
  402198:	d1f7      	bne.n	40218a <usart_serial_putchar+0x16>
		return 1;
  40219a:	2301      	movs	r3, #1
  40219c:	e05a      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40219e:	687b      	ldr	r3, [r7, #4]
  4021a0:	4a30      	ldr	r2, [pc, #192]	; (402264 <usart_serial_putchar+0xf0>)
  4021a2:	4293      	cmp	r3, r2
  4021a4:	d10a      	bne.n	4021bc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021a6:	bf00      	nop
  4021a8:	78fb      	ldrb	r3, [r7, #3]
  4021aa:	4619      	mov	r1, r3
  4021ac:	6878      	ldr	r0, [r7, #4]
  4021ae:	4b2c      	ldr	r3, [pc, #176]	; (402260 <usart_serial_putchar+0xec>)
  4021b0:	4798      	blx	r3
  4021b2:	4603      	mov	r3, r0
  4021b4:	2b00      	cmp	r3, #0
  4021b6:	d1f7      	bne.n	4021a8 <usart_serial_putchar+0x34>
		return 1;
  4021b8:	2301      	movs	r3, #1
  4021ba:	e04b      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4021bc:	687b      	ldr	r3, [r7, #4]
  4021be:	4a2a      	ldr	r2, [pc, #168]	; (402268 <usart_serial_putchar+0xf4>)
  4021c0:	4293      	cmp	r3, r2
  4021c2:	d10a      	bne.n	4021da <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021c4:	bf00      	nop
  4021c6:	78fb      	ldrb	r3, [r7, #3]
  4021c8:	4619      	mov	r1, r3
  4021ca:	6878      	ldr	r0, [r7, #4]
  4021cc:	4b24      	ldr	r3, [pc, #144]	; (402260 <usart_serial_putchar+0xec>)
  4021ce:	4798      	blx	r3
  4021d0:	4603      	mov	r3, r0
  4021d2:	2b00      	cmp	r3, #0
  4021d4:	d1f7      	bne.n	4021c6 <usart_serial_putchar+0x52>
		return 1;
  4021d6:	2301      	movs	r3, #1
  4021d8:	e03c      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4021da:	687b      	ldr	r3, [r7, #4]
  4021dc:	4a23      	ldr	r2, [pc, #140]	; (40226c <usart_serial_putchar+0xf8>)
  4021de:	4293      	cmp	r3, r2
  4021e0:	d10a      	bne.n	4021f8 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021e2:	bf00      	nop
  4021e4:	78fb      	ldrb	r3, [r7, #3]
  4021e6:	4619      	mov	r1, r3
  4021e8:	6878      	ldr	r0, [r7, #4]
  4021ea:	4b1d      	ldr	r3, [pc, #116]	; (402260 <usart_serial_putchar+0xec>)
  4021ec:	4798      	blx	r3
  4021ee:	4603      	mov	r3, r0
  4021f0:	2b00      	cmp	r3, #0
  4021f2:	d1f7      	bne.n	4021e4 <usart_serial_putchar+0x70>
		return 1;
  4021f4:	2301      	movs	r3, #1
  4021f6:	e02d      	b.n	402254 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4021f8:	687b      	ldr	r3, [r7, #4]
  4021fa:	4a1d      	ldr	r2, [pc, #116]	; (402270 <usart_serial_putchar+0xfc>)
  4021fc:	4293      	cmp	r3, r2
  4021fe:	d10a      	bne.n	402216 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  402200:	bf00      	nop
  402202:	78fb      	ldrb	r3, [r7, #3]
  402204:	4619      	mov	r1, r3
  402206:	6878      	ldr	r0, [r7, #4]
  402208:	4b1a      	ldr	r3, [pc, #104]	; (402274 <usart_serial_putchar+0x100>)
  40220a:	4798      	blx	r3
  40220c:	4603      	mov	r3, r0
  40220e:	2b00      	cmp	r3, #0
  402210:	d1f7      	bne.n	402202 <usart_serial_putchar+0x8e>
		return 1;
  402212:	2301      	movs	r3, #1
  402214:	e01e      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402216:	687b      	ldr	r3, [r7, #4]
  402218:	4a17      	ldr	r2, [pc, #92]	; (402278 <usart_serial_putchar+0x104>)
  40221a:	4293      	cmp	r3, r2
  40221c:	d10a      	bne.n	402234 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40221e:	bf00      	nop
  402220:	78fb      	ldrb	r3, [r7, #3]
  402222:	4619      	mov	r1, r3
  402224:	6878      	ldr	r0, [r7, #4]
  402226:	4b13      	ldr	r3, [pc, #76]	; (402274 <usart_serial_putchar+0x100>)
  402228:	4798      	blx	r3
  40222a:	4603      	mov	r3, r0
  40222c:	2b00      	cmp	r3, #0
  40222e:	d1f7      	bne.n	402220 <usart_serial_putchar+0xac>
		return 1;
  402230:	2301      	movs	r3, #1
  402232:	e00f      	b.n	402254 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402234:	687b      	ldr	r3, [r7, #4]
  402236:	4a11      	ldr	r2, [pc, #68]	; (40227c <usart_serial_putchar+0x108>)
  402238:	4293      	cmp	r3, r2
  40223a:	d10a      	bne.n	402252 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40223c:	bf00      	nop
  40223e:	78fb      	ldrb	r3, [r7, #3]
  402240:	4619      	mov	r1, r3
  402242:	6878      	ldr	r0, [r7, #4]
  402244:	4b0b      	ldr	r3, [pc, #44]	; (402274 <usart_serial_putchar+0x100>)
  402246:	4798      	blx	r3
  402248:	4603      	mov	r3, r0
  40224a:	2b00      	cmp	r3, #0
  40224c:	d1f7      	bne.n	40223e <usart_serial_putchar+0xca>
		return 1;
  40224e:	2301      	movs	r3, #1
  402250:	e000      	b.n	402254 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402252:	2300      	movs	r3, #0
}
  402254:	4618      	mov	r0, r3
  402256:	3708      	adds	r7, #8
  402258:	46bd      	mov	sp, r7
  40225a:	bd80      	pop	{r7, pc}
  40225c:	400e0800 	.word	0x400e0800
  402260:	004017c3 	.word	0x004017c3
  402264:	400e0a00 	.word	0x400e0a00
  402268:	400e1a00 	.word	0x400e1a00
  40226c:	400e1c00 	.word	0x400e1c00
  402270:	40024000 	.word	0x40024000
  402274:	00401a29 	.word	0x00401a29
  402278:	40028000 	.word	0x40028000
  40227c:	4002c000 	.word	0x4002c000

00402280 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402280:	b580      	push	{r7, lr}
  402282:	b084      	sub	sp, #16
  402284:	af00      	add	r7, sp, #0
  402286:	6078      	str	r0, [r7, #4]
  402288:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40228a:	2300      	movs	r3, #0
  40228c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40228e:	687b      	ldr	r3, [r7, #4]
  402290:	4a34      	ldr	r2, [pc, #208]	; (402364 <usart_serial_getchar+0xe4>)
  402292:	4293      	cmp	r3, r2
  402294:	d107      	bne.n	4022a6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402296:	bf00      	nop
  402298:	6839      	ldr	r1, [r7, #0]
  40229a:	6878      	ldr	r0, [r7, #4]
  40229c:	4b32      	ldr	r3, [pc, #200]	; (402368 <usart_serial_getchar+0xe8>)
  40229e:	4798      	blx	r3
  4022a0:	4603      	mov	r3, r0
  4022a2:	2b00      	cmp	r3, #0
  4022a4:	d1f8      	bne.n	402298 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4022a6:	687b      	ldr	r3, [r7, #4]
  4022a8:	4a30      	ldr	r2, [pc, #192]	; (40236c <usart_serial_getchar+0xec>)
  4022aa:	4293      	cmp	r3, r2
  4022ac:	d107      	bne.n	4022be <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4022ae:	bf00      	nop
  4022b0:	6839      	ldr	r1, [r7, #0]
  4022b2:	6878      	ldr	r0, [r7, #4]
  4022b4:	4b2c      	ldr	r3, [pc, #176]	; (402368 <usart_serial_getchar+0xe8>)
  4022b6:	4798      	blx	r3
  4022b8:	4603      	mov	r3, r0
  4022ba:	2b00      	cmp	r3, #0
  4022bc:	d1f8      	bne.n	4022b0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4022be:	687b      	ldr	r3, [r7, #4]
  4022c0:	4a2b      	ldr	r2, [pc, #172]	; (402370 <usart_serial_getchar+0xf0>)
  4022c2:	4293      	cmp	r3, r2
  4022c4:	d107      	bne.n	4022d6 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4022c6:	bf00      	nop
  4022c8:	6839      	ldr	r1, [r7, #0]
  4022ca:	6878      	ldr	r0, [r7, #4]
  4022cc:	4b26      	ldr	r3, [pc, #152]	; (402368 <usart_serial_getchar+0xe8>)
  4022ce:	4798      	blx	r3
  4022d0:	4603      	mov	r3, r0
  4022d2:	2b00      	cmp	r3, #0
  4022d4:	d1f8      	bne.n	4022c8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4022d6:	687b      	ldr	r3, [r7, #4]
  4022d8:	4a26      	ldr	r2, [pc, #152]	; (402374 <usart_serial_getchar+0xf4>)
  4022da:	4293      	cmp	r3, r2
  4022dc:	d107      	bne.n	4022ee <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4022de:	bf00      	nop
  4022e0:	6839      	ldr	r1, [r7, #0]
  4022e2:	6878      	ldr	r0, [r7, #4]
  4022e4:	4b20      	ldr	r3, [pc, #128]	; (402368 <usart_serial_getchar+0xe8>)
  4022e6:	4798      	blx	r3
  4022e8:	4603      	mov	r3, r0
  4022ea:	2b00      	cmp	r3, #0
  4022ec:	d1f8      	bne.n	4022e0 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4022ee:	687b      	ldr	r3, [r7, #4]
  4022f0:	4a21      	ldr	r2, [pc, #132]	; (402378 <usart_serial_getchar+0xf8>)
  4022f2:	4293      	cmp	r3, r2
  4022f4:	d10d      	bne.n	402312 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4022f6:	bf00      	nop
  4022f8:	f107 030c 	add.w	r3, r7, #12
  4022fc:	4619      	mov	r1, r3
  4022fe:	6878      	ldr	r0, [r7, #4]
  402300:	4b1e      	ldr	r3, [pc, #120]	; (40237c <usart_serial_getchar+0xfc>)
  402302:	4798      	blx	r3
  402304:	4603      	mov	r3, r0
  402306:	2b00      	cmp	r3, #0
  402308:	d1f6      	bne.n	4022f8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40230a:	68fb      	ldr	r3, [r7, #12]
  40230c:	b2da      	uxtb	r2, r3
  40230e:	683b      	ldr	r3, [r7, #0]
  402310:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402312:	687b      	ldr	r3, [r7, #4]
  402314:	4a1a      	ldr	r2, [pc, #104]	; (402380 <usart_serial_getchar+0x100>)
  402316:	4293      	cmp	r3, r2
  402318:	d10d      	bne.n	402336 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40231a:	bf00      	nop
  40231c:	f107 030c 	add.w	r3, r7, #12
  402320:	4619      	mov	r1, r3
  402322:	6878      	ldr	r0, [r7, #4]
  402324:	4b15      	ldr	r3, [pc, #84]	; (40237c <usart_serial_getchar+0xfc>)
  402326:	4798      	blx	r3
  402328:	4603      	mov	r3, r0
  40232a:	2b00      	cmp	r3, #0
  40232c:	d1f6      	bne.n	40231c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40232e:	68fb      	ldr	r3, [r7, #12]
  402330:	b2da      	uxtb	r2, r3
  402332:	683b      	ldr	r3, [r7, #0]
  402334:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402336:	687b      	ldr	r3, [r7, #4]
  402338:	4a12      	ldr	r2, [pc, #72]	; (402384 <usart_serial_getchar+0x104>)
  40233a:	4293      	cmp	r3, r2
  40233c:	d10d      	bne.n	40235a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40233e:	bf00      	nop
  402340:	f107 030c 	add.w	r3, r7, #12
  402344:	4619      	mov	r1, r3
  402346:	6878      	ldr	r0, [r7, #4]
  402348:	4b0c      	ldr	r3, [pc, #48]	; (40237c <usart_serial_getchar+0xfc>)
  40234a:	4798      	blx	r3
  40234c:	4603      	mov	r3, r0
  40234e:	2b00      	cmp	r3, #0
  402350:	d1f6      	bne.n	402340 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402352:	68fb      	ldr	r3, [r7, #12]
  402354:	b2da      	uxtb	r2, r3
  402356:	683b      	ldr	r3, [r7, #0]
  402358:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40235a:	bf00      	nop
  40235c:	3710      	adds	r7, #16
  40235e:	46bd      	mov	sp, r7
  402360:	bd80      	pop	{r7, pc}
  402362:	bf00      	nop
  402364:	400e0800 	.word	0x400e0800
  402368:	004017f3 	.word	0x004017f3
  40236c:	400e0a00 	.word	0x400e0a00
  402370:	400e1a00 	.word	0x400e1a00
  402374:	400e1c00 	.word	0x400e1c00
  402378:	40024000 	.word	0x40024000
  40237c:	00401a5b 	.word	0x00401a5b
  402380:	40028000 	.word	0x40028000
  402384:	4002c000 	.word	0x4002c000

00402388 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402388:	b580      	push	{r7, lr}
  40238a:	b082      	sub	sp, #8
  40238c:	af00      	add	r7, sp, #0
  40238e:	6078      	str	r0, [r7, #4]
  402390:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402392:	4a0f      	ldr	r2, [pc, #60]	; (4023d0 <stdio_serial_init+0x48>)
  402394:	687b      	ldr	r3, [r7, #4]
  402396:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402398:	4b0e      	ldr	r3, [pc, #56]	; (4023d4 <stdio_serial_init+0x4c>)
  40239a:	4a0f      	ldr	r2, [pc, #60]	; (4023d8 <stdio_serial_init+0x50>)
  40239c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40239e:	4b0f      	ldr	r3, [pc, #60]	; (4023dc <stdio_serial_init+0x54>)
  4023a0:	4a0f      	ldr	r2, [pc, #60]	; (4023e0 <stdio_serial_init+0x58>)
  4023a2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4023a4:	6839      	ldr	r1, [r7, #0]
  4023a6:	6878      	ldr	r0, [r7, #4]
  4023a8:	4b0e      	ldr	r3, [pc, #56]	; (4023e4 <stdio_serial_init+0x5c>)
  4023aa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4023ac:	4b0e      	ldr	r3, [pc, #56]	; (4023e8 <stdio_serial_init+0x60>)
  4023ae:	681b      	ldr	r3, [r3, #0]
  4023b0:	689b      	ldr	r3, [r3, #8]
  4023b2:	2100      	movs	r1, #0
  4023b4:	4618      	mov	r0, r3
  4023b6:	4b0d      	ldr	r3, [pc, #52]	; (4023ec <stdio_serial_init+0x64>)
  4023b8:	4798      	blx	r3
	setbuf(stdin, NULL);
  4023ba:	4b0b      	ldr	r3, [pc, #44]	; (4023e8 <stdio_serial_init+0x60>)
  4023bc:	681b      	ldr	r3, [r3, #0]
  4023be:	685b      	ldr	r3, [r3, #4]
  4023c0:	2100      	movs	r1, #0
  4023c2:	4618      	mov	r0, r3
  4023c4:	4b09      	ldr	r3, [pc, #36]	; (4023ec <stdio_serial_init+0x64>)
  4023c6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4023c8:	bf00      	nop
  4023ca:	3708      	adds	r7, #8
  4023cc:	46bd      	mov	sp, r7
  4023ce:	bd80      	pop	{r7, pc}
  4023d0:	20400a94 	.word	0x20400a94
  4023d4:	20400a90 	.word	0x20400a90
  4023d8:	00402175 	.word	0x00402175
  4023dc:	20400a8c 	.word	0x20400a8c
  4023e0:	00402281 	.word	0x00402281
  4023e4:	00402011 	.word	0x00402011
  4023e8:	20400010 	.word	0x20400010
  4023ec:	00402e45 	.word	0x00402e45

004023f0 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4023f0:	b580      	push	{r7, lr}
  4023f2:	b082      	sub	sp, #8
  4023f4:	af00      	add	r7, sp, #0
  4023f6:	6078      	str	r0, [r7, #4]
  4023f8:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4023fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4023fe:	4806      	ldr	r0, [pc, #24]	; (402418 <Button1_Handler+0x28>)
  402400:	4b06      	ldr	r3, [pc, #24]	; (40241c <Button1_Handler+0x2c>)
  402402:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402404:	f44f 7180 	mov.w	r1, #256	; 0x100
  402408:	4805      	ldr	r0, [pc, #20]	; (402420 <Button1_Handler+0x30>)
  40240a:	4b04      	ldr	r3, [pc, #16]	; (40241c <Button1_Handler+0x2c>)
  40240c:	4798      	blx	r3
}
  40240e:	bf00      	nop
  402410:	3708      	adds	r7, #8
  402412:	46bd      	mov	sp, r7
  402414:	bd80      	pop	{r7, pc}
  402416:	bf00      	nop
  402418:	400e1400 	.word	0x400e1400
  40241c:	00402425 	.word	0x00402425
  402420:	400e1200 	.word	0x400e1200

00402424 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402424:	b580      	push	{r7, lr}
  402426:	b082      	sub	sp, #8
  402428:	af00      	add	r7, sp, #0
  40242a:	6078      	str	r0, [r7, #4]
  40242c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40242e:	6839      	ldr	r1, [r7, #0]
  402430:	6878      	ldr	r0, [r7, #4]
  402432:	4b09      	ldr	r3, [pc, #36]	; (402458 <pin_toggle+0x34>)
  402434:	4798      	blx	r3
  402436:	4603      	mov	r3, r0
  402438:	2b00      	cmp	r3, #0
  40243a:	d004      	beq.n	402446 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40243c:	6839      	ldr	r1, [r7, #0]
  40243e:	6878      	ldr	r0, [r7, #4]
  402440:	4b06      	ldr	r3, [pc, #24]	; (40245c <pin_toggle+0x38>)
  402442:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402444:	e003      	b.n	40244e <pin_toggle+0x2a>
    pio_set(pio,mask);
  402446:	6839      	ldr	r1, [r7, #0]
  402448:	6878      	ldr	r0, [r7, #4]
  40244a:	4b05      	ldr	r3, [pc, #20]	; (402460 <pin_toggle+0x3c>)
  40244c:	4798      	blx	r3
}
  40244e:	bf00      	nop
  402450:	3708      	adds	r7, #8
  402452:	46bd      	mov	sp, r7
  402454:	bd80      	pop	{r7, pc}
  402456:	bf00      	nop
  402458:	00400da9 	.word	0x00400da9
  40245c:	00400b99 	.word	0x00400b99
  402460:	00400b7d 	.word	0x00400b7d

00402464 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402464:	b590      	push	{r4, r7, lr}
  402466:	b083      	sub	sp, #12
  402468:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40246a:	200a      	movs	r0, #10
  40246c:	4b10      	ldr	r3, [pc, #64]	; (4024b0 <BUT_init+0x4c>)
  40246e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402470:	2209      	movs	r2, #9
  402472:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402476:	480f      	ldr	r0, [pc, #60]	; (4024b4 <BUT_init+0x50>)
  402478:	4b0f      	ldr	r3, [pc, #60]	; (4024b8 <BUT_init+0x54>)
  40247a:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  40247c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402480:	480c      	ldr	r0, [pc, #48]	; (4024b4 <BUT_init+0x50>)
  402482:	4b0e      	ldr	r3, [pc, #56]	; (4024bc <BUT_init+0x58>)
  402484:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402486:	4b0e      	ldr	r3, [pc, #56]	; (4024c0 <BUT_init+0x5c>)
  402488:	9300      	str	r3, [sp, #0]
  40248a:	2350      	movs	r3, #80	; 0x50
  40248c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402490:	210a      	movs	r1, #10
  402492:	4808      	ldr	r0, [pc, #32]	; (4024b4 <BUT_init+0x50>)
  402494:	4c0b      	ldr	r4, [pc, #44]	; (4024c4 <BUT_init+0x60>)
  402496:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  402498:	200a      	movs	r0, #10
  40249a:	4b0b      	ldr	r3, [pc, #44]	; (4024c8 <BUT_init+0x64>)
  40249c:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  40249e:	2101      	movs	r1, #1
  4024a0:	200a      	movs	r0, #10
  4024a2:	4b0a      	ldr	r3, [pc, #40]	; (4024cc <BUT_init+0x68>)
  4024a4:	4798      	blx	r3
};
  4024a6:	bf00      	nop
  4024a8:	3704      	adds	r7, #4
  4024aa:	46bd      	mov	sp, r7
  4024ac:	bd90      	pop	{r4, r7, pc}
  4024ae:	bf00      	nop
  4024b0:	00401335 	.word	0x00401335
  4024b4:	400e0e00 	.word	0x400e0e00
  4024b8:	00400cc5 	.word	0x00400cc5
  4024bc:	00400e3d 	.word	0x00400e3d
  4024c0:	004023f1 	.word	0x004023f1
  4024c4:	00400f59 	.word	0x00400f59
  4024c8:	00401eb1 	.word	0x00401eb1
  4024cc:	00401ee5 	.word	0x00401ee5

004024d0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4024d0:	b590      	push	{r4, r7, lr}
  4024d2:	b085      	sub	sp, #20
  4024d4:	af02      	add	r7, sp, #8
  4024d6:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4024d8:	200c      	movs	r0, #12
  4024da:	4b07      	ldr	r3, [pc, #28]	; (4024f8 <LED_init+0x28>)
  4024dc:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4024de:	687a      	ldr	r2, [r7, #4]
  4024e0:	2300      	movs	r3, #0
  4024e2:	9300      	str	r3, [sp, #0]
  4024e4:	2300      	movs	r3, #0
  4024e6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4024ea:	4804      	ldr	r0, [pc, #16]	; (4024fc <LED_init+0x2c>)
  4024ec:	4c04      	ldr	r4, [pc, #16]	; (402500 <LED_init+0x30>)
  4024ee:	47a0      	blx	r4
};
  4024f0:	bf00      	nop
  4024f2:	370c      	adds	r7, #12
  4024f4:	46bd      	mov	sp, r7
  4024f6:	bd90      	pop	{r4, r7, pc}
  4024f8:	00401335 	.word	0x00401335
  4024fc:	400e1200 	.word	0x400e1200
  402500:	00400d45 	.word	0x00400d45

00402504 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402504:	b590      	push	{r4, r7, lr}
  402506:	b085      	sub	sp, #20
  402508:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  40250a:	200b      	movs	r0, #11
  40250c:	4b15      	ldr	r3, [pc, #84]	; (402564 <configure_console+0x60>)
  40250e:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  402510:	200a      	movs	r0, #10
  402512:	4b14      	ldr	r3, [pc, #80]	; (402564 <configure_console+0x60>)
  402514:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402516:	2210      	movs	r2, #16
  402518:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40251c:	4812      	ldr	r0, [pc, #72]	; (402568 <configure_console+0x64>)
  40251e:	4b13      	ldr	r3, [pc, #76]	; (40256c <configure_console+0x68>)
  402520:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402522:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402526:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40252a:	4811      	ldr	r0, [pc, #68]	; (402570 <configure_console+0x6c>)
  40252c:	4b0f      	ldr	r3, [pc, #60]	; (40256c <configure_console+0x68>)
  40252e:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402530:	4a10      	ldr	r2, [pc, #64]	; (402574 <configure_console+0x70>)
  402532:	4b10      	ldr	r3, [pc, #64]	; (402574 <configure_console+0x70>)
  402534:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402538:	f043 0310 	orr.w	r3, r3, #16
  40253c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402540:	4b0d      	ldr	r3, [pc, #52]	; (402578 <configure_console+0x74>)
  402542:	463c      	mov	r4, r7
  402544:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402546:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  40254a:	200e      	movs	r0, #14
  40254c:	4b05      	ldr	r3, [pc, #20]	; (402564 <configure_console+0x60>)
  40254e:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402550:	463b      	mov	r3, r7
  402552:	4619      	mov	r1, r3
  402554:	4809      	ldr	r0, [pc, #36]	; (40257c <configure_console+0x78>)
  402556:	4b0a      	ldr	r3, [pc, #40]	; (402580 <configure_console+0x7c>)
  402558:	4798      	blx	r3
}
  40255a:	bf00      	nop
  40255c:	3714      	adds	r7, #20
  40255e:	46bd      	mov	sp, r7
  402560:	bd90      	pop	{r4, r7, pc}
  402562:	bf00      	nop
  402564:	00401ff5 	.word	0x00401ff5
  402568:	400e1000 	.word	0x400e1000
  40256c:	00400bb5 	.word	0x00400bb5
  402570:	400e0e00 	.word	0x400e0e00
  402574:	40088000 	.word	0x40088000
  402578:	004059b8 	.word	0x004059b8
  40257c:	40028000 	.word	0x40028000
  402580:	00402389 	.word	0x00402389

00402584 <mcu6050_i2c_bus_init>:
 
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  402584:	b580      	push	{r7, lr}
  402586:	b084      	sub	sp, #16
  402588:	af00      	add	r7, sp, #0
	twihs_options_t bno055_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  40258a:	2013      	movs	r0, #19
  40258c:	4b08      	ldr	r3, [pc, #32]	; (4025b0 <mcu6050_i2c_bus_init+0x2c>)
  40258e:	4798      	blx	r3

	/* Configure the options of TWI driver */
	bno055_option.master_clk = sysclk_get_cpu_hz();
  402590:	4b08      	ldr	r3, [pc, #32]	; (4025b4 <mcu6050_i2c_bus_init+0x30>)
  402592:	4798      	blx	r3
  402594:	4603      	mov	r3, r0
  402596:	607b      	str	r3, [r7, #4]
	bno055_option.speed      = 40000;
  402598:	f649 4340 	movw	r3, #40000	; 0x9c40
  40259c:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  40259e:	1d3b      	adds	r3, r7, #4
  4025a0:	4619      	mov	r1, r3
  4025a2:	4805      	ldr	r0, [pc, #20]	; (4025b8 <mcu6050_i2c_bus_init+0x34>)
  4025a4:	4b05      	ldr	r3, [pc, #20]	; (4025bc <mcu6050_i2c_bus_init+0x38>)
  4025a6:	4798      	blx	r3
}
  4025a8:	bf00      	nop
  4025aa:	3710      	adds	r7, #16
  4025ac:	46bd      	mov	sp, r7
  4025ae:	bd80      	pop	{r7, pc}
  4025b0:	00401335 	.word	0x00401335
  4025b4:	00401fcd 	.word	0x00401fcd
  4025b8:	40018000 	.word	0x40018000
  4025bc:	004013e1 	.word	0x004013e1

004025c0 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4025c0:	b580      	push	{r7, lr}
  4025c2:	b088      	sub	sp, #32
  4025c4:	af00      	add	r7, sp, #0
  4025c6:	603a      	str	r2, [r7, #0]
  4025c8:	461a      	mov	r2, r3
  4025ca:	4603      	mov	r3, r0
  4025cc:	71fb      	strb	r3, [r7, #7]
  4025ce:	460b      	mov	r3, r1
  4025d0:	71bb      	strb	r3, [r7, #6]
  4025d2:	4613      	mov	r3, r2
  4025d4:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4025d6:	2300      	movs	r3, #0
  4025d8:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4025da:	79fb      	ldrb	r3, [r7, #7]
  4025dc:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4025de:	79bb      	ldrb	r3, [r7, #6]
  4025e0:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4025e2:	2301      	movs	r3, #1
  4025e4:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4025e6:	683b      	ldr	r3, [r7, #0]
  4025e8:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4025ea:	797b      	ldrb	r3, [r7, #5]
  4025ec:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4025ee:	f107 0308 	add.w	r3, r7, #8
  4025f2:	4619      	mov	r1, r3
  4025f4:	4805      	ldr	r0, [pc, #20]	; (40260c <mcu6050_i2c_bus_write+0x4c>)
  4025f6:	4b06      	ldr	r3, [pc, #24]	; (402610 <mcu6050_i2c_bus_write+0x50>)
  4025f8:	4798      	blx	r3
  4025fa:	4603      	mov	r3, r0
  4025fc:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4025fe:	69fb      	ldr	r3, [r7, #28]
  402600:	b25b      	sxtb	r3, r3
}
  402602:	4618      	mov	r0, r3
  402604:	3720      	adds	r7, #32
  402606:	46bd      	mov	sp, r7
  402608:	bd80      	pop	{r7, pc}
  40260a:	bf00      	nop
  40260c:	40018000 	.word	0x40018000
  402610:	00401671 	.word	0x00401671

00402614 <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  402614:	b580      	push	{r7, lr}
  402616:	b088      	sub	sp, #32
  402618:	af00      	add	r7, sp, #0
  40261a:	603a      	str	r2, [r7, #0]
  40261c:	461a      	mov	r2, r3
  40261e:	4603      	mov	r3, r0
  402620:	71fb      	strb	r3, [r7, #7]
  402622:	460b      	mov	r3, r1
  402624:	71bb      	strb	r3, [r7, #6]
  402626:	4613      	mov	r3, r2
  402628:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  40262a:	2300      	movs	r3, #0
  40262c:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  40262e:	79fb      	ldrb	r3, [r7, #7]
  402630:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  402632:	79bb      	ldrb	r3, [r7, #6]
  402634:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  402636:	2301      	movs	r3, #1
  402638:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  40263a:	683b      	ldr	r3, [r7, #0]
  40263c:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  40263e:	797b      	ldrb	r3, [r7, #5]
  402640:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  402642:	f107 0308 	add.w	r3, r7, #8
  402646:	4619      	mov	r1, r3
  402648:	4809      	ldr	r0, [pc, #36]	; (402670 <mcu6050_i2c_bus_read+0x5c>)
  40264a:	4b0a      	ldr	r3, [pc, #40]	; (402674 <mcu6050_i2c_bus_read+0x60>)
  40264c:	4798      	blx	r3
  40264e:	4603      	mov	r3, r0
  402650:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  402652:	f107 0308 	add.w	r3, r7, #8
  402656:	4619      	mov	r1, r3
  402658:	4805      	ldr	r0, [pc, #20]	; (402670 <mcu6050_i2c_bus_read+0x5c>)
  40265a:	4b06      	ldr	r3, [pc, #24]	; (402674 <mcu6050_i2c_bus_read+0x60>)
  40265c:	4798      	blx	r3
  40265e:	4603      	mov	r3, r0
  402660:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  402662:	69fb      	ldr	r3, [r7, #28]
  402664:	b25b      	sxtb	r3, r3
}
  402666:	4618      	mov	r0, r3
  402668:	3720      	adds	r7, #32
  40266a:	46bd      	mov	sp, r7
  40266c:	bd80      	pop	{r7, pc}
  40266e:	bf00      	nop
  402670:	40018000 	.word	0x40018000
  402674:	00401589 	.word	0x00401589

00402678 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40267c:	b0b5      	sub	sp, #212	; 0xd4
  40267e:	af00      	add	r7, sp, #0
  
  uint8_t rtn;
  uint8_t rtn_gyro;

  /* Initialize the SAM system */
  sysclk_init();
  402680:	4bad      	ldr	r3, [pc, #692]	; (402938 <main+0x2c0>)
  402682:	4798      	blx	r3
  board_init();
  402684:	4bad      	ldr	r3, [pc, #692]	; (40293c <main+0x2c4>)
  402686:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  402688:	4bad      	ldr	r3, [pc, #692]	; (402940 <main+0x2c8>)
  40268a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40268e:	605a      	str	r2, [r3, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  402690:	4bac      	ldr	r3, [pc, #688]	; (402944 <main+0x2cc>)
  402692:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  402694:	2001      	movs	r0, #1
  402696:	4bac      	ldr	r3, [pc, #688]	; (402948 <main+0x2d0>)
  402698:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  40269a:	4bac      	ldr	r3, [pc, #688]	; (40294c <main+0x2d4>)
  40269c:	4798      	blx	r3
  /************************************************************************/
  /* MPU                                                                  */
  /************************************************************************/
  
  /* Inicializa i2c */
  printf("Inicializando bus i2c \n");
  40269e:	48ac      	ldr	r0, [pc, #688]	; (402950 <main+0x2d8>)
  4026a0:	4bac      	ldr	r3, [pc, #688]	; (402954 <main+0x2dc>)
  4026a2:	4798      	blx	r3
  mcu6050_i2c_bus_init();
  4026a4:	4bac      	ldr	r3, [pc, #688]	; (402958 <main+0x2e0>)
  4026a6:	4798      	blx	r3
  
  // Verifica MPU
  rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  4026a8:	f107 0268 	add.w	r2, r7, #104	; 0x68
  4026ac:	2301      	movs	r3, #1
  4026ae:	2175      	movs	r1, #117	; 0x75
  4026b0:	2068      	movs	r0, #104	; 0x68
  4026b2:	4eaa      	ldr	r6, [pc, #680]	; (40295c <main+0x2e4>)
  4026b4:	47b0      	blx	r6
  4026b6:	4603      	mov	r3, r0
  4026b8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  if(rtn != TWIHS_SUCCESS){
  4026bc:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  4026c0:	2b00      	cmp	r3, #0
  4026c2:	d002      	beq.n	4026ca <main+0x52>
    printf("[ERRO] [i2c] [read] \n");
  4026c4:	48a6      	ldr	r0, [pc, #664]	; (402960 <main+0x2e8>)
  4026c6:	4ba3      	ldr	r3, [pc, #652]	; (402954 <main+0x2dc>)
  4026c8:	4798      	blx	r3
  }
  
  // Por algum motivo a primeira leitura  errada.
  if(bufferRX[0] != 0x68){
  4026ca:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  4026ce:	2b68      	cmp	r3, #104	; 0x68
  4026d0:	d005      	beq.n	4026de <main+0x66>
    printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  4026d2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  4026d6:	4619      	mov	r1, r3
  4026d8:	48a2      	ldr	r0, [pc, #648]	; (402964 <main+0x2ec>)
  4026da:	4b9e      	ldr	r3, [pc, #632]	; (402954 <main+0x2dc>)
  4026dc:	4798      	blx	r3
  }
 
  // Set Clock source
  bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  4026de:	2301      	movs	r3, #1
  4026e0:	713b      	strb	r3, [r7, #4]
  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  4026e2:	1d3a      	adds	r2, r7, #4
  4026e4:	2301      	movs	r3, #1
  4026e6:	216b      	movs	r1, #107	; 0x6b
  4026e8:	2068      	movs	r0, #104	; 0x68
  4026ea:	4e9f      	ldr	r6, [pc, #636]	; (402968 <main+0x2f0>)
  4026ec:	47b0      	blx	r6
  4026ee:	4603      	mov	r3, r0
  4026f0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  if(rtn != TWIHS_SUCCESS)
  4026f4:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  4026f8:	2b00      	cmp	r3, #0
  4026fa:	d002      	beq.n	402702 <main+0x8a>
    printf("[ERRO] [i2c] [write] \n");
  4026fc:	489b      	ldr	r0, [pc, #620]	; (40296c <main+0x2f4>)
  4026fe:	4b95      	ldr	r3, [pc, #596]	; (402954 <main+0x2dc>)
  402700:	4798      	blx	r3

  // Configura range acelerometro para operar com 2G
  bufferTX[0] = 0x00; // 2G
  402702:	2300      	movs	r3, #0
  402704:	713b      	strb	r3, [r7, #4]
  rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  402706:	1d3a      	adds	r2, r7, #4
  402708:	2301      	movs	r3, #1
  40270a:	211c      	movs	r1, #28
  40270c:	2068      	movs	r0, #104	; 0x68
  40270e:	4e96      	ldr	r6, [pc, #600]	; (402968 <main+0x2f0>)
  402710:	47b0      	blx	r6
  402712:	4603      	mov	r3, r0
  402714:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  rangePerDigit = 0.000061f ; // 2G  
  402718:	4b95      	ldr	r3, [pc, #596]	; (402970 <main+0x2f8>)
  40271a:	4a96      	ldr	r2, [pc, #600]	; (402974 <main+0x2fc>)
  40271c:	601a      	str	r2, [r3, #0]
  
  rtn_gyro = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX,1);   
  40271e:	1d3a      	adds	r2, r7, #4
  402720:	2301      	movs	r3, #1
  402722:	211b      	movs	r1, #27
  402724:	2068      	movs	r0, #104	; 0x68
  402726:	4e90      	ldr	r6, [pc, #576]	; (402968 <main+0x2f0>)
  402728:	47b0      	blx	r6
  40272a:	4603      	mov	r3, r0
  40272c:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
 
	while (1) {
    // Le valor do acc X High e Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402730:	2301      	movs	r3, #1
  402732:	4a91      	ldr	r2, [pc, #580]	; (402978 <main+0x300>)
  402734:	213b      	movs	r1, #59	; 0x3b
  402736:	2068      	movs	r0, #104	; 0x68
  402738:	4e88      	ldr	r6, [pc, #544]	; (40295c <main+0x2e4>)
  40273a:	47b0      	blx	r6
  40273c:	4603      	mov	r3, r0
  40273e:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402742:	2301      	movs	r3, #1
  402744:	4a8d      	ldr	r2, [pc, #564]	; (40297c <main+0x304>)
  402746:	213c      	movs	r1, #60	; 0x3c
  402748:	2068      	movs	r0, #104	; 0x68
  40274a:	4e84      	ldr	r6, [pc, #528]	; (40295c <main+0x2e4>)
  40274c:	47b0      	blx	r6
  40274e:	4603      	mov	r3, r0
  402750:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
   
    // Le valor do acc y High e  Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402754:	2301      	movs	r3, #1
  402756:	4a8a      	ldr	r2, [pc, #552]	; (402980 <main+0x308>)
  402758:	213d      	movs	r1, #61	; 0x3d
  40275a:	2068      	movs	r0, #104	; 0x68
  40275c:	4e7f      	ldr	r6, [pc, #508]	; (40295c <main+0x2e4>)
  40275e:	47b0      	blx	r6
  402760:	4603      	mov	r3, r0
  402762:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402766:	2301      	movs	r3, #1
  402768:	4a86      	ldr	r2, [pc, #536]	; (402984 <main+0x30c>)
  40276a:	2140      	movs	r1, #64	; 0x40
  40276c:	2068      	movs	r0, #104	; 0x68
  40276e:	4e7b      	ldr	r6, [pc, #492]	; (40295c <main+0x2e4>)
  402770:	47b0      	blx	r6
  402772:	4603      	mov	r3, r0
  402774:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    
    // Le valor do acc z HIGH e Low
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402778:	2301      	movs	r3, #1
  40277a:	4a83      	ldr	r2, [pc, #524]	; (402988 <main+0x310>)
  40277c:	213f      	movs	r1, #63	; 0x3f
  40277e:	2068      	movs	r0, #104	; 0x68
  402780:	4e76      	ldr	r6, [pc, #472]	; (40295c <main+0x2e4>)
  402782:	47b0      	blx	r6
  402784:	4603      	mov	r3, r0
  402786:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  40278a:	2301      	movs	r3, #1
  40278c:	4a7f      	ldr	r2, [pc, #508]	; (40298c <main+0x314>)
  40278e:	2140      	movs	r1, #64	; 0x40
  402790:	2068      	movs	r0, #104	; 0x68
  402792:	4e72      	ldr	r6, [pc, #456]	; (40295c <main+0x2e4>)
  402794:	47b0      	blx	r6
  402796:	4603      	mov	r3, r0
  402798:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	
	
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &gyrXHigh, 1);
  40279c:	2301      	movs	r3, #1
  40279e:	4a7c      	ldr	r2, [pc, #496]	; (402990 <main+0x318>)
  4027a0:	2143      	movs	r1, #67	; 0x43
  4027a2:	2068      	movs	r0, #104	; 0x68
  4027a4:	4e6d      	ldr	r6, [pc, #436]	; (40295c <main+0x2e4>)
  4027a6:	47b0      	blx	r6
  4027a8:	4603      	mov	r3, r0
  4027aa:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &gyrXLow,  1);
  4027ae:	2301      	movs	r3, #1
  4027b0:	4a78      	ldr	r2, [pc, #480]	; (402994 <main+0x31c>)
  4027b2:	2144      	movs	r1, #68	; 0x44
  4027b4:	2068      	movs	r0, #104	; 0x68
  4027b6:	4e69      	ldr	r6, [pc, #420]	; (40295c <main+0x2e4>)
  4027b8:	47b0      	blx	r6
  4027ba:	4603      	mov	r3, r0
  4027bc:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	  
	// Le valor do acc y High e  Low
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &gyrYHigh, 1);
  4027c0:	2301      	movs	r3, #1
  4027c2:	4a75      	ldr	r2, [pc, #468]	; (402998 <main+0x320>)
  4027c4:	2145      	movs	r1, #69	; 0x45
  4027c6:	2068      	movs	r0, #104	; 0x68
  4027c8:	4e64      	ldr	r6, [pc, #400]	; (40295c <main+0x2e4>)
  4027ca:	47b0      	blx	r6
  4027cc:	4603      	mov	r3, r0
  4027ce:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &gyrYLow,  1);
  4027d2:	2301      	movs	r3, #1
  4027d4:	4a71      	ldr	r2, [pc, #452]	; (40299c <main+0x324>)
  4027d6:	2148      	movs	r1, #72	; 0x48
  4027d8:	2068      	movs	r0, #104	; 0x68
  4027da:	4e60      	ldr	r6, [pc, #384]	; (40295c <main+0x2e4>)
  4027dc:	47b0      	blx	r6
  4027de:	4603      	mov	r3, r0
  4027e0:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	  
	// Le valor do acc z HIGH e Low
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &gyrZHigh, 1);
  4027e4:	2301      	movs	r3, #1
  4027e6:	4a6e      	ldr	r2, [pc, #440]	; (4029a0 <main+0x328>)
  4027e8:	2147      	movs	r1, #71	; 0x47
  4027ea:	2068      	movs	r0, #104	; 0x68
  4027ec:	4e5b      	ldr	r6, [pc, #364]	; (40295c <main+0x2e4>)
  4027ee:	47b0      	blx	r6
  4027f0:	4603      	mov	r3, r0
  4027f2:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	rtn_gyro = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &gyrZLow,  1);
  4027f6:	2301      	movs	r3, #1
  4027f8:	4a6a      	ldr	r2, [pc, #424]	; (4029a4 <main+0x32c>)
  4027fa:	2148      	movs	r1, #72	; 0x48
  4027fc:	2068      	movs	r0, #104	; 0x68
  4027fe:	4e57      	ldr	r6, [pc, #348]	; (40295c <main+0x2e4>)
  402800:	47b0      	blx	r6
  402802:	4603      	mov	r3, r0
  402804:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
     
    // Dados so do tipo complemento de dois
    accX = (accXHigh << 8) | (accXLow << 0);
  402808:	4b5b      	ldr	r3, [pc, #364]	; (402978 <main+0x300>)
  40280a:	781b      	ldrb	r3, [r3, #0]
  40280c:	b2db      	uxtb	r3, r3
  40280e:	021b      	lsls	r3, r3, #8
  402810:	b21a      	sxth	r2, r3
  402812:	4b5a      	ldr	r3, [pc, #360]	; (40297c <main+0x304>)
  402814:	781b      	ldrb	r3, [r3, #0]
  402816:	b2db      	uxtb	r3, r3
  402818:	b21b      	sxth	r3, r3
  40281a:	4313      	orrs	r3, r2
  40281c:	b21a      	sxth	r2, r3
  40281e:	4b62      	ldr	r3, [pc, #392]	; (4029a8 <main+0x330>)
  402820:	801a      	strh	r2, [r3, #0]
    accY = (accYHigh << 8) | (accYLow << 0);
  402822:	4b57      	ldr	r3, [pc, #348]	; (402980 <main+0x308>)
  402824:	781b      	ldrb	r3, [r3, #0]
  402826:	b2db      	uxtb	r3, r3
  402828:	021b      	lsls	r3, r3, #8
  40282a:	b21a      	sxth	r2, r3
  40282c:	4b55      	ldr	r3, [pc, #340]	; (402984 <main+0x30c>)
  40282e:	781b      	ldrb	r3, [r3, #0]
  402830:	b2db      	uxtb	r3, r3
  402832:	b21b      	sxth	r3, r3
  402834:	4313      	orrs	r3, r2
  402836:	b21a      	sxth	r2, r3
  402838:	4b5c      	ldr	r3, [pc, #368]	; (4029ac <main+0x334>)
  40283a:	801a      	strh	r2, [r3, #0]
    accZ = (accZHigh << 8) | (accZLow << 0);
  40283c:	4b52      	ldr	r3, [pc, #328]	; (402988 <main+0x310>)
  40283e:	781b      	ldrb	r3, [r3, #0]
  402840:	b2db      	uxtb	r3, r3
  402842:	021b      	lsls	r3, r3, #8
  402844:	b21a      	sxth	r2, r3
  402846:	4b51      	ldr	r3, [pc, #324]	; (40298c <main+0x314>)
  402848:	781b      	ldrb	r3, [r3, #0]
  40284a:	b2db      	uxtb	r3, r3
  40284c:	b21b      	sxth	r3, r3
  40284e:	4313      	orrs	r3, r2
  402850:	b21a      	sxth	r2, r3
  402852:	4b57      	ldr	r3, [pc, #348]	; (4029b0 <main+0x338>)
  402854:	801a      	strh	r2, [r3, #0]
	
	 // Dados so do tipo complemento de dois
	 gyrX = (gyrXHigh << 8) | (gyrXLow << 0);
  402856:	4b4e      	ldr	r3, [pc, #312]	; (402990 <main+0x318>)
  402858:	781b      	ldrb	r3, [r3, #0]
  40285a:	b2db      	uxtb	r3, r3
  40285c:	021b      	lsls	r3, r3, #8
  40285e:	b21a      	sxth	r2, r3
  402860:	4b4c      	ldr	r3, [pc, #304]	; (402994 <main+0x31c>)
  402862:	781b      	ldrb	r3, [r3, #0]
  402864:	b2db      	uxtb	r3, r3
  402866:	b21b      	sxth	r3, r3
  402868:	4313      	orrs	r3, r2
  40286a:	b21a      	sxth	r2, r3
  40286c:	4b51      	ldr	r3, [pc, #324]	; (4029b4 <main+0x33c>)
  40286e:	801a      	strh	r2, [r3, #0]
	 gyrY = (gyrYHigh << 8) | (gyrYLow << 0);
  402870:	4b49      	ldr	r3, [pc, #292]	; (402998 <main+0x320>)
  402872:	781b      	ldrb	r3, [r3, #0]
  402874:	b2db      	uxtb	r3, r3
  402876:	021b      	lsls	r3, r3, #8
  402878:	b21a      	sxth	r2, r3
  40287a:	4b48      	ldr	r3, [pc, #288]	; (40299c <main+0x324>)
  40287c:	781b      	ldrb	r3, [r3, #0]
  40287e:	b2db      	uxtb	r3, r3
  402880:	b21b      	sxth	r3, r3
  402882:	4313      	orrs	r3, r2
  402884:	b21a      	sxth	r2, r3
  402886:	4b4c      	ldr	r3, [pc, #304]	; (4029b8 <main+0x340>)
  402888:	801a      	strh	r2, [r3, #0]
	 gyrZ = (gyrZHigh << 8) | (gyrZLow << 0);
  40288a:	4b45      	ldr	r3, [pc, #276]	; (4029a0 <main+0x328>)
  40288c:	781b      	ldrb	r3, [r3, #0]
  40288e:	b2db      	uxtb	r3, r3
  402890:	021b      	lsls	r3, r3, #8
  402892:	b21a      	sxth	r2, r3
  402894:	4b43      	ldr	r3, [pc, #268]	; (4029a4 <main+0x32c>)
  402896:	781b      	ldrb	r3, [r3, #0]
  402898:	b2db      	uxtb	r3, r3
  40289a:	b21b      	sxth	r3, r3
  40289c:	4313      	orrs	r3, r2
  40289e:	b21a      	sxth	r2, r3
  4028a0:	4b46      	ldr	r3, [pc, #280]	; (4029bc <main+0x344>)
  4028a2:	801a      	strh	r2, [r3, #0]
	
	printf("Acceleration \n");
  4028a4:	4846      	ldr	r0, [pc, #280]	; (4029c0 <main+0x348>)
  4028a6:	4b2b      	ldr	r3, [pc, #172]	; (402954 <main+0x2dc>)
  4028a8:	4798      	blx	r3
    printf("x/y/z : %d / %d / %d \n", accX, accY, accZ);
  4028aa:	4b3f      	ldr	r3, [pc, #252]	; (4029a8 <main+0x330>)
  4028ac:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028b0:	4619      	mov	r1, r3
  4028b2:	4b3e      	ldr	r3, [pc, #248]	; (4029ac <main+0x334>)
  4028b4:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028b8:	461a      	mov	r2, r3
  4028ba:	4b3d      	ldr	r3, [pc, #244]	; (4029b0 <main+0x338>)
  4028bc:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028c0:	4840      	ldr	r0, [pc, #256]	; (4029c4 <main+0x34c>)
  4028c2:	4e24      	ldr	r6, [pc, #144]	; (402954 <main+0x2dc>)
  4028c4:	47b0      	blx	r6
	printf("\n");
  4028c6:	4840      	ldr	r0, [pc, #256]	; (4029c8 <main+0x350>)
  4028c8:	4b22      	ldr	r3, [pc, #136]	; (402954 <main+0x2dc>)
  4028ca:	4798      	blx	r3
	printf("Gyroscope \n");
  4028cc:	483f      	ldr	r0, [pc, #252]	; (4029cc <main+0x354>)
  4028ce:	4b21      	ldr	r3, [pc, #132]	; (402954 <main+0x2dc>)
  4028d0:	4798      	blx	r3
	printf("x/y/z : %d / %d / %d \n", gyrX, gyrY, gyrZ);
  4028d2:	4b38      	ldr	r3, [pc, #224]	; (4029b4 <main+0x33c>)
  4028d4:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028d8:	4619      	mov	r1, r3
  4028da:	4b37      	ldr	r3, [pc, #220]	; (4029b8 <main+0x340>)
  4028dc:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028e0:	461a      	mov	r2, r3
  4028e2:	4b36      	ldr	r3, [pc, #216]	; (4029bc <main+0x344>)
  4028e4:	f9b3 3000 	ldrsh.w	r3, [r3]
  4028e8:	4836      	ldr	r0, [pc, #216]	; (4029c4 <main+0x34c>)
  4028ea:	4e1a      	ldr	r6, [pc, #104]	; (402954 <main+0x2dc>)
  4028ec:	47b0      	blx	r6
	printf("\n\n\n");
  4028ee:	4838      	ldr	r0, [pc, #224]	; (4029d0 <main+0x358>)
  4028f0:	4b18      	ldr	r3, [pc, #96]	; (402954 <main+0x2dc>)
  4028f2:	4798      	blx	r3
   
    pin_toggle(LED_PIO, LED_PIN_MASK);
  4028f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4028f8:	4836      	ldr	r0, [pc, #216]	; (4029d4 <main+0x35c>)
  4028fa:	4b37      	ldr	r3, [pc, #220]	; (4029d8 <main+0x360>)
  4028fc:	4798      	blx	r3
    delay_ms(300);
  4028fe:	4b37      	ldr	r3, [pc, #220]	; (4029dc <main+0x364>)
  402900:	4798      	blx	r3
  402902:	4603      	mov	r3, r0
  402904:	4618      	mov	r0, r3
  402906:	f04f 0100 	mov.w	r1, #0
  40290a:	4602      	mov	r2, r0
  40290c:	460b      	mov	r3, r1
  40290e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  402912:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  402916:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  40291a:	4652      	mov	r2, sl
  40291c:	465b      	mov	r3, fp
  40291e:	1812      	adds	r2, r2, r0
  402920:	eb43 0301 	adc.w	r3, r3, r1
  402924:	011d      	lsls	r5, r3, #4
  402926:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
  40292a:	0114      	lsls	r4, r2, #4
  40292c:	1aa4      	subs	r4, r4, r2
  40292e:	eb65 0503 	sbc.w	r5, r5, r3
  402932:	ea4f 0985 	mov.w	r9, r5, lsl #2
  402936:	e053      	b.n	4029e0 <main+0x368>
  402938:	004004ad 	.word	0x004004ad
  40293c:	00400a7d 	.word	0x00400a7d
  402940:	400e1850 	.word	0x400e1850
  402944:	00402505 	.word	0x00402505
  402948:	004024d1 	.word	0x004024d1
  40294c:	00402465 	.word	0x00402465
  402950:	004059c8 	.word	0x004059c8
  402954:	00402d81 	.word	0x00402d81
  402958:	00402585 	.word	0x00402585
  40295c:	00402615 	.word	0x00402615
  402960:	004059e0 	.word	0x004059e0
  402964:	004059f8 	.word	0x004059f8
  402968:	004025c1 	.word	0x004025c1
  40296c:	00405a20 	.word	0x00405a20
  402970:	20400a9c 	.word	0x20400a9c
  402974:	387fda40 	.word	0x387fda40
  402978:	20400aad 	.word	0x20400aad
  40297c:	20400aa9 	.word	0x20400aa9
  402980:	20400aa8 	.word	0x20400aa8
  402984:	20400a98 	.word	0x20400a98
  402988:	20400aa2 	.word	0x20400aa2
  40298c:	20400aac 	.word	0x20400aac
  402990:	20400aa0 	.word	0x20400aa0
  402994:	20400aaf 	.word	0x20400aaf
  402998:	20400aae 	.word	0x20400aae
  40299c:	20400aa6 	.word	0x20400aa6
  4029a0:	20400aa7 	.word	0x20400aa7
  4029a4:	20400aa1 	.word	0x20400aa1
  4029a8:	20400ab6 	.word	0x20400ab6
  4029ac:	20400ab4 	.word	0x20400ab4
  4029b0:	20400aa4 	.word	0x20400aa4
  4029b4:	20400ab0 	.word	0x20400ab0
  4029b8:	20400ab2 	.word	0x20400ab2
  4029bc:	20400aaa 	.word	0x20400aaa
  4029c0:	00405a38 	.word	0x00405a38
  4029c4:	00405a48 	.word	0x00405a48
  4029c8:	00405a60 	.word	0x00405a60
  4029cc:	00405a64 	.word	0x00405a64
  4029d0:	00405a70 	.word	0x00405a70
  4029d4:	400e1200 	.word	0x400e1200
  4029d8:	00402425 	.word	0x00402425
  4029dc:	00401fcd 	.word	0x00401fcd
  4029e0:	ea49 7994 	orr.w	r9, r9, r4, lsr #30
  4029e4:	ea4f 0884 	mov.w	r8, r4, lsl #2
  4029e8:	4644      	mov	r4, r8
  4029ea:	464d      	mov	r5, r9
  4029ec:	4620      	mov	r0, r4
  4029ee:	4629      	mov	r1, r5
  4029f0:	f241 722b 	movw	r2, #5931	; 0x172b
  4029f4:	f04f 0300 	mov.w	r3, #0
  4029f8:	1880      	adds	r0, r0, r2
  4029fa:	eb41 0103 	adc.w	r1, r1, r3
  4029fe:	4e06      	ldr	r6, [pc, #24]	; (402a18 <main+0x3a0>)
  402a00:	f241 722c 	movw	r2, #5932	; 0x172c
  402a04:	f04f 0300 	mov.w	r3, #0
  402a08:	47b0      	blx	r6
  402a0a:	4602      	mov	r2, r0
  402a0c:	460b      	mov	r3, r1
  402a0e:	4613      	mov	r3, r2
  402a10:	4618      	mov	r0, r3
  402a12:	4b02      	ldr	r3, [pc, #8]	; (402a1c <main+0x3a4>)
  402a14:	4798      	blx	r3
    rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402a16:	e68b      	b.n	402730 <main+0xb8>
  402a18:	00402a21 	.word	0x00402a21
  402a1c:	20400001 	.word	0x20400001

00402a20 <__aeabi_uldivmod>:
  402a20:	b953      	cbnz	r3, 402a38 <__aeabi_uldivmod+0x18>
  402a22:	b94a      	cbnz	r2, 402a38 <__aeabi_uldivmod+0x18>
  402a24:	2900      	cmp	r1, #0
  402a26:	bf08      	it	eq
  402a28:	2800      	cmpeq	r0, #0
  402a2a:	bf1c      	itt	ne
  402a2c:	f04f 31ff 	movne.w	r1, #4294967295
  402a30:	f04f 30ff 	movne.w	r0, #4294967295
  402a34:	f000 b97a 	b.w	402d2c <__aeabi_idiv0>
  402a38:	f1ad 0c08 	sub.w	ip, sp, #8
  402a3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402a40:	f000 f806 	bl	402a50 <__udivmoddi4>
  402a44:	f8dd e004 	ldr.w	lr, [sp, #4]
  402a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402a4c:	b004      	add	sp, #16
  402a4e:	4770      	bx	lr

00402a50 <__udivmoddi4>:
  402a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402a54:	468c      	mov	ip, r1
  402a56:	460d      	mov	r5, r1
  402a58:	4604      	mov	r4, r0
  402a5a:	9e08      	ldr	r6, [sp, #32]
  402a5c:	2b00      	cmp	r3, #0
  402a5e:	d151      	bne.n	402b04 <__udivmoddi4+0xb4>
  402a60:	428a      	cmp	r2, r1
  402a62:	4617      	mov	r7, r2
  402a64:	d96d      	bls.n	402b42 <__udivmoddi4+0xf2>
  402a66:	fab2 fe82 	clz	lr, r2
  402a6a:	f1be 0f00 	cmp.w	lr, #0
  402a6e:	d00b      	beq.n	402a88 <__udivmoddi4+0x38>
  402a70:	f1ce 0c20 	rsb	ip, lr, #32
  402a74:	fa01 f50e 	lsl.w	r5, r1, lr
  402a78:	fa20 fc0c 	lsr.w	ip, r0, ip
  402a7c:	fa02 f70e 	lsl.w	r7, r2, lr
  402a80:	ea4c 0c05 	orr.w	ip, ip, r5
  402a84:	fa00 f40e 	lsl.w	r4, r0, lr
  402a88:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402a8c:	0c25      	lsrs	r5, r4, #16
  402a8e:	fbbc f8fa 	udiv	r8, ip, sl
  402a92:	fa1f f987 	uxth.w	r9, r7
  402a96:	fb0a cc18 	mls	ip, sl, r8, ip
  402a9a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402a9e:	fb08 f309 	mul.w	r3, r8, r9
  402aa2:	42ab      	cmp	r3, r5
  402aa4:	d90a      	bls.n	402abc <__udivmoddi4+0x6c>
  402aa6:	19ed      	adds	r5, r5, r7
  402aa8:	f108 32ff 	add.w	r2, r8, #4294967295
  402aac:	f080 8123 	bcs.w	402cf6 <__udivmoddi4+0x2a6>
  402ab0:	42ab      	cmp	r3, r5
  402ab2:	f240 8120 	bls.w	402cf6 <__udivmoddi4+0x2a6>
  402ab6:	f1a8 0802 	sub.w	r8, r8, #2
  402aba:	443d      	add	r5, r7
  402abc:	1aed      	subs	r5, r5, r3
  402abe:	b2a4      	uxth	r4, r4
  402ac0:	fbb5 f0fa 	udiv	r0, r5, sl
  402ac4:	fb0a 5510 	mls	r5, sl, r0, r5
  402ac8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402acc:	fb00 f909 	mul.w	r9, r0, r9
  402ad0:	45a1      	cmp	r9, r4
  402ad2:	d909      	bls.n	402ae8 <__udivmoddi4+0x98>
  402ad4:	19e4      	adds	r4, r4, r7
  402ad6:	f100 33ff 	add.w	r3, r0, #4294967295
  402ada:	f080 810a 	bcs.w	402cf2 <__udivmoddi4+0x2a2>
  402ade:	45a1      	cmp	r9, r4
  402ae0:	f240 8107 	bls.w	402cf2 <__udivmoddi4+0x2a2>
  402ae4:	3802      	subs	r0, #2
  402ae6:	443c      	add	r4, r7
  402ae8:	eba4 0409 	sub.w	r4, r4, r9
  402aec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402af0:	2100      	movs	r1, #0
  402af2:	2e00      	cmp	r6, #0
  402af4:	d061      	beq.n	402bba <__udivmoddi4+0x16a>
  402af6:	fa24 f40e 	lsr.w	r4, r4, lr
  402afa:	2300      	movs	r3, #0
  402afc:	6034      	str	r4, [r6, #0]
  402afe:	6073      	str	r3, [r6, #4]
  402b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b04:	428b      	cmp	r3, r1
  402b06:	d907      	bls.n	402b18 <__udivmoddi4+0xc8>
  402b08:	2e00      	cmp	r6, #0
  402b0a:	d054      	beq.n	402bb6 <__udivmoddi4+0x166>
  402b0c:	2100      	movs	r1, #0
  402b0e:	e886 0021 	stmia.w	r6, {r0, r5}
  402b12:	4608      	mov	r0, r1
  402b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b18:	fab3 f183 	clz	r1, r3
  402b1c:	2900      	cmp	r1, #0
  402b1e:	f040 808e 	bne.w	402c3e <__udivmoddi4+0x1ee>
  402b22:	42ab      	cmp	r3, r5
  402b24:	d302      	bcc.n	402b2c <__udivmoddi4+0xdc>
  402b26:	4282      	cmp	r2, r0
  402b28:	f200 80fa 	bhi.w	402d20 <__udivmoddi4+0x2d0>
  402b2c:	1a84      	subs	r4, r0, r2
  402b2e:	eb65 0503 	sbc.w	r5, r5, r3
  402b32:	2001      	movs	r0, #1
  402b34:	46ac      	mov	ip, r5
  402b36:	2e00      	cmp	r6, #0
  402b38:	d03f      	beq.n	402bba <__udivmoddi4+0x16a>
  402b3a:	e886 1010 	stmia.w	r6, {r4, ip}
  402b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b42:	b912      	cbnz	r2, 402b4a <__udivmoddi4+0xfa>
  402b44:	2701      	movs	r7, #1
  402b46:	fbb7 f7f2 	udiv	r7, r7, r2
  402b4a:	fab7 fe87 	clz	lr, r7
  402b4e:	f1be 0f00 	cmp.w	lr, #0
  402b52:	d134      	bne.n	402bbe <__udivmoddi4+0x16e>
  402b54:	1beb      	subs	r3, r5, r7
  402b56:	0c3a      	lsrs	r2, r7, #16
  402b58:	fa1f fc87 	uxth.w	ip, r7
  402b5c:	2101      	movs	r1, #1
  402b5e:	fbb3 f8f2 	udiv	r8, r3, r2
  402b62:	0c25      	lsrs	r5, r4, #16
  402b64:	fb02 3318 	mls	r3, r2, r8, r3
  402b68:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402b6c:	fb0c f308 	mul.w	r3, ip, r8
  402b70:	42ab      	cmp	r3, r5
  402b72:	d907      	bls.n	402b84 <__udivmoddi4+0x134>
  402b74:	19ed      	adds	r5, r5, r7
  402b76:	f108 30ff 	add.w	r0, r8, #4294967295
  402b7a:	d202      	bcs.n	402b82 <__udivmoddi4+0x132>
  402b7c:	42ab      	cmp	r3, r5
  402b7e:	f200 80d1 	bhi.w	402d24 <__udivmoddi4+0x2d4>
  402b82:	4680      	mov	r8, r0
  402b84:	1aed      	subs	r5, r5, r3
  402b86:	b2a3      	uxth	r3, r4
  402b88:	fbb5 f0f2 	udiv	r0, r5, r2
  402b8c:	fb02 5510 	mls	r5, r2, r0, r5
  402b90:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402b94:	fb0c fc00 	mul.w	ip, ip, r0
  402b98:	45a4      	cmp	ip, r4
  402b9a:	d907      	bls.n	402bac <__udivmoddi4+0x15c>
  402b9c:	19e4      	adds	r4, r4, r7
  402b9e:	f100 33ff 	add.w	r3, r0, #4294967295
  402ba2:	d202      	bcs.n	402baa <__udivmoddi4+0x15a>
  402ba4:	45a4      	cmp	ip, r4
  402ba6:	f200 80b8 	bhi.w	402d1a <__udivmoddi4+0x2ca>
  402baa:	4618      	mov	r0, r3
  402bac:	eba4 040c 	sub.w	r4, r4, ip
  402bb0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402bb4:	e79d      	b.n	402af2 <__udivmoddi4+0xa2>
  402bb6:	4631      	mov	r1, r6
  402bb8:	4630      	mov	r0, r6
  402bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bbe:	f1ce 0420 	rsb	r4, lr, #32
  402bc2:	fa05 f30e 	lsl.w	r3, r5, lr
  402bc6:	fa07 f70e 	lsl.w	r7, r7, lr
  402bca:	fa20 f804 	lsr.w	r8, r0, r4
  402bce:	0c3a      	lsrs	r2, r7, #16
  402bd0:	fa25 f404 	lsr.w	r4, r5, r4
  402bd4:	ea48 0803 	orr.w	r8, r8, r3
  402bd8:	fbb4 f1f2 	udiv	r1, r4, r2
  402bdc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402be0:	fb02 4411 	mls	r4, r2, r1, r4
  402be4:	fa1f fc87 	uxth.w	ip, r7
  402be8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402bec:	fb01 f30c 	mul.w	r3, r1, ip
  402bf0:	42ab      	cmp	r3, r5
  402bf2:	fa00 f40e 	lsl.w	r4, r0, lr
  402bf6:	d909      	bls.n	402c0c <__udivmoddi4+0x1bc>
  402bf8:	19ed      	adds	r5, r5, r7
  402bfa:	f101 30ff 	add.w	r0, r1, #4294967295
  402bfe:	f080 808a 	bcs.w	402d16 <__udivmoddi4+0x2c6>
  402c02:	42ab      	cmp	r3, r5
  402c04:	f240 8087 	bls.w	402d16 <__udivmoddi4+0x2c6>
  402c08:	3902      	subs	r1, #2
  402c0a:	443d      	add	r5, r7
  402c0c:	1aeb      	subs	r3, r5, r3
  402c0e:	fa1f f588 	uxth.w	r5, r8
  402c12:	fbb3 f0f2 	udiv	r0, r3, r2
  402c16:	fb02 3310 	mls	r3, r2, r0, r3
  402c1a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402c1e:	fb00 f30c 	mul.w	r3, r0, ip
  402c22:	42ab      	cmp	r3, r5
  402c24:	d907      	bls.n	402c36 <__udivmoddi4+0x1e6>
  402c26:	19ed      	adds	r5, r5, r7
  402c28:	f100 38ff 	add.w	r8, r0, #4294967295
  402c2c:	d26f      	bcs.n	402d0e <__udivmoddi4+0x2be>
  402c2e:	42ab      	cmp	r3, r5
  402c30:	d96d      	bls.n	402d0e <__udivmoddi4+0x2be>
  402c32:	3802      	subs	r0, #2
  402c34:	443d      	add	r5, r7
  402c36:	1aeb      	subs	r3, r5, r3
  402c38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402c3c:	e78f      	b.n	402b5e <__udivmoddi4+0x10e>
  402c3e:	f1c1 0720 	rsb	r7, r1, #32
  402c42:	fa22 f807 	lsr.w	r8, r2, r7
  402c46:	408b      	lsls	r3, r1
  402c48:	fa05 f401 	lsl.w	r4, r5, r1
  402c4c:	ea48 0303 	orr.w	r3, r8, r3
  402c50:	fa20 fe07 	lsr.w	lr, r0, r7
  402c54:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402c58:	40fd      	lsrs	r5, r7
  402c5a:	ea4e 0e04 	orr.w	lr, lr, r4
  402c5e:	fbb5 f9fc 	udiv	r9, r5, ip
  402c62:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402c66:	fb0c 5519 	mls	r5, ip, r9, r5
  402c6a:	fa1f f883 	uxth.w	r8, r3
  402c6e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402c72:	fb09 f408 	mul.w	r4, r9, r8
  402c76:	42ac      	cmp	r4, r5
  402c78:	fa02 f201 	lsl.w	r2, r2, r1
  402c7c:	fa00 fa01 	lsl.w	sl, r0, r1
  402c80:	d908      	bls.n	402c94 <__udivmoddi4+0x244>
  402c82:	18ed      	adds	r5, r5, r3
  402c84:	f109 30ff 	add.w	r0, r9, #4294967295
  402c88:	d243      	bcs.n	402d12 <__udivmoddi4+0x2c2>
  402c8a:	42ac      	cmp	r4, r5
  402c8c:	d941      	bls.n	402d12 <__udivmoddi4+0x2c2>
  402c8e:	f1a9 0902 	sub.w	r9, r9, #2
  402c92:	441d      	add	r5, r3
  402c94:	1b2d      	subs	r5, r5, r4
  402c96:	fa1f fe8e 	uxth.w	lr, lr
  402c9a:	fbb5 f0fc 	udiv	r0, r5, ip
  402c9e:	fb0c 5510 	mls	r5, ip, r0, r5
  402ca2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402ca6:	fb00 f808 	mul.w	r8, r0, r8
  402caa:	45a0      	cmp	r8, r4
  402cac:	d907      	bls.n	402cbe <__udivmoddi4+0x26e>
  402cae:	18e4      	adds	r4, r4, r3
  402cb0:	f100 35ff 	add.w	r5, r0, #4294967295
  402cb4:	d229      	bcs.n	402d0a <__udivmoddi4+0x2ba>
  402cb6:	45a0      	cmp	r8, r4
  402cb8:	d927      	bls.n	402d0a <__udivmoddi4+0x2ba>
  402cba:	3802      	subs	r0, #2
  402cbc:	441c      	add	r4, r3
  402cbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402cc2:	eba4 0408 	sub.w	r4, r4, r8
  402cc6:	fba0 8902 	umull	r8, r9, r0, r2
  402cca:	454c      	cmp	r4, r9
  402ccc:	46c6      	mov	lr, r8
  402cce:	464d      	mov	r5, r9
  402cd0:	d315      	bcc.n	402cfe <__udivmoddi4+0x2ae>
  402cd2:	d012      	beq.n	402cfa <__udivmoddi4+0x2aa>
  402cd4:	b156      	cbz	r6, 402cec <__udivmoddi4+0x29c>
  402cd6:	ebba 030e 	subs.w	r3, sl, lr
  402cda:	eb64 0405 	sbc.w	r4, r4, r5
  402cde:	fa04 f707 	lsl.w	r7, r4, r7
  402ce2:	40cb      	lsrs	r3, r1
  402ce4:	431f      	orrs	r7, r3
  402ce6:	40cc      	lsrs	r4, r1
  402ce8:	6037      	str	r7, [r6, #0]
  402cea:	6074      	str	r4, [r6, #4]
  402cec:	2100      	movs	r1, #0
  402cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402cf2:	4618      	mov	r0, r3
  402cf4:	e6f8      	b.n	402ae8 <__udivmoddi4+0x98>
  402cf6:	4690      	mov	r8, r2
  402cf8:	e6e0      	b.n	402abc <__udivmoddi4+0x6c>
  402cfa:	45c2      	cmp	sl, r8
  402cfc:	d2ea      	bcs.n	402cd4 <__udivmoddi4+0x284>
  402cfe:	ebb8 0e02 	subs.w	lr, r8, r2
  402d02:	eb69 0503 	sbc.w	r5, r9, r3
  402d06:	3801      	subs	r0, #1
  402d08:	e7e4      	b.n	402cd4 <__udivmoddi4+0x284>
  402d0a:	4628      	mov	r0, r5
  402d0c:	e7d7      	b.n	402cbe <__udivmoddi4+0x26e>
  402d0e:	4640      	mov	r0, r8
  402d10:	e791      	b.n	402c36 <__udivmoddi4+0x1e6>
  402d12:	4681      	mov	r9, r0
  402d14:	e7be      	b.n	402c94 <__udivmoddi4+0x244>
  402d16:	4601      	mov	r1, r0
  402d18:	e778      	b.n	402c0c <__udivmoddi4+0x1bc>
  402d1a:	3802      	subs	r0, #2
  402d1c:	443c      	add	r4, r7
  402d1e:	e745      	b.n	402bac <__udivmoddi4+0x15c>
  402d20:	4608      	mov	r0, r1
  402d22:	e708      	b.n	402b36 <__udivmoddi4+0xe6>
  402d24:	f1a8 0802 	sub.w	r8, r8, #2
  402d28:	443d      	add	r5, r7
  402d2a:	e72b      	b.n	402b84 <__udivmoddi4+0x134>

00402d2c <__aeabi_idiv0>:
  402d2c:	4770      	bx	lr
  402d2e:	bf00      	nop

00402d30 <__libc_init_array>:
  402d30:	b570      	push	{r4, r5, r6, lr}
  402d32:	4e0f      	ldr	r6, [pc, #60]	; (402d70 <__libc_init_array+0x40>)
  402d34:	4d0f      	ldr	r5, [pc, #60]	; (402d74 <__libc_init_array+0x44>)
  402d36:	1b76      	subs	r6, r6, r5
  402d38:	10b6      	asrs	r6, r6, #2
  402d3a:	bf18      	it	ne
  402d3c:	2400      	movne	r4, #0
  402d3e:	d005      	beq.n	402d4c <__libc_init_array+0x1c>
  402d40:	3401      	adds	r4, #1
  402d42:	f855 3b04 	ldr.w	r3, [r5], #4
  402d46:	4798      	blx	r3
  402d48:	42a6      	cmp	r6, r4
  402d4a:	d1f9      	bne.n	402d40 <__libc_init_array+0x10>
  402d4c:	4e0a      	ldr	r6, [pc, #40]	; (402d78 <__libc_init_array+0x48>)
  402d4e:	4d0b      	ldr	r5, [pc, #44]	; (402d7c <__libc_init_array+0x4c>)
  402d50:	1b76      	subs	r6, r6, r5
  402d52:	f002 ff43 	bl	405bdc <_init>
  402d56:	10b6      	asrs	r6, r6, #2
  402d58:	bf18      	it	ne
  402d5a:	2400      	movne	r4, #0
  402d5c:	d006      	beq.n	402d6c <__libc_init_array+0x3c>
  402d5e:	3401      	adds	r4, #1
  402d60:	f855 3b04 	ldr.w	r3, [r5], #4
  402d64:	4798      	blx	r3
  402d66:	42a6      	cmp	r6, r4
  402d68:	d1f9      	bne.n	402d5e <__libc_init_array+0x2e>
  402d6a:	bd70      	pop	{r4, r5, r6, pc}
  402d6c:	bd70      	pop	{r4, r5, r6, pc}
  402d6e:	bf00      	nop
  402d70:	00405be8 	.word	0x00405be8
  402d74:	00405be8 	.word	0x00405be8
  402d78:	00405bf0 	.word	0x00405bf0
  402d7c:	00405be8 	.word	0x00405be8

00402d80 <iprintf>:
  402d80:	b40f      	push	{r0, r1, r2, r3}
  402d82:	b500      	push	{lr}
  402d84:	4907      	ldr	r1, [pc, #28]	; (402da4 <iprintf+0x24>)
  402d86:	b083      	sub	sp, #12
  402d88:	ab04      	add	r3, sp, #16
  402d8a:	6808      	ldr	r0, [r1, #0]
  402d8c:	f853 2b04 	ldr.w	r2, [r3], #4
  402d90:	6881      	ldr	r1, [r0, #8]
  402d92:	9301      	str	r3, [sp, #4]
  402d94:	f000 f966 	bl	403064 <_vfiprintf_r>
  402d98:	b003      	add	sp, #12
  402d9a:	f85d eb04 	ldr.w	lr, [sp], #4
  402d9e:	b004      	add	sp, #16
  402da0:	4770      	bx	lr
  402da2:	bf00      	nop
  402da4:	20400010 	.word	0x20400010

00402da8 <memset>:
  402da8:	b470      	push	{r4, r5, r6}
  402daa:	0786      	lsls	r6, r0, #30
  402dac:	d046      	beq.n	402e3c <memset+0x94>
  402dae:	1e54      	subs	r4, r2, #1
  402db0:	2a00      	cmp	r2, #0
  402db2:	d041      	beq.n	402e38 <memset+0x90>
  402db4:	b2ca      	uxtb	r2, r1
  402db6:	4603      	mov	r3, r0
  402db8:	e002      	b.n	402dc0 <memset+0x18>
  402dba:	f114 34ff 	adds.w	r4, r4, #4294967295
  402dbe:	d33b      	bcc.n	402e38 <memset+0x90>
  402dc0:	f803 2b01 	strb.w	r2, [r3], #1
  402dc4:	079d      	lsls	r5, r3, #30
  402dc6:	d1f8      	bne.n	402dba <memset+0x12>
  402dc8:	2c03      	cmp	r4, #3
  402dca:	d92e      	bls.n	402e2a <memset+0x82>
  402dcc:	b2cd      	uxtb	r5, r1
  402dce:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402dd2:	2c0f      	cmp	r4, #15
  402dd4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402dd8:	d919      	bls.n	402e0e <memset+0x66>
  402dda:	f103 0210 	add.w	r2, r3, #16
  402dde:	4626      	mov	r6, r4
  402de0:	3e10      	subs	r6, #16
  402de2:	2e0f      	cmp	r6, #15
  402de4:	f842 5c10 	str.w	r5, [r2, #-16]
  402de8:	f842 5c0c 	str.w	r5, [r2, #-12]
  402dec:	f842 5c08 	str.w	r5, [r2, #-8]
  402df0:	f842 5c04 	str.w	r5, [r2, #-4]
  402df4:	f102 0210 	add.w	r2, r2, #16
  402df8:	d8f2      	bhi.n	402de0 <memset+0x38>
  402dfa:	f1a4 0210 	sub.w	r2, r4, #16
  402dfe:	f022 020f 	bic.w	r2, r2, #15
  402e02:	f004 040f 	and.w	r4, r4, #15
  402e06:	3210      	adds	r2, #16
  402e08:	2c03      	cmp	r4, #3
  402e0a:	4413      	add	r3, r2
  402e0c:	d90d      	bls.n	402e2a <memset+0x82>
  402e0e:	461e      	mov	r6, r3
  402e10:	4622      	mov	r2, r4
  402e12:	3a04      	subs	r2, #4
  402e14:	2a03      	cmp	r2, #3
  402e16:	f846 5b04 	str.w	r5, [r6], #4
  402e1a:	d8fa      	bhi.n	402e12 <memset+0x6a>
  402e1c:	1f22      	subs	r2, r4, #4
  402e1e:	f022 0203 	bic.w	r2, r2, #3
  402e22:	3204      	adds	r2, #4
  402e24:	4413      	add	r3, r2
  402e26:	f004 0403 	and.w	r4, r4, #3
  402e2a:	b12c      	cbz	r4, 402e38 <memset+0x90>
  402e2c:	b2c9      	uxtb	r1, r1
  402e2e:	441c      	add	r4, r3
  402e30:	f803 1b01 	strb.w	r1, [r3], #1
  402e34:	429c      	cmp	r4, r3
  402e36:	d1fb      	bne.n	402e30 <memset+0x88>
  402e38:	bc70      	pop	{r4, r5, r6}
  402e3a:	4770      	bx	lr
  402e3c:	4614      	mov	r4, r2
  402e3e:	4603      	mov	r3, r0
  402e40:	e7c2      	b.n	402dc8 <memset+0x20>
  402e42:	bf00      	nop

00402e44 <setbuf>:
  402e44:	2900      	cmp	r1, #0
  402e46:	bf0c      	ite	eq
  402e48:	2202      	moveq	r2, #2
  402e4a:	2200      	movne	r2, #0
  402e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e50:	f000 b800 	b.w	402e54 <setvbuf>

00402e54 <setvbuf>:
  402e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402e58:	4c61      	ldr	r4, [pc, #388]	; (402fe0 <setvbuf+0x18c>)
  402e5a:	6825      	ldr	r5, [r4, #0]
  402e5c:	b083      	sub	sp, #12
  402e5e:	4604      	mov	r4, r0
  402e60:	460f      	mov	r7, r1
  402e62:	4690      	mov	r8, r2
  402e64:	461e      	mov	r6, r3
  402e66:	b115      	cbz	r5, 402e6e <setvbuf+0x1a>
  402e68:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402e6a:	2b00      	cmp	r3, #0
  402e6c:	d064      	beq.n	402f38 <setvbuf+0xe4>
  402e6e:	f1b8 0f02 	cmp.w	r8, #2
  402e72:	d006      	beq.n	402e82 <setvbuf+0x2e>
  402e74:	f1b8 0f01 	cmp.w	r8, #1
  402e78:	f200 809f 	bhi.w	402fba <setvbuf+0x166>
  402e7c:	2e00      	cmp	r6, #0
  402e7e:	f2c0 809c 	blt.w	402fba <setvbuf+0x166>
  402e82:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402e84:	07d8      	lsls	r0, r3, #31
  402e86:	d534      	bpl.n	402ef2 <setvbuf+0x9e>
  402e88:	4621      	mov	r1, r4
  402e8a:	4628      	mov	r0, r5
  402e8c:	f001 f888 	bl	403fa0 <_fflush_r>
  402e90:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402e92:	b141      	cbz	r1, 402ea6 <setvbuf+0x52>
  402e94:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402e98:	4299      	cmp	r1, r3
  402e9a:	d002      	beq.n	402ea2 <setvbuf+0x4e>
  402e9c:	4628      	mov	r0, r5
  402e9e:	f001 f9fd 	bl	40429c <_free_r>
  402ea2:	2300      	movs	r3, #0
  402ea4:	6323      	str	r3, [r4, #48]	; 0x30
  402ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402eaa:	2200      	movs	r2, #0
  402eac:	61a2      	str	r2, [r4, #24]
  402eae:	6062      	str	r2, [r4, #4]
  402eb0:	061a      	lsls	r2, r3, #24
  402eb2:	d43a      	bmi.n	402f2a <setvbuf+0xd6>
  402eb4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402eb8:	f023 0303 	bic.w	r3, r3, #3
  402ebc:	f1b8 0f02 	cmp.w	r8, #2
  402ec0:	81a3      	strh	r3, [r4, #12]
  402ec2:	d01d      	beq.n	402f00 <setvbuf+0xac>
  402ec4:	ab01      	add	r3, sp, #4
  402ec6:	466a      	mov	r2, sp
  402ec8:	4621      	mov	r1, r4
  402eca:	4628      	mov	r0, r5
  402ecc:	f001 fc84 	bl	4047d8 <__swhatbuf_r>
  402ed0:	89a3      	ldrh	r3, [r4, #12]
  402ed2:	4318      	orrs	r0, r3
  402ed4:	81a0      	strh	r0, [r4, #12]
  402ed6:	2e00      	cmp	r6, #0
  402ed8:	d132      	bne.n	402f40 <setvbuf+0xec>
  402eda:	9e00      	ldr	r6, [sp, #0]
  402edc:	4630      	mov	r0, r6
  402ede:	f001 fcf3 	bl	4048c8 <malloc>
  402ee2:	4607      	mov	r7, r0
  402ee4:	2800      	cmp	r0, #0
  402ee6:	d06b      	beq.n	402fc0 <setvbuf+0x16c>
  402ee8:	89a3      	ldrh	r3, [r4, #12]
  402eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402eee:	81a3      	strh	r3, [r4, #12]
  402ef0:	e028      	b.n	402f44 <setvbuf+0xf0>
  402ef2:	89a3      	ldrh	r3, [r4, #12]
  402ef4:	0599      	lsls	r1, r3, #22
  402ef6:	d4c7      	bmi.n	402e88 <setvbuf+0x34>
  402ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402efa:	f001 fc69 	bl	4047d0 <__retarget_lock_acquire_recursive>
  402efe:	e7c3      	b.n	402e88 <setvbuf+0x34>
  402f00:	2500      	movs	r5, #0
  402f02:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402f04:	2600      	movs	r6, #0
  402f06:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402f0a:	f043 0302 	orr.w	r3, r3, #2
  402f0e:	2001      	movs	r0, #1
  402f10:	60a6      	str	r6, [r4, #8]
  402f12:	07ce      	lsls	r6, r1, #31
  402f14:	81a3      	strh	r3, [r4, #12]
  402f16:	6022      	str	r2, [r4, #0]
  402f18:	6122      	str	r2, [r4, #16]
  402f1a:	6160      	str	r0, [r4, #20]
  402f1c:	d401      	bmi.n	402f22 <setvbuf+0xce>
  402f1e:	0598      	lsls	r0, r3, #22
  402f20:	d53e      	bpl.n	402fa0 <setvbuf+0x14c>
  402f22:	4628      	mov	r0, r5
  402f24:	b003      	add	sp, #12
  402f26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402f2a:	6921      	ldr	r1, [r4, #16]
  402f2c:	4628      	mov	r0, r5
  402f2e:	f001 f9b5 	bl	40429c <_free_r>
  402f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f36:	e7bd      	b.n	402eb4 <setvbuf+0x60>
  402f38:	4628      	mov	r0, r5
  402f3a:	f001 f889 	bl	404050 <__sinit>
  402f3e:	e796      	b.n	402e6e <setvbuf+0x1a>
  402f40:	2f00      	cmp	r7, #0
  402f42:	d0cb      	beq.n	402edc <setvbuf+0x88>
  402f44:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402f46:	2b00      	cmp	r3, #0
  402f48:	d033      	beq.n	402fb2 <setvbuf+0x15e>
  402f4a:	9b00      	ldr	r3, [sp, #0]
  402f4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402f50:	6027      	str	r7, [r4, #0]
  402f52:	429e      	cmp	r6, r3
  402f54:	bf1c      	itt	ne
  402f56:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402f5a:	81a2      	strhne	r2, [r4, #12]
  402f5c:	f1b8 0f01 	cmp.w	r8, #1
  402f60:	bf04      	itt	eq
  402f62:	f042 0201 	orreq.w	r2, r2, #1
  402f66:	81a2      	strheq	r2, [r4, #12]
  402f68:	b292      	uxth	r2, r2
  402f6a:	f012 0308 	ands.w	r3, r2, #8
  402f6e:	6127      	str	r7, [r4, #16]
  402f70:	6166      	str	r6, [r4, #20]
  402f72:	d00e      	beq.n	402f92 <setvbuf+0x13e>
  402f74:	07d1      	lsls	r1, r2, #31
  402f76:	d51a      	bpl.n	402fae <setvbuf+0x15a>
  402f78:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402f7a:	4276      	negs	r6, r6
  402f7c:	2300      	movs	r3, #0
  402f7e:	f015 0501 	ands.w	r5, r5, #1
  402f82:	61a6      	str	r6, [r4, #24]
  402f84:	60a3      	str	r3, [r4, #8]
  402f86:	d009      	beq.n	402f9c <setvbuf+0x148>
  402f88:	2500      	movs	r5, #0
  402f8a:	4628      	mov	r0, r5
  402f8c:	b003      	add	sp, #12
  402f8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402f92:	60a3      	str	r3, [r4, #8]
  402f94:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402f96:	f015 0501 	ands.w	r5, r5, #1
  402f9a:	d1f5      	bne.n	402f88 <setvbuf+0x134>
  402f9c:	0593      	lsls	r3, r2, #22
  402f9e:	d4c0      	bmi.n	402f22 <setvbuf+0xce>
  402fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402fa2:	f001 fc17 	bl	4047d4 <__retarget_lock_release_recursive>
  402fa6:	4628      	mov	r0, r5
  402fa8:	b003      	add	sp, #12
  402faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402fae:	60a6      	str	r6, [r4, #8]
  402fb0:	e7f0      	b.n	402f94 <setvbuf+0x140>
  402fb2:	4628      	mov	r0, r5
  402fb4:	f001 f84c 	bl	404050 <__sinit>
  402fb8:	e7c7      	b.n	402f4a <setvbuf+0xf6>
  402fba:	f04f 35ff 	mov.w	r5, #4294967295
  402fbe:	e7b0      	b.n	402f22 <setvbuf+0xce>
  402fc0:	f8dd 9000 	ldr.w	r9, [sp]
  402fc4:	45b1      	cmp	r9, r6
  402fc6:	d004      	beq.n	402fd2 <setvbuf+0x17e>
  402fc8:	4648      	mov	r0, r9
  402fca:	f001 fc7d 	bl	4048c8 <malloc>
  402fce:	4607      	mov	r7, r0
  402fd0:	b920      	cbnz	r0, 402fdc <setvbuf+0x188>
  402fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fd6:	f04f 35ff 	mov.w	r5, #4294967295
  402fda:	e792      	b.n	402f02 <setvbuf+0xae>
  402fdc:	464e      	mov	r6, r9
  402fde:	e783      	b.n	402ee8 <setvbuf+0x94>
  402fe0:	20400010 	.word	0x20400010

00402fe4 <__sprint_r.part.0>:
  402fe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fe8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402fea:	049c      	lsls	r4, r3, #18
  402fec:	4693      	mov	fp, r2
  402fee:	d52f      	bpl.n	403050 <__sprint_r.part.0+0x6c>
  402ff0:	6893      	ldr	r3, [r2, #8]
  402ff2:	6812      	ldr	r2, [r2, #0]
  402ff4:	b353      	cbz	r3, 40304c <__sprint_r.part.0+0x68>
  402ff6:	460e      	mov	r6, r1
  402ff8:	4607      	mov	r7, r0
  402ffa:	f102 0908 	add.w	r9, r2, #8
  402ffe:	e919 0420 	ldmdb	r9, {r5, sl}
  403002:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403006:	d017      	beq.n	403038 <__sprint_r.part.0+0x54>
  403008:	3d04      	subs	r5, #4
  40300a:	2400      	movs	r4, #0
  40300c:	e001      	b.n	403012 <__sprint_r.part.0+0x2e>
  40300e:	45a0      	cmp	r8, r4
  403010:	d010      	beq.n	403034 <__sprint_r.part.0+0x50>
  403012:	4632      	mov	r2, r6
  403014:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403018:	4638      	mov	r0, r7
  40301a:	f001 f8bb 	bl	404194 <_fputwc_r>
  40301e:	1c43      	adds	r3, r0, #1
  403020:	f104 0401 	add.w	r4, r4, #1
  403024:	d1f3      	bne.n	40300e <__sprint_r.part.0+0x2a>
  403026:	2300      	movs	r3, #0
  403028:	f8cb 3008 	str.w	r3, [fp, #8]
  40302c:	f8cb 3004 	str.w	r3, [fp, #4]
  403030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403034:	f8db 3008 	ldr.w	r3, [fp, #8]
  403038:	f02a 0a03 	bic.w	sl, sl, #3
  40303c:	eba3 030a 	sub.w	r3, r3, sl
  403040:	f8cb 3008 	str.w	r3, [fp, #8]
  403044:	f109 0908 	add.w	r9, r9, #8
  403048:	2b00      	cmp	r3, #0
  40304a:	d1d8      	bne.n	402ffe <__sprint_r.part.0+0x1a>
  40304c:	2000      	movs	r0, #0
  40304e:	e7ea      	b.n	403026 <__sprint_r.part.0+0x42>
  403050:	f001 fa0a 	bl	404468 <__sfvwrite_r>
  403054:	2300      	movs	r3, #0
  403056:	f8cb 3008 	str.w	r3, [fp, #8]
  40305a:	f8cb 3004 	str.w	r3, [fp, #4]
  40305e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403062:	bf00      	nop

00403064 <_vfiprintf_r>:
  403064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403068:	b0ad      	sub	sp, #180	; 0xb4
  40306a:	461d      	mov	r5, r3
  40306c:	468b      	mov	fp, r1
  40306e:	4690      	mov	r8, r2
  403070:	9307      	str	r3, [sp, #28]
  403072:	9006      	str	r0, [sp, #24]
  403074:	b118      	cbz	r0, 40307e <_vfiprintf_r+0x1a>
  403076:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403078:	2b00      	cmp	r3, #0
  40307a:	f000 80f3 	beq.w	403264 <_vfiprintf_r+0x200>
  40307e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403082:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403086:	07df      	lsls	r7, r3, #31
  403088:	b281      	uxth	r1, r0
  40308a:	d402      	bmi.n	403092 <_vfiprintf_r+0x2e>
  40308c:	058e      	lsls	r6, r1, #22
  40308e:	f140 80fc 	bpl.w	40328a <_vfiprintf_r+0x226>
  403092:	048c      	lsls	r4, r1, #18
  403094:	d40a      	bmi.n	4030ac <_vfiprintf_r+0x48>
  403096:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40309a:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  40309e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4030a2:	f8ab 100c 	strh.w	r1, [fp, #12]
  4030a6:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4030aa:	b289      	uxth	r1, r1
  4030ac:	0708      	lsls	r0, r1, #28
  4030ae:	f140 80b3 	bpl.w	403218 <_vfiprintf_r+0x1b4>
  4030b2:	f8db 3010 	ldr.w	r3, [fp, #16]
  4030b6:	2b00      	cmp	r3, #0
  4030b8:	f000 80ae 	beq.w	403218 <_vfiprintf_r+0x1b4>
  4030bc:	f001 031a 	and.w	r3, r1, #26
  4030c0:	2b0a      	cmp	r3, #10
  4030c2:	f000 80b5 	beq.w	403230 <_vfiprintf_r+0x1cc>
  4030c6:	2300      	movs	r3, #0
  4030c8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4030cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4030ce:	9311      	str	r3, [sp, #68]	; 0x44
  4030d0:	9310      	str	r3, [sp, #64]	; 0x40
  4030d2:	9303      	str	r3, [sp, #12]
  4030d4:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4030d8:	46ca      	mov	sl, r9
  4030da:	f8cd b010 	str.w	fp, [sp, #16]
  4030de:	f898 3000 	ldrb.w	r3, [r8]
  4030e2:	4644      	mov	r4, r8
  4030e4:	b1fb      	cbz	r3, 403126 <_vfiprintf_r+0xc2>
  4030e6:	2b25      	cmp	r3, #37	; 0x25
  4030e8:	d102      	bne.n	4030f0 <_vfiprintf_r+0x8c>
  4030ea:	e01c      	b.n	403126 <_vfiprintf_r+0xc2>
  4030ec:	2b25      	cmp	r3, #37	; 0x25
  4030ee:	d003      	beq.n	4030f8 <_vfiprintf_r+0x94>
  4030f0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4030f4:	2b00      	cmp	r3, #0
  4030f6:	d1f9      	bne.n	4030ec <_vfiprintf_r+0x88>
  4030f8:	eba4 0508 	sub.w	r5, r4, r8
  4030fc:	b19d      	cbz	r5, 403126 <_vfiprintf_r+0xc2>
  4030fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403100:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403102:	f8ca 8000 	str.w	r8, [sl]
  403106:	3301      	adds	r3, #1
  403108:	442a      	add	r2, r5
  40310a:	2b07      	cmp	r3, #7
  40310c:	f8ca 5004 	str.w	r5, [sl, #4]
  403110:	9211      	str	r2, [sp, #68]	; 0x44
  403112:	9310      	str	r3, [sp, #64]	; 0x40
  403114:	dd7a      	ble.n	40320c <_vfiprintf_r+0x1a8>
  403116:	2a00      	cmp	r2, #0
  403118:	f040 84b0 	bne.w	403a7c <_vfiprintf_r+0xa18>
  40311c:	9b03      	ldr	r3, [sp, #12]
  40311e:	9210      	str	r2, [sp, #64]	; 0x40
  403120:	442b      	add	r3, r5
  403122:	46ca      	mov	sl, r9
  403124:	9303      	str	r3, [sp, #12]
  403126:	7823      	ldrb	r3, [r4, #0]
  403128:	2b00      	cmp	r3, #0
  40312a:	f000 83e0 	beq.w	4038ee <_vfiprintf_r+0x88a>
  40312e:	2000      	movs	r0, #0
  403130:	f04f 0300 	mov.w	r3, #0
  403134:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403138:	f104 0801 	add.w	r8, r4, #1
  40313c:	7862      	ldrb	r2, [r4, #1]
  40313e:	4605      	mov	r5, r0
  403140:	4606      	mov	r6, r0
  403142:	4603      	mov	r3, r0
  403144:	f04f 34ff 	mov.w	r4, #4294967295
  403148:	f108 0801 	add.w	r8, r8, #1
  40314c:	f1a2 0120 	sub.w	r1, r2, #32
  403150:	2958      	cmp	r1, #88	; 0x58
  403152:	f200 82de 	bhi.w	403712 <_vfiprintf_r+0x6ae>
  403156:	e8df f011 	tbh	[pc, r1, lsl #1]
  40315a:	0221      	.short	0x0221
  40315c:	02dc02dc 	.word	0x02dc02dc
  403160:	02dc0229 	.word	0x02dc0229
  403164:	02dc02dc 	.word	0x02dc02dc
  403168:	02dc02dc 	.word	0x02dc02dc
  40316c:	028902dc 	.word	0x028902dc
  403170:	02dc0295 	.word	0x02dc0295
  403174:	02bd00a2 	.word	0x02bd00a2
  403178:	019f02dc 	.word	0x019f02dc
  40317c:	01a401a4 	.word	0x01a401a4
  403180:	01a401a4 	.word	0x01a401a4
  403184:	01a401a4 	.word	0x01a401a4
  403188:	01a401a4 	.word	0x01a401a4
  40318c:	02dc01a4 	.word	0x02dc01a4
  403190:	02dc02dc 	.word	0x02dc02dc
  403194:	02dc02dc 	.word	0x02dc02dc
  403198:	02dc02dc 	.word	0x02dc02dc
  40319c:	02dc02dc 	.word	0x02dc02dc
  4031a0:	01b202dc 	.word	0x01b202dc
  4031a4:	02dc02dc 	.word	0x02dc02dc
  4031a8:	02dc02dc 	.word	0x02dc02dc
  4031ac:	02dc02dc 	.word	0x02dc02dc
  4031b0:	02dc02dc 	.word	0x02dc02dc
  4031b4:	02dc02dc 	.word	0x02dc02dc
  4031b8:	02dc0197 	.word	0x02dc0197
  4031bc:	02dc02dc 	.word	0x02dc02dc
  4031c0:	02dc02dc 	.word	0x02dc02dc
  4031c4:	02dc019b 	.word	0x02dc019b
  4031c8:	025302dc 	.word	0x025302dc
  4031cc:	02dc02dc 	.word	0x02dc02dc
  4031d0:	02dc02dc 	.word	0x02dc02dc
  4031d4:	02dc02dc 	.word	0x02dc02dc
  4031d8:	02dc02dc 	.word	0x02dc02dc
  4031dc:	02dc02dc 	.word	0x02dc02dc
  4031e0:	021b025a 	.word	0x021b025a
  4031e4:	02dc02dc 	.word	0x02dc02dc
  4031e8:	026e02dc 	.word	0x026e02dc
  4031ec:	02dc021b 	.word	0x02dc021b
  4031f0:	027302dc 	.word	0x027302dc
  4031f4:	01f502dc 	.word	0x01f502dc
  4031f8:	02090182 	.word	0x02090182
  4031fc:	02dc02d7 	.word	0x02dc02d7
  403200:	02dc029a 	.word	0x02dc029a
  403204:	02dc00a7 	.word	0x02dc00a7
  403208:	022e02dc 	.word	0x022e02dc
  40320c:	f10a 0a08 	add.w	sl, sl, #8
  403210:	9b03      	ldr	r3, [sp, #12]
  403212:	442b      	add	r3, r5
  403214:	9303      	str	r3, [sp, #12]
  403216:	e786      	b.n	403126 <_vfiprintf_r+0xc2>
  403218:	4659      	mov	r1, fp
  40321a:	9806      	ldr	r0, [sp, #24]
  40321c:	f000 fdac 	bl	403d78 <__swsetup_r>
  403220:	bb18      	cbnz	r0, 40326a <_vfiprintf_r+0x206>
  403222:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403226:	f001 031a 	and.w	r3, r1, #26
  40322a:	2b0a      	cmp	r3, #10
  40322c:	f47f af4b 	bne.w	4030c6 <_vfiprintf_r+0x62>
  403230:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403234:	2b00      	cmp	r3, #0
  403236:	f6ff af46 	blt.w	4030c6 <_vfiprintf_r+0x62>
  40323a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40323e:	07db      	lsls	r3, r3, #31
  403240:	d405      	bmi.n	40324e <_vfiprintf_r+0x1ea>
  403242:	058f      	lsls	r7, r1, #22
  403244:	d403      	bmi.n	40324e <_vfiprintf_r+0x1ea>
  403246:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40324a:	f001 fac3 	bl	4047d4 <__retarget_lock_release_recursive>
  40324e:	462b      	mov	r3, r5
  403250:	4642      	mov	r2, r8
  403252:	4659      	mov	r1, fp
  403254:	9806      	ldr	r0, [sp, #24]
  403256:	f000 fd4d 	bl	403cf4 <__sbprintf>
  40325a:	9003      	str	r0, [sp, #12]
  40325c:	9803      	ldr	r0, [sp, #12]
  40325e:	b02d      	add	sp, #180	; 0xb4
  403260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403264:	f000 fef4 	bl	404050 <__sinit>
  403268:	e709      	b.n	40307e <_vfiprintf_r+0x1a>
  40326a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40326e:	07d9      	lsls	r1, r3, #31
  403270:	d404      	bmi.n	40327c <_vfiprintf_r+0x218>
  403272:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403276:	059a      	lsls	r2, r3, #22
  403278:	f140 84aa 	bpl.w	403bd0 <_vfiprintf_r+0xb6c>
  40327c:	f04f 33ff 	mov.w	r3, #4294967295
  403280:	9303      	str	r3, [sp, #12]
  403282:	9803      	ldr	r0, [sp, #12]
  403284:	b02d      	add	sp, #180	; 0xb4
  403286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40328a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40328e:	f001 fa9f 	bl	4047d0 <__retarget_lock_acquire_recursive>
  403292:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403296:	b281      	uxth	r1, r0
  403298:	e6fb      	b.n	403092 <_vfiprintf_r+0x2e>
  40329a:	4276      	negs	r6, r6
  40329c:	9207      	str	r2, [sp, #28]
  40329e:	f043 0304 	orr.w	r3, r3, #4
  4032a2:	f898 2000 	ldrb.w	r2, [r8]
  4032a6:	e74f      	b.n	403148 <_vfiprintf_r+0xe4>
  4032a8:	9608      	str	r6, [sp, #32]
  4032aa:	069e      	lsls	r6, r3, #26
  4032ac:	f100 8450 	bmi.w	403b50 <_vfiprintf_r+0xaec>
  4032b0:	9907      	ldr	r1, [sp, #28]
  4032b2:	06dd      	lsls	r5, r3, #27
  4032b4:	460a      	mov	r2, r1
  4032b6:	f100 83ef 	bmi.w	403a98 <_vfiprintf_r+0xa34>
  4032ba:	0658      	lsls	r0, r3, #25
  4032bc:	f140 83ec 	bpl.w	403a98 <_vfiprintf_r+0xa34>
  4032c0:	880e      	ldrh	r6, [r1, #0]
  4032c2:	3104      	adds	r1, #4
  4032c4:	2700      	movs	r7, #0
  4032c6:	2201      	movs	r2, #1
  4032c8:	9107      	str	r1, [sp, #28]
  4032ca:	f04f 0100 	mov.w	r1, #0
  4032ce:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4032d2:	2500      	movs	r5, #0
  4032d4:	1c61      	adds	r1, r4, #1
  4032d6:	f000 8116 	beq.w	403506 <_vfiprintf_r+0x4a2>
  4032da:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4032de:	9102      	str	r1, [sp, #8]
  4032e0:	ea56 0107 	orrs.w	r1, r6, r7
  4032e4:	f040 8114 	bne.w	403510 <_vfiprintf_r+0x4ac>
  4032e8:	2c00      	cmp	r4, #0
  4032ea:	f040 835c 	bne.w	4039a6 <_vfiprintf_r+0x942>
  4032ee:	2a00      	cmp	r2, #0
  4032f0:	f040 83b7 	bne.w	403a62 <_vfiprintf_r+0x9fe>
  4032f4:	f013 0301 	ands.w	r3, r3, #1
  4032f8:	9305      	str	r3, [sp, #20]
  4032fa:	f000 8457 	beq.w	403bac <_vfiprintf_r+0xb48>
  4032fe:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403302:	2330      	movs	r3, #48	; 0x30
  403304:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403308:	9b05      	ldr	r3, [sp, #20]
  40330a:	42a3      	cmp	r3, r4
  40330c:	bfb8      	it	lt
  40330e:	4623      	movlt	r3, r4
  403310:	9301      	str	r3, [sp, #4]
  403312:	b10d      	cbz	r5, 403318 <_vfiprintf_r+0x2b4>
  403314:	3301      	adds	r3, #1
  403316:	9301      	str	r3, [sp, #4]
  403318:	9b02      	ldr	r3, [sp, #8]
  40331a:	f013 0302 	ands.w	r3, r3, #2
  40331e:	9309      	str	r3, [sp, #36]	; 0x24
  403320:	d002      	beq.n	403328 <_vfiprintf_r+0x2c4>
  403322:	9b01      	ldr	r3, [sp, #4]
  403324:	3302      	adds	r3, #2
  403326:	9301      	str	r3, [sp, #4]
  403328:	9b02      	ldr	r3, [sp, #8]
  40332a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40332e:	930a      	str	r3, [sp, #40]	; 0x28
  403330:	f040 8217 	bne.w	403762 <_vfiprintf_r+0x6fe>
  403334:	9b08      	ldr	r3, [sp, #32]
  403336:	9a01      	ldr	r2, [sp, #4]
  403338:	1a9d      	subs	r5, r3, r2
  40333a:	2d00      	cmp	r5, #0
  40333c:	f340 8211 	ble.w	403762 <_vfiprintf_r+0x6fe>
  403340:	2d10      	cmp	r5, #16
  403342:	f340 8490 	ble.w	403c66 <_vfiprintf_r+0xc02>
  403346:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403348:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40334a:	4ec4      	ldr	r6, [pc, #784]	; (40365c <_vfiprintf_r+0x5f8>)
  40334c:	46d6      	mov	lr, sl
  40334e:	2710      	movs	r7, #16
  403350:	46a2      	mov	sl, r4
  403352:	4619      	mov	r1, r3
  403354:	9c06      	ldr	r4, [sp, #24]
  403356:	e007      	b.n	403368 <_vfiprintf_r+0x304>
  403358:	f101 0c02 	add.w	ip, r1, #2
  40335c:	f10e 0e08 	add.w	lr, lr, #8
  403360:	4601      	mov	r1, r0
  403362:	3d10      	subs	r5, #16
  403364:	2d10      	cmp	r5, #16
  403366:	dd11      	ble.n	40338c <_vfiprintf_r+0x328>
  403368:	1c48      	adds	r0, r1, #1
  40336a:	3210      	adds	r2, #16
  40336c:	2807      	cmp	r0, #7
  40336e:	9211      	str	r2, [sp, #68]	; 0x44
  403370:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403374:	9010      	str	r0, [sp, #64]	; 0x40
  403376:	ddef      	ble.n	403358 <_vfiprintf_r+0x2f4>
  403378:	2a00      	cmp	r2, #0
  40337a:	f040 81e4 	bne.w	403746 <_vfiprintf_r+0x6e2>
  40337e:	3d10      	subs	r5, #16
  403380:	2d10      	cmp	r5, #16
  403382:	4611      	mov	r1, r2
  403384:	f04f 0c01 	mov.w	ip, #1
  403388:	46ce      	mov	lr, r9
  40338a:	dced      	bgt.n	403368 <_vfiprintf_r+0x304>
  40338c:	4654      	mov	r4, sl
  40338e:	4661      	mov	r1, ip
  403390:	46f2      	mov	sl, lr
  403392:	442a      	add	r2, r5
  403394:	2907      	cmp	r1, #7
  403396:	9211      	str	r2, [sp, #68]	; 0x44
  403398:	f8ca 6000 	str.w	r6, [sl]
  40339c:	f8ca 5004 	str.w	r5, [sl, #4]
  4033a0:	9110      	str	r1, [sp, #64]	; 0x40
  4033a2:	f300 82ec 	bgt.w	40397e <_vfiprintf_r+0x91a>
  4033a6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033aa:	f10a 0a08 	add.w	sl, sl, #8
  4033ae:	1c48      	adds	r0, r1, #1
  4033b0:	2d00      	cmp	r5, #0
  4033b2:	f040 81de 	bne.w	403772 <_vfiprintf_r+0x70e>
  4033b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033b8:	2b00      	cmp	r3, #0
  4033ba:	f000 81f8 	beq.w	4037ae <_vfiprintf_r+0x74a>
  4033be:	3202      	adds	r2, #2
  4033c0:	a90e      	add	r1, sp, #56	; 0x38
  4033c2:	2302      	movs	r3, #2
  4033c4:	2807      	cmp	r0, #7
  4033c6:	9211      	str	r2, [sp, #68]	; 0x44
  4033c8:	9010      	str	r0, [sp, #64]	; 0x40
  4033ca:	e88a 000a 	stmia.w	sl, {r1, r3}
  4033ce:	f340 81ea 	ble.w	4037a6 <_vfiprintf_r+0x742>
  4033d2:	2a00      	cmp	r2, #0
  4033d4:	f040 838c 	bne.w	403af0 <_vfiprintf_r+0xa8c>
  4033d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033da:	2b80      	cmp	r3, #128	; 0x80
  4033dc:	f04f 0001 	mov.w	r0, #1
  4033e0:	4611      	mov	r1, r2
  4033e2:	46ca      	mov	sl, r9
  4033e4:	f040 81e7 	bne.w	4037b6 <_vfiprintf_r+0x752>
  4033e8:	9b08      	ldr	r3, [sp, #32]
  4033ea:	9d01      	ldr	r5, [sp, #4]
  4033ec:	1b5e      	subs	r6, r3, r5
  4033ee:	2e00      	cmp	r6, #0
  4033f0:	f340 81e1 	ble.w	4037b6 <_vfiprintf_r+0x752>
  4033f4:	2e10      	cmp	r6, #16
  4033f6:	4d9a      	ldr	r5, [pc, #616]	; (403660 <_vfiprintf_r+0x5fc>)
  4033f8:	f340 8450 	ble.w	403c9c <_vfiprintf_r+0xc38>
  4033fc:	46d4      	mov	ip, sl
  4033fe:	2710      	movs	r7, #16
  403400:	46a2      	mov	sl, r4
  403402:	9c06      	ldr	r4, [sp, #24]
  403404:	e007      	b.n	403416 <_vfiprintf_r+0x3b2>
  403406:	f101 0e02 	add.w	lr, r1, #2
  40340a:	f10c 0c08 	add.w	ip, ip, #8
  40340e:	4601      	mov	r1, r0
  403410:	3e10      	subs	r6, #16
  403412:	2e10      	cmp	r6, #16
  403414:	dd11      	ble.n	40343a <_vfiprintf_r+0x3d6>
  403416:	1c48      	adds	r0, r1, #1
  403418:	3210      	adds	r2, #16
  40341a:	2807      	cmp	r0, #7
  40341c:	9211      	str	r2, [sp, #68]	; 0x44
  40341e:	e88c 00a0 	stmia.w	ip, {r5, r7}
  403422:	9010      	str	r0, [sp, #64]	; 0x40
  403424:	ddef      	ble.n	403406 <_vfiprintf_r+0x3a2>
  403426:	2a00      	cmp	r2, #0
  403428:	f040 829d 	bne.w	403966 <_vfiprintf_r+0x902>
  40342c:	3e10      	subs	r6, #16
  40342e:	2e10      	cmp	r6, #16
  403430:	f04f 0e01 	mov.w	lr, #1
  403434:	4611      	mov	r1, r2
  403436:	46cc      	mov	ip, r9
  403438:	dced      	bgt.n	403416 <_vfiprintf_r+0x3b2>
  40343a:	4654      	mov	r4, sl
  40343c:	46e2      	mov	sl, ip
  40343e:	4432      	add	r2, r6
  403440:	f1be 0f07 	cmp.w	lr, #7
  403444:	9211      	str	r2, [sp, #68]	; 0x44
  403446:	e88a 0060 	stmia.w	sl, {r5, r6}
  40344a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40344e:	f300 8369 	bgt.w	403b24 <_vfiprintf_r+0xac0>
  403452:	f10a 0a08 	add.w	sl, sl, #8
  403456:	f10e 0001 	add.w	r0, lr, #1
  40345a:	4671      	mov	r1, lr
  40345c:	e1ab      	b.n	4037b6 <_vfiprintf_r+0x752>
  40345e:	9608      	str	r6, [sp, #32]
  403460:	f013 0220 	ands.w	r2, r3, #32
  403464:	f040 838c 	bne.w	403b80 <_vfiprintf_r+0xb1c>
  403468:	f013 0110 	ands.w	r1, r3, #16
  40346c:	f040 831a 	bne.w	403aa4 <_vfiprintf_r+0xa40>
  403470:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403474:	f000 8316 	beq.w	403aa4 <_vfiprintf_r+0xa40>
  403478:	9807      	ldr	r0, [sp, #28]
  40347a:	460a      	mov	r2, r1
  40347c:	4601      	mov	r1, r0
  40347e:	3104      	adds	r1, #4
  403480:	8806      	ldrh	r6, [r0, #0]
  403482:	9107      	str	r1, [sp, #28]
  403484:	2700      	movs	r7, #0
  403486:	e720      	b.n	4032ca <_vfiprintf_r+0x266>
  403488:	9608      	str	r6, [sp, #32]
  40348a:	f043 0310 	orr.w	r3, r3, #16
  40348e:	e7e7      	b.n	403460 <_vfiprintf_r+0x3fc>
  403490:	9608      	str	r6, [sp, #32]
  403492:	f043 0310 	orr.w	r3, r3, #16
  403496:	e708      	b.n	4032aa <_vfiprintf_r+0x246>
  403498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40349c:	f898 2000 	ldrb.w	r2, [r8]
  4034a0:	e652      	b.n	403148 <_vfiprintf_r+0xe4>
  4034a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4034a6:	2600      	movs	r6, #0
  4034a8:	f818 2b01 	ldrb.w	r2, [r8], #1
  4034ac:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4034b0:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4034b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4034b8:	2909      	cmp	r1, #9
  4034ba:	d9f5      	bls.n	4034a8 <_vfiprintf_r+0x444>
  4034bc:	e646      	b.n	40314c <_vfiprintf_r+0xe8>
  4034be:	9608      	str	r6, [sp, #32]
  4034c0:	2800      	cmp	r0, #0
  4034c2:	f040 8408 	bne.w	403cd6 <_vfiprintf_r+0xc72>
  4034c6:	f043 0310 	orr.w	r3, r3, #16
  4034ca:	069e      	lsls	r6, r3, #26
  4034cc:	f100 834c 	bmi.w	403b68 <_vfiprintf_r+0xb04>
  4034d0:	06dd      	lsls	r5, r3, #27
  4034d2:	f100 82f3 	bmi.w	403abc <_vfiprintf_r+0xa58>
  4034d6:	0658      	lsls	r0, r3, #25
  4034d8:	f140 82f0 	bpl.w	403abc <_vfiprintf_r+0xa58>
  4034dc:	9d07      	ldr	r5, [sp, #28]
  4034de:	f9b5 6000 	ldrsh.w	r6, [r5]
  4034e2:	462a      	mov	r2, r5
  4034e4:	17f7      	asrs	r7, r6, #31
  4034e6:	3204      	adds	r2, #4
  4034e8:	4630      	mov	r0, r6
  4034ea:	4639      	mov	r1, r7
  4034ec:	9207      	str	r2, [sp, #28]
  4034ee:	2800      	cmp	r0, #0
  4034f0:	f171 0200 	sbcs.w	r2, r1, #0
  4034f4:	f2c0 835d 	blt.w	403bb2 <_vfiprintf_r+0xb4e>
  4034f8:	1c61      	adds	r1, r4, #1
  4034fa:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4034fe:	f04f 0201 	mov.w	r2, #1
  403502:	f47f aeea 	bne.w	4032da <_vfiprintf_r+0x276>
  403506:	ea56 0107 	orrs.w	r1, r6, r7
  40350a:	f000 824d 	beq.w	4039a8 <_vfiprintf_r+0x944>
  40350e:	9302      	str	r3, [sp, #8]
  403510:	2a01      	cmp	r2, #1
  403512:	f000 828c 	beq.w	403a2e <_vfiprintf_r+0x9ca>
  403516:	2a02      	cmp	r2, #2
  403518:	f040 825c 	bne.w	4039d4 <_vfiprintf_r+0x970>
  40351c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40351e:	46cb      	mov	fp, r9
  403520:	0933      	lsrs	r3, r6, #4
  403522:	f006 010f 	and.w	r1, r6, #15
  403526:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40352a:	093a      	lsrs	r2, r7, #4
  40352c:	461e      	mov	r6, r3
  40352e:	4617      	mov	r7, r2
  403530:	5c43      	ldrb	r3, [r0, r1]
  403532:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403536:	ea56 0307 	orrs.w	r3, r6, r7
  40353a:	d1f1      	bne.n	403520 <_vfiprintf_r+0x4bc>
  40353c:	eba9 030b 	sub.w	r3, r9, fp
  403540:	9305      	str	r3, [sp, #20]
  403542:	e6e1      	b.n	403308 <_vfiprintf_r+0x2a4>
  403544:	2800      	cmp	r0, #0
  403546:	f040 83c0 	bne.w	403cca <_vfiprintf_r+0xc66>
  40354a:	0699      	lsls	r1, r3, #26
  40354c:	f100 8367 	bmi.w	403c1e <_vfiprintf_r+0xbba>
  403550:	06da      	lsls	r2, r3, #27
  403552:	f100 80f1 	bmi.w	403738 <_vfiprintf_r+0x6d4>
  403556:	065b      	lsls	r3, r3, #25
  403558:	f140 80ee 	bpl.w	403738 <_vfiprintf_r+0x6d4>
  40355c:	9a07      	ldr	r2, [sp, #28]
  40355e:	6813      	ldr	r3, [r2, #0]
  403560:	3204      	adds	r2, #4
  403562:	9207      	str	r2, [sp, #28]
  403564:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403568:	801a      	strh	r2, [r3, #0]
  40356a:	e5b8      	b.n	4030de <_vfiprintf_r+0x7a>
  40356c:	9807      	ldr	r0, [sp, #28]
  40356e:	4a3d      	ldr	r2, [pc, #244]	; (403664 <_vfiprintf_r+0x600>)
  403570:	9608      	str	r6, [sp, #32]
  403572:	920b      	str	r2, [sp, #44]	; 0x2c
  403574:	6806      	ldr	r6, [r0, #0]
  403576:	2278      	movs	r2, #120	; 0x78
  403578:	2130      	movs	r1, #48	; 0x30
  40357a:	3004      	adds	r0, #4
  40357c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403580:	f043 0302 	orr.w	r3, r3, #2
  403584:	9007      	str	r0, [sp, #28]
  403586:	2700      	movs	r7, #0
  403588:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40358c:	2202      	movs	r2, #2
  40358e:	e69c      	b.n	4032ca <_vfiprintf_r+0x266>
  403590:	9608      	str	r6, [sp, #32]
  403592:	2800      	cmp	r0, #0
  403594:	d099      	beq.n	4034ca <_vfiprintf_r+0x466>
  403596:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40359a:	e796      	b.n	4034ca <_vfiprintf_r+0x466>
  40359c:	f898 2000 	ldrb.w	r2, [r8]
  4035a0:	2d00      	cmp	r5, #0
  4035a2:	f47f add1 	bne.w	403148 <_vfiprintf_r+0xe4>
  4035a6:	2001      	movs	r0, #1
  4035a8:	2520      	movs	r5, #32
  4035aa:	e5cd      	b.n	403148 <_vfiprintf_r+0xe4>
  4035ac:	f043 0301 	orr.w	r3, r3, #1
  4035b0:	f898 2000 	ldrb.w	r2, [r8]
  4035b4:	e5c8      	b.n	403148 <_vfiprintf_r+0xe4>
  4035b6:	9608      	str	r6, [sp, #32]
  4035b8:	2800      	cmp	r0, #0
  4035ba:	f040 8393 	bne.w	403ce4 <_vfiprintf_r+0xc80>
  4035be:	4929      	ldr	r1, [pc, #164]	; (403664 <_vfiprintf_r+0x600>)
  4035c0:	910b      	str	r1, [sp, #44]	; 0x2c
  4035c2:	069f      	lsls	r7, r3, #26
  4035c4:	f100 82e8 	bmi.w	403b98 <_vfiprintf_r+0xb34>
  4035c8:	9807      	ldr	r0, [sp, #28]
  4035ca:	06de      	lsls	r6, r3, #27
  4035cc:	4601      	mov	r1, r0
  4035ce:	f100 8270 	bmi.w	403ab2 <_vfiprintf_r+0xa4e>
  4035d2:	065d      	lsls	r5, r3, #25
  4035d4:	f140 826d 	bpl.w	403ab2 <_vfiprintf_r+0xa4e>
  4035d8:	3104      	adds	r1, #4
  4035da:	8806      	ldrh	r6, [r0, #0]
  4035dc:	9107      	str	r1, [sp, #28]
  4035de:	2700      	movs	r7, #0
  4035e0:	07d8      	lsls	r0, r3, #31
  4035e2:	f140 8222 	bpl.w	403a2a <_vfiprintf_r+0x9c6>
  4035e6:	ea56 0107 	orrs.w	r1, r6, r7
  4035ea:	f000 821e 	beq.w	403a2a <_vfiprintf_r+0x9c6>
  4035ee:	2130      	movs	r1, #48	; 0x30
  4035f0:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4035f4:	f043 0302 	orr.w	r3, r3, #2
  4035f8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4035fc:	2202      	movs	r2, #2
  4035fe:	e664      	b.n	4032ca <_vfiprintf_r+0x266>
  403600:	9608      	str	r6, [sp, #32]
  403602:	2800      	cmp	r0, #0
  403604:	f040 836b 	bne.w	403cde <_vfiprintf_r+0xc7a>
  403608:	4917      	ldr	r1, [pc, #92]	; (403668 <_vfiprintf_r+0x604>)
  40360a:	910b      	str	r1, [sp, #44]	; 0x2c
  40360c:	e7d9      	b.n	4035c2 <_vfiprintf_r+0x55e>
  40360e:	9907      	ldr	r1, [sp, #28]
  403610:	9608      	str	r6, [sp, #32]
  403612:	680a      	ldr	r2, [r1, #0]
  403614:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403618:	f04f 0000 	mov.w	r0, #0
  40361c:	460a      	mov	r2, r1
  40361e:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  403622:	3204      	adds	r2, #4
  403624:	2001      	movs	r0, #1
  403626:	9001      	str	r0, [sp, #4]
  403628:	9207      	str	r2, [sp, #28]
  40362a:	9005      	str	r0, [sp, #20]
  40362c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403630:	9302      	str	r3, [sp, #8]
  403632:	2400      	movs	r4, #0
  403634:	e670      	b.n	403318 <_vfiprintf_r+0x2b4>
  403636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40363a:	f898 2000 	ldrb.w	r2, [r8]
  40363e:	e583      	b.n	403148 <_vfiprintf_r+0xe4>
  403640:	f898 2000 	ldrb.w	r2, [r8]
  403644:	2a6c      	cmp	r2, #108	; 0x6c
  403646:	bf03      	ittte	eq
  403648:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  40364c:	f043 0320 	orreq.w	r3, r3, #32
  403650:	f108 0801 	addeq.w	r8, r8, #1
  403654:	f043 0310 	orrne.w	r3, r3, #16
  403658:	e576      	b.n	403148 <_vfiprintf_r+0xe4>
  40365a:	bf00      	nop
  40365c:	00405aa8 	.word	0x00405aa8
  403660:	00405ab8 	.word	0x00405ab8
  403664:	00405a8c 	.word	0x00405a8c
  403668:	00405a78 	.word	0x00405a78
  40366c:	9907      	ldr	r1, [sp, #28]
  40366e:	680e      	ldr	r6, [r1, #0]
  403670:	460a      	mov	r2, r1
  403672:	2e00      	cmp	r6, #0
  403674:	f102 0204 	add.w	r2, r2, #4
  403678:	f6ff ae0f 	blt.w	40329a <_vfiprintf_r+0x236>
  40367c:	9207      	str	r2, [sp, #28]
  40367e:	f898 2000 	ldrb.w	r2, [r8]
  403682:	e561      	b.n	403148 <_vfiprintf_r+0xe4>
  403684:	f898 2000 	ldrb.w	r2, [r8]
  403688:	2001      	movs	r0, #1
  40368a:	252b      	movs	r5, #43	; 0x2b
  40368c:	e55c      	b.n	403148 <_vfiprintf_r+0xe4>
  40368e:	9907      	ldr	r1, [sp, #28]
  403690:	9608      	str	r6, [sp, #32]
  403692:	f8d1 b000 	ldr.w	fp, [r1]
  403696:	f04f 0200 	mov.w	r2, #0
  40369a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40369e:	1d0e      	adds	r6, r1, #4
  4036a0:	f1bb 0f00 	cmp.w	fp, #0
  4036a4:	f000 82e5 	beq.w	403c72 <_vfiprintf_r+0xc0e>
  4036a8:	1c67      	adds	r7, r4, #1
  4036aa:	f000 82c4 	beq.w	403c36 <_vfiprintf_r+0xbd2>
  4036ae:	4622      	mov	r2, r4
  4036b0:	2100      	movs	r1, #0
  4036b2:	4658      	mov	r0, fp
  4036b4:	9301      	str	r3, [sp, #4]
  4036b6:	f001 fbdb 	bl	404e70 <memchr>
  4036ba:	9b01      	ldr	r3, [sp, #4]
  4036bc:	2800      	cmp	r0, #0
  4036be:	f000 82e5 	beq.w	403c8c <_vfiprintf_r+0xc28>
  4036c2:	eba0 020b 	sub.w	r2, r0, fp
  4036c6:	9205      	str	r2, [sp, #20]
  4036c8:	9607      	str	r6, [sp, #28]
  4036ca:	9302      	str	r3, [sp, #8]
  4036cc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4036d0:	2400      	movs	r4, #0
  4036d2:	e619      	b.n	403308 <_vfiprintf_r+0x2a4>
  4036d4:	f898 2000 	ldrb.w	r2, [r8]
  4036d8:	2a2a      	cmp	r2, #42	; 0x2a
  4036da:	f108 0701 	add.w	r7, r8, #1
  4036de:	f000 82e9 	beq.w	403cb4 <_vfiprintf_r+0xc50>
  4036e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4036e6:	2909      	cmp	r1, #9
  4036e8:	46b8      	mov	r8, r7
  4036ea:	f04f 0400 	mov.w	r4, #0
  4036ee:	f63f ad2d 	bhi.w	40314c <_vfiprintf_r+0xe8>
  4036f2:	f818 2b01 	ldrb.w	r2, [r8], #1
  4036f6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4036fa:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4036fe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403702:	2909      	cmp	r1, #9
  403704:	d9f5      	bls.n	4036f2 <_vfiprintf_r+0x68e>
  403706:	e521      	b.n	40314c <_vfiprintf_r+0xe8>
  403708:	f043 0320 	orr.w	r3, r3, #32
  40370c:	f898 2000 	ldrb.w	r2, [r8]
  403710:	e51a      	b.n	403148 <_vfiprintf_r+0xe4>
  403712:	9608      	str	r6, [sp, #32]
  403714:	2800      	cmp	r0, #0
  403716:	f040 82db 	bne.w	403cd0 <_vfiprintf_r+0xc6c>
  40371a:	2a00      	cmp	r2, #0
  40371c:	f000 80e7 	beq.w	4038ee <_vfiprintf_r+0x88a>
  403720:	2101      	movs	r1, #1
  403722:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403726:	f04f 0200 	mov.w	r2, #0
  40372a:	9101      	str	r1, [sp, #4]
  40372c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403730:	9105      	str	r1, [sp, #20]
  403732:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403736:	e77b      	b.n	403630 <_vfiprintf_r+0x5cc>
  403738:	9a07      	ldr	r2, [sp, #28]
  40373a:	6813      	ldr	r3, [r2, #0]
  40373c:	3204      	adds	r2, #4
  40373e:	9207      	str	r2, [sp, #28]
  403740:	9a03      	ldr	r2, [sp, #12]
  403742:	601a      	str	r2, [r3, #0]
  403744:	e4cb      	b.n	4030de <_vfiprintf_r+0x7a>
  403746:	aa0f      	add	r2, sp, #60	; 0x3c
  403748:	9904      	ldr	r1, [sp, #16]
  40374a:	4620      	mov	r0, r4
  40374c:	f7ff fc4a 	bl	402fe4 <__sprint_r.part.0>
  403750:	2800      	cmp	r0, #0
  403752:	f040 8139 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403756:	9910      	ldr	r1, [sp, #64]	; 0x40
  403758:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40375a:	f101 0c01 	add.w	ip, r1, #1
  40375e:	46ce      	mov	lr, r9
  403760:	e5ff      	b.n	403362 <_vfiprintf_r+0x2fe>
  403762:	9910      	ldr	r1, [sp, #64]	; 0x40
  403764:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403766:	1c48      	adds	r0, r1, #1
  403768:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40376c:	2d00      	cmp	r5, #0
  40376e:	f43f ae22 	beq.w	4033b6 <_vfiprintf_r+0x352>
  403772:	3201      	adds	r2, #1
  403774:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403778:	2101      	movs	r1, #1
  40377a:	2807      	cmp	r0, #7
  40377c:	9211      	str	r2, [sp, #68]	; 0x44
  40377e:	9010      	str	r0, [sp, #64]	; 0x40
  403780:	f8ca 5000 	str.w	r5, [sl]
  403784:	f8ca 1004 	str.w	r1, [sl, #4]
  403788:	f340 8108 	ble.w	40399c <_vfiprintf_r+0x938>
  40378c:	2a00      	cmp	r2, #0
  40378e:	f040 81bc 	bne.w	403b0a <_vfiprintf_r+0xaa6>
  403792:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403794:	2b00      	cmp	r3, #0
  403796:	f43f ae1f 	beq.w	4033d8 <_vfiprintf_r+0x374>
  40379a:	ab0e      	add	r3, sp, #56	; 0x38
  40379c:	2202      	movs	r2, #2
  40379e:	4608      	mov	r0, r1
  4037a0:	931c      	str	r3, [sp, #112]	; 0x70
  4037a2:	921d      	str	r2, [sp, #116]	; 0x74
  4037a4:	46ca      	mov	sl, r9
  4037a6:	4601      	mov	r1, r0
  4037a8:	f10a 0a08 	add.w	sl, sl, #8
  4037ac:	3001      	adds	r0, #1
  4037ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037b0:	2b80      	cmp	r3, #128	; 0x80
  4037b2:	f43f ae19 	beq.w	4033e8 <_vfiprintf_r+0x384>
  4037b6:	9b05      	ldr	r3, [sp, #20]
  4037b8:	1ae4      	subs	r4, r4, r3
  4037ba:	2c00      	cmp	r4, #0
  4037bc:	dd2e      	ble.n	40381c <_vfiprintf_r+0x7b8>
  4037be:	2c10      	cmp	r4, #16
  4037c0:	4db3      	ldr	r5, [pc, #716]	; (403a90 <_vfiprintf_r+0xa2c>)
  4037c2:	dd1e      	ble.n	403802 <_vfiprintf_r+0x79e>
  4037c4:	46d6      	mov	lr, sl
  4037c6:	2610      	movs	r6, #16
  4037c8:	9f06      	ldr	r7, [sp, #24]
  4037ca:	f8dd a010 	ldr.w	sl, [sp, #16]
  4037ce:	e006      	b.n	4037de <_vfiprintf_r+0x77a>
  4037d0:	1c88      	adds	r0, r1, #2
  4037d2:	f10e 0e08 	add.w	lr, lr, #8
  4037d6:	4619      	mov	r1, r3
  4037d8:	3c10      	subs	r4, #16
  4037da:	2c10      	cmp	r4, #16
  4037dc:	dd10      	ble.n	403800 <_vfiprintf_r+0x79c>
  4037de:	1c4b      	adds	r3, r1, #1
  4037e0:	3210      	adds	r2, #16
  4037e2:	2b07      	cmp	r3, #7
  4037e4:	9211      	str	r2, [sp, #68]	; 0x44
  4037e6:	e88e 0060 	stmia.w	lr, {r5, r6}
  4037ea:	9310      	str	r3, [sp, #64]	; 0x40
  4037ec:	ddf0      	ble.n	4037d0 <_vfiprintf_r+0x76c>
  4037ee:	2a00      	cmp	r2, #0
  4037f0:	d165      	bne.n	4038be <_vfiprintf_r+0x85a>
  4037f2:	3c10      	subs	r4, #16
  4037f4:	2c10      	cmp	r4, #16
  4037f6:	f04f 0001 	mov.w	r0, #1
  4037fa:	4611      	mov	r1, r2
  4037fc:	46ce      	mov	lr, r9
  4037fe:	dcee      	bgt.n	4037de <_vfiprintf_r+0x77a>
  403800:	46f2      	mov	sl, lr
  403802:	4422      	add	r2, r4
  403804:	2807      	cmp	r0, #7
  403806:	9211      	str	r2, [sp, #68]	; 0x44
  403808:	f8ca 5000 	str.w	r5, [sl]
  40380c:	f8ca 4004 	str.w	r4, [sl, #4]
  403810:	9010      	str	r0, [sp, #64]	; 0x40
  403812:	f300 8085 	bgt.w	403920 <_vfiprintf_r+0x8bc>
  403816:	f10a 0a08 	add.w	sl, sl, #8
  40381a:	3001      	adds	r0, #1
  40381c:	9905      	ldr	r1, [sp, #20]
  40381e:	f8ca b000 	str.w	fp, [sl]
  403822:	440a      	add	r2, r1
  403824:	2807      	cmp	r0, #7
  403826:	9211      	str	r2, [sp, #68]	; 0x44
  403828:	f8ca 1004 	str.w	r1, [sl, #4]
  40382c:	9010      	str	r0, [sp, #64]	; 0x40
  40382e:	f340 8082 	ble.w	403936 <_vfiprintf_r+0x8d2>
  403832:	2a00      	cmp	r2, #0
  403834:	f040 8118 	bne.w	403a68 <_vfiprintf_r+0xa04>
  403838:	9b02      	ldr	r3, [sp, #8]
  40383a:	9210      	str	r2, [sp, #64]	; 0x40
  40383c:	0758      	lsls	r0, r3, #29
  40383e:	d535      	bpl.n	4038ac <_vfiprintf_r+0x848>
  403840:	9b08      	ldr	r3, [sp, #32]
  403842:	9901      	ldr	r1, [sp, #4]
  403844:	1a5c      	subs	r4, r3, r1
  403846:	2c00      	cmp	r4, #0
  403848:	f340 80e7 	ble.w	403a1a <_vfiprintf_r+0x9b6>
  40384c:	46ca      	mov	sl, r9
  40384e:	2c10      	cmp	r4, #16
  403850:	f340 8218 	ble.w	403c84 <_vfiprintf_r+0xc20>
  403854:	9910      	ldr	r1, [sp, #64]	; 0x40
  403856:	4e8f      	ldr	r6, [pc, #572]	; (403a94 <_vfiprintf_r+0xa30>)
  403858:	9f06      	ldr	r7, [sp, #24]
  40385a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40385e:	2510      	movs	r5, #16
  403860:	e006      	b.n	403870 <_vfiprintf_r+0x80c>
  403862:	1c88      	adds	r0, r1, #2
  403864:	f10a 0a08 	add.w	sl, sl, #8
  403868:	4619      	mov	r1, r3
  40386a:	3c10      	subs	r4, #16
  40386c:	2c10      	cmp	r4, #16
  40386e:	dd11      	ble.n	403894 <_vfiprintf_r+0x830>
  403870:	1c4b      	adds	r3, r1, #1
  403872:	3210      	adds	r2, #16
  403874:	2b07      	cmp	r3, #7
  403876:	9211      	str	r2, [sp, #68]	; 0x44
  403878:	f8ca 6000 	str.w	r6, [sl]
  40387c:	f8ca 5004 	str.w	r5, [sl, #4]
  403880:	9310      	str	r3, [sp, #64]	; 0x40
  403882:	ddee      	ble.n	403862 <_vfiprintf_r+0x7fe>
  403884:	bb42      	cbnz	r2, 4038d8 <_vfiprintf_r+0x874>
  403886:	3c10      	subs	r4, #16
  403888:	2c10      	cmp	r4, #16
  40388a:	f04f 0001 	mov.w	r0, #1
  40388e:	4611      	mov	r1, r2
  403890:	46ca      	mov	sl, r9
  403892:	dced      	bgt.n	403870 <_vfiprintf_r+0x80c>
  403894:	4422      	add	r2, r4
  403896:	2807      	cmp	r0, #7
  403898:	9211      	str	r2, [sp, #68]	; 0x44
  40389a:	f8ca 6000 	str.w	r6, [sl]
  40389e:	f8ca 4004 	str.w	r4, [sl, #4]
  4038a2:	9010      	str	r0, [sp, #64]	; 0x40
  4038a4:	dd51      	ble.n	40394a <_vfiprintf_r+0x8e6>
  4038a6:	2a00      	cmp	r2, #0
  4038a8:	f040 819b 	bne.w	403be2 <_vfiprintf_r+0xb7e>
  4038ac:	9b03      	ldr	r3, [sp, #12]
  4038ae:	9a08      	ldr	r2, [sp, #32]
  4038b0:	9901      	ldr	r1, [sp, #4]
  4038b2:	428a      	cmp	r2, r1
  4038b4:	bfac      	ite	ge
  4038b6:	189b      	addge	r3, r3, r2
  4038b8:	185b      	addlt	r3, r3, r1
  4038ba:	9303      	str	r3, [sp, #12]
  4038bc:	e04e      	b.n	40395c <_vfiprintf_r+0x8f8>
  4038be:	aa0f      	add	r2, sp, #60	; 0x3c
  4038c0:	4651      	mov	r1, sl
  4038c2:	4638      	mov	r0, r7
  4038c4:	f7ff fb8e 	bl	402fe4 <__sprint_r.part.0>
  4038c8:	2800      	cmp	r0, #0
  4038ca:	f040 813f 	bne.w	403b4c <_vfiprintf_r+0xae8>
  4038ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4038d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038d2:	1c48      	adds	r0, r1, #1
  4038d4:	46ce      	mov	lr, r9
  4038d6:	e77f      	b.n	4037d8 <_vfiprintf_r+0x774>
  4038d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4038da:	4659      	mov	r1, fp
  4038dc:	4638      	mov	r0, r7
  4038de:	f7ff fb81 	bl	402fe4 <__sprint_r.part.0>
  4038e2:	b960      	cbnz	r0, 4038fe <_vfiprintf_r+0x89a>
  4038e4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4038e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038e8:	1c48      	adds	r0, r1, #1
  4038ea:	46ca      	mov	sl, r9
  4038ec:	e7bd      	b.n	40386a <_vfiprintf_r+0x806>
  4038ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4038f0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4038f4:	2b00      	cmp	r3, #0
  4038f6:	f040 81d4 	bne.w	403ca2 <_vfiprintf_r+0xc3e>
  4038fa:	2300      	movs	r3, #0
  4038fc:	9310      	str	r3, [sp, #64]	; 0x40
  4038fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403902:	f013 0f01 	tst.w	r3, #1
  403906:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40390a:	d102      	bne.n	403912 <_vfiprintf_r+0x8ae>
  40390c:	059a      	lsls	r2, r3, #22
  40390e:	f140 80de 	bpl.w	403ace <_vfiprintf_r+0xa6a>
  403912:	065b      	lsls	r3, r3, #25
  403914:	f53f acb2 	bmi.w	40327c <_vfiprintf_r+0x218>
  403918:	9803      	ldr	r0, [sp, #12]
  40391a:	b02d      	add	sp, #180	; 0xb4
  40391c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403920:	2a00      	cmp	r2, #0
  403922:	f040 8106 	bne.w	403b32 <_vfiprintf_r+0xace>
  403926:	9a05      	ldr	r2, [sp, #20]
  403928:	921d      	str	r2, [sp, #116]	; 0x74
  40392a:	2301      	movs	r3, #1
  40392c:	9211      	str	r2, [sp, #68]	; 0x44
  40392e:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403932:	9310      	str	r3, [sp, #64]	; 0x40
  403934:	46ca      	mov	sl, r9
  403936:	f10a 0a08 	add.w	sl, sl, #8
  40393a:	9b02      	ldr	r3, [sp, #8]
  40393c:	0759      	lsls	r1, r3, #29
  40393e:	d504      	bpl.n	40394a <_vfiprintf_r+0x8e6>
  403940:	9b08      	ldr	r3, [sp, #32]
  403942:	9901      	ldr	r1, [sp, #4]
  403944:	1a5c      	subs	r4, r3, r1
  403946:	2c00      	cmp	r4, #0
  403948:	dc81      	bgt.n	40384e <_vfiprintf_r+0x7ea>
  40394a:	9b03      	ldr	r3, [sp, #12]
  40394c:	9908      	ldr	r1, [sp, #32]
  40394e:	9801      	ldr	r0, [sp, #4]
  403950:	4281      	cmp	r1, r0
  403952:	bfac      	ite	ge
  403954:	185b      	addge	r3, r3, r1
  403956:	181b      	addlt	r3, r3, r0
  403958:	9303      	str	r3, [sp, #12]
  40395a:	bb72      	cbnz	r2, 4039ba <_vfiprintf_r+0x956>
  40395c:	2300      	movs	r3, #0
  40395e:	9310      	str	r3, [sp, #64]	; 0x40
  403960:	46ca      	mov	sl, r9
  403962:	f7ff bbbc 	b.w	4030de <_vfiprintf_r+0x7a>
  403966:	aa0f      	add	r2, sp, #60	; 0x3c
  403968:	9904      	ldr	r1, [sp, #16]
  40396a:	4620      	mov	r0, r4
  40396c:	f7ff fb3a 	bl	402fe4 <__sprint_r.part.0>
  403970:	bb50      	cbnz	r0, 4039c8 <_vfiprintf_r+0x964>
  403972:	9910      	ldr	r1, [sp, #64]	; 0x40
  403974:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403976:	f101 0e01 	add.w	lr, r1, #1
  40397a:	46cc      	mov	ip, r9
  40397c:	e548      	b.n	403410 <_vfiprintf_r+0x3ac>
  40397e:	2a00      	cmp	r2, #0
  403980:	f040 8140 	bne.w	403c04 <_vfiprintf_r+0xba0>
  403984:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403988:	2900      	cmp	r1, #0
  40398a:	f000 811b 	beq.w	403bc4 <_vfiprintf_r+0xb60>
  40398e:	2201      	movs	r2, #1
  403990:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403994:	4610      	mov	r0, r2
  403996:	921d      	str	r2, [sp, #116]	; 0x74
  403998:	911c      	str	r1, [sp, #112]	; 0x70
  40399a:	46ca      	mov	sl, r9
  40399c:	4601      	mov	r1, r0
  40399e:	f10a 0a08 	add.w	sl, sl, #8
  4039a2:	3001      	adds	r0, #1
  4039a4:	e507      	b.n	4033b6 <_vfiprintf_r+0x352>
  4039a6:	9b02      	ldr	r3, [sp, #8]
  4039a8:	2a01      	cmp	r2, #1
  4039aa:	f000 8098 	beq.w	403ade <_vfiprintf_r+0xa7a>
  4039ae:	2a02      	cmp	r2, #2
  4039b0:	d10d      	bne.n	4039ce <_vfiprintf_r+0x96a>
  4039b2:	9302      	str	r3, [sp, #8]
  4039b4:	2600      	movs	r6, #0
  4039b6:	2700      	movs	r7, #0
  4039b8:	e5b0      	b.n	40351c <_vfiprintf_r+0x4b8>
  4039ba:	aa0f      	add	r2, sp, #60	; 0x3c
  4039bc:	9904      	ldr	r1, [sp, #16]
  4039be:	9806      	ldr	r0, [sp, #24]
  4039c0:	f7ff fb10 	bl	402fe4 <__sprint_r.part.0>
  4039c4:	2800      	cmp	r0, #0
  4039c6:	d0c9      	beq.n	40395c <_vfiprintf_r+0x8f8>
  4039c8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4039cc:	e797      	b.n	4038fe <_vfiprintf_r+0x89a>
  4039ce:	9302      	str	r3, [sp, #8]
  4039d0:	2600      	movs	r6, #0
  4039d2:	2700      	movs	r7, #0
  4039d4:	4649      	mov	r1, r9
  4039d6:	e000      	b.n	4039da <_vfiprintf_r+0x976>
  4039d8:	4659      	mov	r1, fp
  4039da:	08f2      	lsrs	r2, r6, #3
  4039dc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4039e0:	08f8      	lsrs	r0, r7, #3
  4039e2:	f006 0307 	and.w	r3, r6, #7
  4039e6:	4607      	mov	r7, r0
  4039e8:	4616      	mov	r6, r2
  4039ea:	3330      	adds	r3, #48	; 0x30
  4039ec:	ea56 0207 	orrs.w	r2, r6, r7
  4039f0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4039f4:	f101 3bff 	add.w	fp, r1, #4294967295
  4039f8:	d1ee      	bne.n	4039d8 <_vfiprintf_r+0x974>
  4039fa:	9a02      	ldr	r2, [sp, #8]
  4039fc:	07d6      	lsls	r6, r2, #31
  4039fe:	f57f ad9d 	bpl.w	40353c <_vfiprintf_r+0x4d8>
  403a02:	2b30      	cmp	r3, #48	; 0x30
  403a04:	f43f ad9a 	beq.w	40353c <_vfiprintf_r+0x4d8>
  403a08:	3902      	subs	r1, #2
  403a0a:	2330      	movs	r3, #48	; 0x30
  403a0c:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403a10:	eba9 0301 	sub.w	r3, r9, r1
  403a14:	9305      	str	r3, [sp, #20]
  403a16:	468b      	mov	fp, r1
  403a18:	e476      	b.n	403308 <_vfiprintf_r+0x2a4>
  403a1a:	9b03      	ldr	r3, [sp, #12]
  403a1c:	9a08      	ldr	r2, [sp, #32]
  403a1e:	428a      	cmp	r2, r1
  403a20:	bfac      	ite	ge
  403a22:	189b      	addge	r3, r3, r2
  403a24:	185b      	addlt	r3, r3, r1
  403a26:	9303      	str	r3, [sp, #12]
  403a28:	e798      	b.n	40395c <_vfiprintf_r+0x8f8>
  403a2a:	2202      	movs	r2, #2
  403a2c:	e44d      	b.n	4032ca <_vfiprintf_r+0x266>
  403a2e:	2f00      	cmp	r7, #0
  403a30:	bf08      	it	eq
  403a32:	2e0a      	cmpeq	r6, #10
  403a34:	d352      	bcc.n	403adc <_vfiprintf_r+0xa78>
  403a36:	46cb      	mov	fp, r9
  403a38:	4630      	mov	r0, r6
  403a3a:	4639      	mov	r1, r7
  403a3c:	220a      	movs	r2, #10
  403a3e:	2300      	movs	r3, #0
  403a40:	f7fe ffee 	bl	402a20 <__aeabi_uldivmod>
  403a44:	3230      	adds	r2, #48	; 0x30
  403a46:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403a4a:	4630      	mov	r0, r6
  403a4c:	4639      	mov	r1, r7
  403a4e:	2300      	movs	r3, #0
  403a50:	220a      	movs	r2, #10
  403a52:	f7fe ffe5 	bl	402a20 <__aeabi_uldivmod>
  403a56:	4606      	mov	r6, r0
  403a58:	460f      	mov	r7, r1
  403a5a:	ea56 0307 	orrs.w	r3, r6, r7
  403a5e:	d1eb      	bne.n	403a38 <_vfiprintf_r+0x9d4>
  403a60:	e56c      	b.n	40353c <_vfiprintf_r+0x4d8>
  403a62:	9405      	str	r4, [sp, #20]
  403a64:	46cb      	mov	fp, r9
  403a66:	e44f      	b.n	403308 <_vfiprintf_r+0x2a4>
  403a68:	aa0f      	add	r2, sp, #60	; 0x3c
  403a6a:	9904      	ldr	r1, [sp, #16]
  403a6c:	9806      	ldr	r0, [sp, #24]
  403a6e:	f7ff fab9 	bl	402fe4 <__sprint_r.part.0>
  403a72:	2800      	cmp	r0, #0
  403a74:	d1a8      	bne.n	4039c8 <_vfiprintf_r+0x964>
  403a76:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a78:	46ca      	mov	sl, r9
  403a7a:	e75e      	b.n	40393a <_vfiprintf_r+0x8d6>
  403a7c:	aa0f      	add	r2, sp, #60	; 0x3c
  403a7e:	9904      	ldr	r1, [sp, #16]
  403a80:	9806      	ldr	r0, [sp, #24]
  403a82:	f7ff faaf 	bl	402fe4 <__sprint_r.part.0>
  403a86:	2800      	cmp	r0, #0
  403a88:	d19e      	bne.n	4039c8 <_vfiprintf_r+0x964>
  403a8a:	46ca      	mov	sl, r9
  403a8c:	f7ff bbc0 	b.w	403210 <_vfiprintf_r+0x1ac>
  403a90:	00405ab8 	.word	0x00405ab8
  403a94:	00405aa8 	.word	0x00405aa8
  403a98:	3104      	adds	r1, #4
  403a9a:	6816      	ldr	r6, [r2, #0]
  403a9c:	9107      	str	r1, [sp, #28]
  403a9e:	2201      	movs	r2, #1
  403aa0:	2700      	movs	r7, #0
  403aa2:	e412      	b.n	4032ca <_vfiprintf_r+0x266>
  403aa4:	9807      	ldr	r0, [sp, #28]
  403aa6:	4601      	mov	r1, r0
  403aa8:	3104      	adds	r1, #4
  403aaa:	6806      	ldr	r6, [r0, #0]
  403aac:	9107      	str	r1, [sp, #28]
  403aae:	2700      	movs	r7, #0
  403ab0:	e40b      	b.n	4032ca <_vfiprintf_r+0x266>
  403ab2:	680e      	ldr	r6, [r1, #0]
  403ab4:	3104      	adds	r1, #4
  403ab6:	9107      	str	r1, [sp, #28]
  403ab8:	2700      	movs	r7, #0
  403aba:	e591      	b.n	4035e0 <_vfiprintf_r+0x57c>
  403abc:	9907      	ldr	r1, [sp, #28]
  403abe:	680e      	ldr	r6, [r1, #0]
  403ac0:	460a      	mov	r2, r1
  403ac2:	17f7      	asrs	r7, r6, #31
  403ac4:	3204      	adds	r2, #4
  403ac6:	9207      	str	r2, [sp, #28]
  403ac8:	4630      	mov	r0, r6
  403aca:	4639      	mov	r1, r7
  403acc:	e50f      	b.n	4034ee <_vfiprintf_r+0x48a>
  403ace:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403ad2:	f000 fe7f 	bl	4047d4 <__retarget_lock_release_recursive>
  403ad6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403ada:	e71a      	b.n	403912 <_vfiprintf_r+0x8ae>
  403adc:	9b02      	ldr	r3, [sp, #8]
  403ade:	9302      	str	r3, [sp, #8]
  403ae0:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403ae4:	3630      	adds	r6, #48	; 0x30
  403ae6:	2301      	movs	r3, #1
  403ae8:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403aec:	9305      	str	r3, [sp, #20]
  403aee:	e40b      	b.n	403308 <_vfiprintf_r+0x2a4>
  403af0:	aa0f      	add	r2, sp, #60	; 0x3c
  403af2:	9904      	ldr	r1, [sp, #16]
  403af4:	9806      	ldr	r0, [sp, #24]
  403af6:	f7ff fa75 	bl	402fe4 <__sprint_r.part.0>
  403afa:	2800      	cmp	r0, #0
  403afc:	f47f af64 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403b00:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b02:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b04:	1c48      	adds	r0, r1, #1
  403b06:	46ca      	mov	sl, r9
  403b08:	e651      	b.n	4037ae <_vfiprintf_r+0x74a>
  403b0a:	aa0f      	add	r2, sp, #60	; 0x3c
  403b0c:	9904      	ldr	r1, [sp, #16]
  403b0e:	9806      	ldr	r0, [sp, #24]
  403b10:	f7ff fa68 	bl	402fe4 <__sprint_r.part.0>
  403b14:	2800      	cmp	r0, #0
  403b16:	f47f af57 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403b1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b1e:	1c48      	adds	r0, r1, #1
  403b20:	46ca      	mov	sl, r9
  403b22:	e448      	b.n	4033b6 <_vfiprintf_r+0x352>
  403b24:	2a00      	cmp	r2, #0
  403b26:	f040 8091 	bne.w	403c4c <_vfiprintf_r+0xbe8>
  403b2a:	2001      	movs	r0, #1
  403b2c:	4611      	mov	r1, r2
  403b2e:	46ca      	mov	sl, r9
  403b30:	e641      	b.n	4037b6 <_vfiprintf_r+0x752>
  403b32:	aa0f      	add	r2, sp, #60	; 0x3c
  403b34:	9904      	ldr	r1, [sp, #16]
  403b36:	9806      	ldr	r0, [sp, #24]
  403b38:	f7ff fa54 	bl	402fe4 <__sprint_r.part.0>
  403b3c:	2800      	cmp	r0, #0
  403b3e:	f47f af43 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403b42:	9810      	ldr	r0, [sp, #64]	; 0x40
  403b44:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b46:	3001      	adds	r0, #1
  403b48:	46ca      	mov	sl, r9
  403b4a:	e667      	b.n	40381c <_vfiprintf_r+0x7b8>
  403b4c:	46d3      	mov	fp, sl
  403b4e:	e6d6      	b.n	4038fe <_vfiprintf_r+0x89a>
  403b50:	9e07      	ldr	r6, [sp, #28]
  403b52:	3607      	adds	r6, #7
  403b54:	f026 0207 	bic.w	r2, r6, #7
  403b58:	f102 0108 	add.w	r1, r2, #8
  403b5c:	e9d2 6700 	ldrd	r6, r7, [r2]
  403b60:	9107      	str	r1, [sp, #28]
  403b62:	2201      	movs	r2, #1
  403b64:	f7ff bbb1 	b.w	4032ca <_vfiprintf_r+0x266>
  403b68:	9e07      	ldr	r6, [sp, #28]
  403b6a:	3607      	adds	r6, #7
  403b6c:	f026 0607 	bic.w	r6, r6, #7
  403b70:	e9d6 0100 	ldrd	r0, r1, [r6]
  403b74:	f106 0208 	add.w	r2, r6, #8
  403b78:	9207      	str	r2, [sp, #28]
  403b7a:	4606      	mov	r6, r0
  403b7c:	460f      	mov	r7, r1
  403b7e:	e4b6      	b.n	4034ee <_vfiprintf_r+0x48a>
  403b80:	9e07      	ldr	r6, [sp, #28]
  403b82:	3607      	adds	r6, #7
  403b84:	f026 0207 	bic.w	r2, r6, #7
  403b88:	f102 0108 	add.w	r1, r2, #8
  403b8c:	e9d2 6700 	ldrd	r6, r7, [r2]
  403b90:	9107      	str	r1, [sp, #28]
  403b92:	2200      	movs	r2, #0
  403b94:	f7ff bb99 	b.w	4032ca <_vfiprintf_r+0x266>
  403b98:	9e07      	ldr	r6, [sp, #28]
  403b9a:	3607      	adds	r6, #7
  403b9c:	f026 0107 	bic.w	r1, r6, #7
  403ba0:	f101 0008 	add.w	r0, r1, #8
  403ba4:	9007      	str	r0, [sp, #28]
  403ba6:	e9d1 6700 	ldrd	r6, r7, [r1]
  403baa:	e519      	b.n	4035e0 <_vfiprintf_r+0x57c>
  403bac:	46cb      	mov	fp, r9
  403bae:	f7ff bbab 	b.w	403308 <_vfiprintf_r+0x2a4>
  403bb2:	252d      	movs	r5, #45	; 0x2d
  403bb4:	4276      	negs	r6, r6
  403bb6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403bba:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bbe:	2201      	movs	r2, #1
  403bc0:	f7ff bb88 	b.w	4032d4 <_vfiprintf_r+0x270>
  403bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bc6:	b9b3      	cbnz	r3, 403bf6 <_vfiprintf_r+0xb92>
  403bc8:	4611      	mov	r1, r2
  403bca:	2001      	movs	r0, #1
  403bcc:	46ca      	mov	sl, r9
  403bce:	e5f2      	b.n	4037b6 <_vfiprintf_r+0x752>
  403bd0:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403bd4:	f000 fdfe 	bl	4047d4 <__retarget_lock_release_recursive>
  403bd8:	f04f 33ff 	mov.w	r3, #4294967295
  403bdc:	9303      	str	r3, [sp, #12]
  403bde:	f7ff bb50 	b.w	403282 <_vfiprintf_r+0x21e>
  403be2:	aa0f      	add	r2, sp, #60	; 0x3c
  403be4:	9904      	ldr	r1, [sp, #16]
  403be6:	9806      	ldr	r0, [sp, #24]
  403be8:	f7ff f9fc 	bl	402fe4 <__sprint_r.part.0>
  403bec:	2800      	cmp	r0, #0
  403bee:	f47f aeeb 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403bf2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403bf4:	e6a9      	b.n	40394a <_vfiprintf_r+0x8e6>
  403bf6:	ab0e      	add	r3, sp, #56	; 0x38
  403bf8:	2202      	movs	r2, #2
  403bfa:	931c      	str	r3, [sp, #112]	; 0x70
  403bfc:	921d      	str	r2, [sp, #116]	; 0x74
  403bfe:	2001      	movs	r0, #1
  403c00:	46ca      	mov	sl, r9
  403c02:	e5d0      	b.n	4037a6 <_vfiprintf_r+0x742>
  403c04:	aa0f      	add	r2, sp, #60	; 0x3c
  403c06:	9904      	ldr	r1, [sp, #16]
  403c08:	9806      	ldr	r0, [sp, #24]
  403c0a:	f7ff f9eb 	bl	402fe4 <__sprint_r.part.0>
  403c0e:	2800      	cmp	r0, #0
  403c10:	f47f aeda 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403c14:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c16:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c18:	1c48      	adds	r0, r1, #1
  403c1a:	46ca      	mov	sl, r9
  403c1c:	e5a4      	b.n	403768 <_vfiprintf_r+0x704>
  403c1e:	9a07      	ldr	r2, [sp, #28]
  403c20:	9903      	ldr	r1, [sp, #12]
  403c22:	6813      	ldr	r3, [r2, #0]
  403c24:	17cd      	asrs	r5, r1, #31
  403c26:	4608      	mov	r0, r1
  403c28:	3204      	adds	r2, #4
  403c2a:	4629      	mov	r1, r5
  403c2c:	9207      	str	r2, [sp, #28]
  403c2e:	e9c3 0100 	strd	r0, r1, [r3]
  403c32:	f7ff ba54 	b.w	4030de <_vfiprintf_r+0x7a>
  403c36:	4658      	mov	r0, fp
  403c38:	9607      	str	r6, [sp, #28]
  403c3a:	9302      	str	r3, [sp, #8]
  403c3c:	f001 fc80 	bl	405540 <strlen>
  403c40:	2400      	movs	r4, #0
  403c42:	9005      	str	r0, [sp, #20]
  403c44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c48:	f7ff bb5e 	b.w	403308 <_vfiprintf_r+0x2a4>
  403c4c:	aa0f      	add	r2, sp, #60	; 0x3c
  403c4e:	9904      	ldr	r1, [sp, #16]
  403c50:	9806      	ldr	r0, [sp, #24]
  403c52:	f7ff f9c7 	bl	402fe4 <__sprint_r.part.0>
  403c56:	2800      	cmp	r0, #0
  403c58:	f47f aeb6 	bne.w	4039c8 <_vfiprintf_r+0x964>
  403c5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c60:	1c48      	adds	r0, r1, #1
  403c62:	46ca      	mov	sl, r9
  403c64:	e5a7      	b.n	4037b6 <_vfiprintf_r+0x752>
  403c66:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c68:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c6a:	4e20      	ldr	r6, [pc, #128]	; (403cec <_vfiprintf_r+0xc88>)
  403c6c:	3101      	adds	r1, #1
  403c6e:	f7ff bb90 	b.w	403392 <_vfiprintf_r+0x32e>
  403c72:	2c06      	cmp	r4, #6
  403c74:	bf28      	it	cs
  403c76:	2406      	movcs	r4, #6
  403c78:	9405      	str	r4, [sp, #20]
  403c7a:	9607      	str	r6, [sp, #28]
  403c7c:	9401      	str	r4, [sp, #4]
  403c7e:	f8df b070 	ldr.w	fp, [pc, #112]	; 403cf0 <_vfiprintf_r+0xc8c>
  403c82:	e4d5      	b.n	403630 <_vfiprintf_r+0x5cc>
  403c84:	9810      	ldr	r0, [sp, #64]	; 0x40
  403c86:	4e19      	ldr	r6, [pc, #100]	; (403cec <_vfiprintf_r+0xc88>)
  403c88:	3001      	adds	r0, #1
  403c8a:	e603      	b.n	403894 <_vfiprintf_r+0x830>
  403c8c:	9405      	str	r4, [sp, #20]
  403c8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c92:	9607      	str	r6, [sp, #28]
  403c94:	9302      	str	r3, [sp, #8]
  403c96:	4604      	mov	r4, r0
  403c98:	f7ff bb36 	b.w	403308 <_vfiprintf_r+0x2a4>
  403c9c:	4686      	mov	lr, r0
  403c9e:	f7ff bbce 	b.w	40343e <_vfiprintf_r+0x3da>
  403ca2:	9806      	ldr	r0, [sp, #24]
  403ca4:	aa0f      	add	r2, sp, #60	; 0x3c
  403ca6:	4659      	mov	r1, fp
  403ca8:	f7ff f99c 	bl	402fe4 <__sprint_r.part.0>
  403cac:	2800      	cmp	r0, #0
  403cae:	f43f ae24 	beq.w	4038fa <_vfiprintf_r+0x896>
  403cb2:	e624      	b.n	4038fe <_vfiprintf_r+0x89a>
  403cb4:	9907      	ldr	r1, [sp, #28]
  403cb6:	f898 2001 	ldrb.w	r2, [r8, #1]
  403cba:	680c      	ldr	r4, [r1, #0]
  403cbc:	3104      	adds	r1, #4
  403cbe:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403cc2:	46b8      	mov	r8, r7
  403cc4:	9107      	str	r1, [sp, #28]
  403cc6:	f7ff ba3f 	b.w	403148 <_vfiprintf_r+0xe4>
  403cca:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403cce:	e43c      	b.n	40354a <_vfiprintf_r+0x4e6>
  403cd0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403cd4:	e521      	b.n	40371a <_vfiprintf_r+0x6b6>
  403cd6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403cda:	f7ff bbf4 	b.w	4034c6 <_vfiprintf_r+0x462>
  403cde:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ce2:	e491      	b.n	403608 <_vfiprintf_r+0x5a4>
  403ce4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ce8:	e469      	b.n	4035be <_vfiprintf_r+0x55a>
  403cea:	bf00      	nop
  403cec:	00405aa8 	.word	0x00405aa8
  403cf0:	00405aa0 	.word	0x00405aa0

00403cf4 <__sbprintf>:
  403cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cf8:	460c      	mov	r4, r1
  403cfa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403cfe:	8989      	ldrh	r1, [r1, #12]
  403d00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403d02:	89e5      	ldrh	r5, [r4, #14]
  403d04:	9619      	str	r6, [sp, #100]	; 0x64
  403d06:	f021 0102 	bic.w	r1, r1, #2
  403d0a:	4606      	mov	r6, r0
  403d0c:	69e0      	ldr	r0, [r4, #28]
  403d0e:	f8ad 100c 	strh.w	r1, [sp, #12]
  403d12:	4617      	mov	r7, r2
  403d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403d18:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403d1a:	f8ad 500e 	strh.w	r5, [sp, #14]
  403d1e:	4698      	mov	r8, r3
  403d20:	ad1a      	add	r5, sp, #104	; 0x68
  403d22:	2300      	movs	r3, #0
  403d24:	9007      	str	r0, [sp, #28]
  403d26:	a816      	add	r0, sp, #88	; 0x58
  403d28:	9209      	str	r2, [sp, #36]	; 0x24
  403d2a:	9306      	str	r3, [sp, #24]
  403d2c:	9500      	str	r5, [sp, #0]
  403d2e:	9504      	str	r5, [sp, #16]
  403d30:	9102      	str	r1, [sp, #8]
  403d32:	9105      	str	r1, [sp, #20]
  403d34:	f000 fd48 	bl	4047c8 <__retarget_lock_init_recursive>
  403d38:	4643      	mov	r3, r8
  403d3a:	463a      	mov	r2, r7
  403d3c:	4669      	mov	r1, sp
  403d3e:	4630      	mov	r0, r6
  403d40:	f7ff f990 	bl	403064 <_vfiprintf_r>
  403d44:	1e05      	subs	r5, r0, #0
  403d46:	db07      	blt.n	403d58 <__sbprintf+0x64>
  403d48:	4630      	mov	r0, r6
  403d4a:	4669      	mov	r1, sp
  403d4c:	f000 f928 	bl	403fa0 <_fflush_r>
  403d50:	2800      	cmp	r0, #0
  403d52:	bf18      	it	ne
  403d54:	f04f 35ff 	movne.w	r5, #4294967295
  403d58:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403d5c:	065b      	lsls	r3, r3, #25
  403d5e:	d503      	bpl.n	403d68 <__sbprintf+0x74>
  403d60:	89a3      	ldrh	r3, [r4, #12]
  403d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d66:	81a3      	strh	r3, [r4, #12]
  403d68:	9816      	ldr	r0, [sp, #88]	; 0x58
  403d6a:	f000 fd2f 	bl	4047cc <__retarget_lock_close_recursive>
  403d6e:	4628      	mov	r0, r5
  403d70:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403d78 <__swsetup_r>:
  403d78:	b538      	push	{r3, r4, r5, lr}
  403d7a:	4b30      	ldr	r3, [pc, #192]	; (403e3c <__swsetup_r+0xc4>)
  403d7c:	681b      	ldr	r3, [r3, #0]
  403d7e:	4605      	mov	r5, r0
  403d80:	460c      	mov	r4, r1
  403d82:	b113      	cbz	r3, 403d8a <__swsetup_r+0x12>
  403d84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403d86:	2a00      	cmp	r2, #0
  403d88:	d038      	beq.n	403dfc <__swsetup_r+0x84>
  403d8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d8e:	b293      	uxth	r3, r2
  403d90:	0718      	lsls	r0, r3, #28
  403d92:	d50c      	bpl.n	403dae <__swsetup_r+0x36>
  403d94:	6920      	ldr	r0, [r4, #16]
  403d96:	b1a8      	cbz	r0, 403dc4 <__swsetup_r+0x4c>
  403d98:	f013 0201 	ands.w	r2, r3, #1
  403d9c:	d01e      	beq.n	403ddc <__swsetup_r+0x64>
  403d9e:	6963      	ldr	r3, [r4, #20]
  403da0:	2200      	movs	r2, #0
  403da2:	425b      	negs	r3, r3
  403da4:	61a3      	str	r3, [r4, #24]
  403da6:	60a2      	str	r2, [r4, #8]
  403da8:	b1f0      	cbz	r0, 403de8 <__swsetup_r+0x70>
  403daa:	2000      	movs	r0, #0
  403dac:	bd38      	pop	{r3, r4, r5, pc}
  403dae:	06d9      	lsls	r1, r3, #27
  403db0:	d53c      	bpl.n	403e2c <__swsetup_r+0xb4>
  403db2:	0758      	lsls	r0, r3, #29
  403db4:	d426      	bmi.n	403e04 <__swsetup_r+0x8c>
  403db6:	6920      	ldr	r0, [r4, #16]
  403db8:	f042 0308 	orr.w	r3, r2, #8
  403dbc:	81a3      	strh	r3, [r4, #12]
  403dbe:	b29b      	uxth	r3, r3
  403dc0:	2800      	cmp	r0, #0
  403dc2:	d1e9      	bne.n	403d98 <__swsetup_r+0x20>
  403dc4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403dc8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403dcc:	d0e4      	beq.n	403d98 <__swsetup_r+0x20>
  403dce:	4628      	mov	r0, r5
  403dd0:	4621      	mov	r1, r4
  403dd2:	f000 fd2f 	bl	404834 <__smakebuf_r>
  403dd6:	89a3      	ldrh	r3, [r4, #12]
  403dd8:	6920      	ldr	r0, [r4, #16]
  403dda:	e7dd      	b.n	403d98 <__swsetup_r+0x20>
  403ddc:	0799      	lsls	r1, r3, #30
  403dde:	bf58      	it	pl
  403de0:	6962      	ldrpl	r2, [r4, #20]
  403de2:	60a2      	str	r2, [r4, #8]
  403de4:	2800      	cmp	r0, #0
  403de6:	d1e0      	bne.n	403daa <__swsetup_r+0x32>
  403de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403dec:	061a      	lsls	r2, r3, #24
  403dee:	d5dd      	bpl.n	403dac <__swsetup_r+0x34>
  403df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403df4:	81a3      	strh	r3, [r4, #12]
  403df6:	f04f 30ff 	mov.w	r0, #4294967295
  403dfa:	bd38      	pop	{r3, r4, r5, pc}
  403dfc:	4618      	mov	r0, r3
  403dfe:	f000 f927 	bl	404050 <__sinit>
  403e02:	e7c2      	b.n	403d8a <__swsetup_r+0x12>
  403e04:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403e06:	b151      	cbz	r1, 403e1e <__swsetup_r+0xa6>
  403e08:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403e0c:	4299      	cmp	r1, r3
  403e0e:	d004      	beq.n	403e1a <__swsetup_r+0xa2>
  403e10:	4628      	mov	r0, r5
  403e12:	f000 fa43 	bl	40429c <_free_r>
  403e16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403e1a:	2300      	movs	r3, #0
  403e1c:	6323      	str	r3, [r4, #48]	; 0x30
  403e1e:	2300      	movs	r3, #0
  403e20:	6920      	ldr	r0, [r4, #16]
  403e22:	6063      	str	r3, [r4, #4]
  403e24:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403e28:	6020      	str	r0, [r4, #0]
  403e2a:	e7c5      	b.n	403db8 <__swsetup_r+0x40>
  403e2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403e30:	2309      	movs	r3, #9
  403e32:	602b      	str	r3, [r5, #0]
  403e34:	f04f 30ff 	mov.w	r0, #4294967295
  403e38:	81a2      	strh	r2, [r4, #12]
  403e3a:	bd38      	pop	{r3, r4, r5, pc}
  403e3c:	20400010 	.word	0x20400010

00403e40 <register_fini>:
  403e40:	4b02      	ldr	r3, [pc, #8]	; (403e4c <register_fini+0xc>)
  403e42:	b113      	cbz	r3, 403e4a <register_fini+0xa>
  403e44:	4802      	ldr	r0, [pc, #8]	; (403e50 <register_fini+0x10>)
  403e46:	f000 b805 	b.w	403e54 <atexit>
  403e4a:	4770      	bx	lr
  403e4c:	00000000 	.word	0x00000000
  403e50:	004040c1 	.word	0x004040c1

00403e54 <atexit>:
  403e54:	2300      	movs	r3, #0
  403e56:	4601      	mov	r1, r0
  403e58:	461a      	mov	r2, r3
  403e5a:	4618      	mov	r0, r3
  403e5c:	f001 bc84 	b.w	405768 <__register_exitproc>

00403e60 <__sflush_r>:
  403e60:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403e64:	b29a      	uxth	r2, r3
  403e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e6a:	460d      	mov	r5, r1
  403e6c:	0711      	lsls	r1, r2, #28
  403e6e:	4680      	mov	r8, r0
  403e70:	d43a      	bmi.n	403ee8 <__sflush_r+0x88>
  403e72:	686a      	ldr	r2, [r5, #4]
  403e74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403e78:	2a00      	cmp	r2, #0
  403e7a:	81ab      	strh	r3, [r5, #12]
  403e7c:	dd6f      	ble.n	403f5e <__sflush_r+0xfe>
  403e7e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403e80:	2c00      	cmp	r4, #0
  403e82:	d049      	beq.n	403f18 <__sflush_r+0xb8>
  403e84:	2200      	movs	r2, #0
  403e86:	b29b      	uxth	r3, r3
  403e88:	f8d8 6000 	ldr.w	r6, [r8]
  403e8c:	f8c8 2000 	str.w	r2, [r8]
  403e90:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403e94:	d067      	beq.n	403f66 <__sflush_r+0x106>
  403e96:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403e98:	075f      	lsls	r7, r3, #29
  403e9a:	d505      	bpl.n	403ea8 <__sflush_r+0x48>
  403e9c:	6869      	ldr	r1, [r5, #4]
  403e9e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403ea0:	1a52      	subs	r2, r2, r1
  403ea2:	b10b      	cbz	r3, 403ea8 <__sflush_r+0x48>
  403ea4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403ea6:	1ad2      	subs	r2, r2, r3
  403ea8:	2300      	movs	r3, #0
  403eaa:	69e9      	ldr	r1, [r5, #28]
  403eac:	4640      	mov	r0, r8
  403eae:	47a0      	blx	r4
  403eb0:	1c44      	adds	r4, r0, #1
  403eb2:	d03c      	beq.n	403f2e <__sflush_r+0xce>
  403eb4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403eb8:	692a      	ldr	r2, [r5, #16]
  403eba:	602a      	str	r2, [r5, #0]
  403ebc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403ec0:	2200      	movs	r2, #0
  403ec2:	81ab      	strh	r3, [r5, #12]
  403ec4:	04db      	lsls	r3, r3, #19
  403ec6:	606a      	str	r2, [r5, #4]
  403ec8:	d447      	bmi.n	403f5a <__sflush_r+0xfa>
  403eca:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403ecc:	f8c8 6000 	str.w	r6, [r8]
  403ed0:	b311      	cbz	r1, 403f18 <__sflush_r+0xb8>
  403ed2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403ed6:	4299      	cmp	r1, r3
  403ed8:	d002      	beq.n	403ee0 <__sflush_r+0x80>
  403eda:	4640      	mov	r0, r8
  403edc:	f000 f9de 	bl	40429c <_free_r>
  403ee0:	2000      	movs	r0, #0
  403ee2:	6328      	str	r0, [r5, #48]	; 0x30
  403ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ee8:	692e      	ldr	r6, [r5, #16]
  403eea:	b1ae      	cbz	r6, 403f18 <__sflush_r+0xb8>
  403eec:	682c      	ldr	r4, [r5, #0]
  403eee:	602e      	str	r6, [r5, #0]
  403ef0:	0791      	lsls	r1, r2, #30
  403ef2:	bf0c      	ite	eq
  403ef4:	696b      	ldreq	r3, [r5, #20]
  403ef6:	2300      	movne	r3, #0
  403ef8:	1ba4      	subs	r4, r4, r6
  403efa:	60ab      	str	r3, [r5, #8]
  403efc:	e00a      	b.n	403f14 <__sflush_r+0xb4>
  403efe:	4623      	mov	r3, r4
  403f00:	4632      	mov	r2, r6
  403f02:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403f04:	69e9      	ldr	r1, [r5, #28]
  403f06:	4640      	mov	r0, r8
  403f08:	47b8      	blx	r7
  403f0a:	2800      	cmp	r0, #0
  403f0c:	eba4 0400 	sub.w	r4, r4, r0
  403f10:	4406      	add	r6, r0
  403f12:	dd04      	ble.n	403f1e <__sflush_r+0xbe>
  403f14:	2c00      	cmp	r4, #0
  403f16:	dcf2      	bgt.n	403efe <__sflush_r+0x9e>
  403f18:	2000      	movs	r0, #0
  403f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f1e:	89ab      	ldrh	r3, [r5, #12]
  403f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f24:	81ab      	strh	r3, [r5, #12]
  403f26:	f04f 30ff 	mov.w	r0, #4294967295
  403f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f2e:	f8d8 4000 	ldr.w	r4, [r8]
  403f32:	2c1d      	cmp	r4, #29
  403f34:	d8f3      	bhi.n	403f1e <__sflush_r+0xbe>
  403f36:	4b19      	ldr	r3, [pc, #100]	; (403f9c <__sflush_r+0x13c>)
  403f38:	40e3      	lsrs	r3, r4
  403f3a:	43db      	mvns	r3, r3
  403f3c:	f013 0301 	ands.w	r3, r3, #1
  403f40:	d1ed      	bne.n	403f1e <__sflush_r+0xbe>
  403f42:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403f46:	606b      	str	r3, [r5, #4]
  403f48:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403f4c:	6929      	ldr	r1, [r5, #16]
  403f4e:	81ab      	strh	r3, [r5, #12]
  403f50:	04da      	lsls	r2, r3, #19
  403f52:	6029      	str	r1, [r5, #0]
  403f54:	d5b9      	bpl.n	403eca <__sflush_r+0x6a>
  403f56:	2c00      	cmp	r4, #0
  403f58:	d1b7      	bne.n	403eca <__sflush_r+0x6a>
  403f5a:	6528      	str	r0, [r5, #80]	; 0x50
  403f5c:	e7b5      	b.n	403eca <__sflush_r+0x6a>
  403f5e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403f60:	2a00      	cmp	r2, #0
  403f62:	dc8c      	bgt.n	403e7e <__sflush_r+0x1e>
  403f64:	e7d8      	b.n	403f18 <__sflush_r+0xb8>
  403f66:	2301      	movs	r3, #1
  403f68:	69e9      	ldr	r1, [r5, #28]
  403f6a:	4640      	mov	r0, r8
  403f6c:	47a0      	blx	r4
  403f6e:	1c43      	adds	r3, r0, #1
  403f70:	4602      	mov	r2, r0
  403f72:	d002      	beq.n	403f7a <__sflush_r+0x11a>
  403f74:	89ab      	ldrh	r3, [r5, #12]
  403f76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403f78:	e78e      	b.n	403e98 <__sflush_r+0x38>
  403f7a:	f8d8 3000 	ldr.w	r3, [r8]
  403f7e:	2b00      	cmp	r3, #0
  403f80:	d0f8      	beq.n	403f74 <__sflush_r+0x114>
  403f82:	2b1d      	cmp	r3, #29
  403f84:	d001      	beq.n	403f8a <__sflush_r+0x12a>
  403f86:	2b16      	cmp	r3, #22
  403f88:	d102      	bne.n	403f90 <__sflush_r+0x130>
  403f8a:	f8c8 6000 	str.w	r6, [r8]
  403f8e:	e7c3      	b.n	403f18 <__sflush_r+0xb8>
  403f90:	89ab      	ldrh	r3, [r5, #12]
  403f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f96:	81ab      	strh	r3, [r5, #12]
  403f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f9c:	20400001 	.word	0x20400001

00403fa0 <_fflush_r>:
  403fa0:	b538      	push	{r3, r4, r5, lr}
  403fa2:	460d      	mov	r5, r1
  403fa4:	4604      	mov	r4, r0
  403fa6:	b108      	cbz	r0, 403fac <_fflush_r+0xc>
  403fa8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403faa:	b1bb      	cbz	r3, 403fdc <_fflush_r+0x3c>
  403fac:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403fb0:	b188      	cbz	r0, 403fd6 <_fflush_r+0x36>
  403fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403fb4:	07db      	lsls	r3, r3, #31
  403fb6:	d401      	bmi.n	403fbc <_fflush_r+0x1c>
  403fb8:	0581      	lsls	r1, r0, #22
  403fba:	d517      	bpl.n	403fec <_fflush_r+0x4c>
  403fbc:	4620      	mov	r0, r4
  403fbe:	4629      	mov	r1, r5
  403fc0:	f7ff ff4e 	bl	403e60 <__sflush_r>
  403fc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403fc6:	07da      	lsls	r2, r3, #31
  403fc8:	4604      	mov	r4, r0
  403fca:	d402      	bmi.n	403fd2 <_fflush_r+0x32>
  403fcc:	89ab      	ldrh	r3, [r5, #12]
  403fce:	059b      	lsls	r3, r3, #22
  403fd0:	d507      	bpl.n	403fe2 <_fflush_r+0x42>
  403fd2:	4620      	mov	r0, r4
  403fd4:	bd38      	pop	{r3, r4, r5, pc}
  403fd6:	4604      	mov	r4, r0
  403fd8:	4620      	mov	r0, r4
  403fda:	bd38      	pop	{r3, r4, r5, pc}
  403fdc:	f000 f838 	bl	404050 <__sinit>
  403fe0:	e7e4      	b.n	403fac <_fflush_r+0xc>
  403fe2:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403fe4:	f000 fbf6 	bl	4047d4 <__retarget_lock_release_recursive>
  403fe8:	4620      	mov	r0, r4
  403fea:	bd38      	pop	{r3, r4, r5, pc}
  403fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403fee:	f000 fbef 	bl	4047d0 <__retarget_lock_acquire_recursive>
  403ff2:	e7e3      	b.n	403fbc <_fflush_r+0x1c>

00403ff4 <_cleanup_r>:
  403ff4:	4901      	ldr	r1, [pc, #4]	; (403ffc <_cleanup_r+0x8>)
  403ff6:	f000 bbaf 	b.w	404758 <_fwalk_reent>
  403ffa:	bf00      	nop
  403ffc:	00405851 	.word	0x00405851

00404000 <std.isra.0>:
  404000:	b510      	push	{r4, lr}
  404002:	2300      	movs	r3, #0
  404004:	4604      	mov	r4, r0
  404006:	8181      	strh	r1, [r0, #12]
  404008:	81c2      	strh	r2, [r0, #14]
  40400a:	6003      	str	r3, [r0, #0]
  40400c:	6043      	str	r3, [r0, #4]
  40400e:	6083      	str	r3, [r0, #8]
  404010:	6643      	str	r3, [r0, #100]	; 0x64
  404012:	6103      	str	r3, [r0, #16]
  404014:	6143      	str	r3, [r0, #20]
  404016:	6183      	str	r3, [r0, #24]
  404018:	4619      	mov	r1, r3
  40401a:	2208      	movs	r2, #8
  40401c:	305c      	adds	r0, #92	; 0x5c
  40401e:	f7fe fec3 	bl	402da8 <memset>
  404022:	4807      	ldr	r0, [pc, #28]	; (404040 <std.isra.0+0x40>)
  404024:	4907      	ldr	r1, [pc, #28]	; (404044 <std.isra.0+0x44>)
  404026:	4a08      	ldr	r2, [pc, #32]	; (404048 <std.isra.0+0x48>)
  404028:	4b08      	ldr	r3, [pc, #32]	; (40404c <std.isra.0+0x4c>)
  40402a:	6220      	str	r0, [r4, #32]
  40402c:	61e4      	str	r4, [r4, #28]
  40402e:	6261      	str	r1, [r4, #36]	; 0x24
  404030:	62a2      	str	r2, [r4, #40]	; 0x28
  404032:	62e3      	str	r3, [r4, #44]	; 0x2c
  404034:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40403c:	f000 bbc4 	b.w	4047c8 <__retarget_lock_init_recursive>
  404040:	00405495 	.word	0x00405495
  404044:	004054b9 	.word	0x004054b9
  404048:	004054f5 	.word	0x004054f5
  40404c:	00405515 	.word	0x00405515

00404050 <__sinit>:
  404050:	b510      	push	{r4, lr}
  404052:	4604      	mov	r4, r0
  404054:	4812      	ldr	r0, [pc, #72]	; (4040a0 <__sinit+0x50>)
  404056:	f000 fbbb 	bl	4047d0 <__retarget_lock_acquire_recursive>
  40405a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40405c:	b9d2      	cbnz	r2, 404094 <__sinit+0x44>
  40405e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404062:	4810      	ldr	r0, [pc, #64]	; (4040a4 <__sinit+0x54>)
  404064:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404068:	2103      	movs	r1, #3
  40406a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40406e:	63e0      	str	r0, [r4, #60]	; 0x3c
  404070:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404074:	6860      	ldr	r0, [r4, #4]
  404076:	2104      	movs	r1, #4
  404078:	f7ff ffc2 	bl	404000 <std.isra.0>
  40407c:	2201      	movs	r2, #1
  40407e:	2109      	movs	r1, #9
  404080:	68a0      	ldr	r0, [r4, #8]
  404082:	f7ff ffbd 	bl	404000 <std.isra.0>
  404086:	2202      	movs	r2, #2
  404088:	2112      	movs	r1, #18
  40408a:	68e0      	ldr	r0, [r4, #12]
  40408c:	f7ff ffb8 	bl	404000 <std.isra.0>
  404090:	2301      	movs	r3, #1
  404092:	63a3      	str	r3, [r4, #56]	; 0x38
  404094:	4802      	ldr	r0, [pc, #8]	; (4040a0 <__sinit+0x50>)
  404096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40409a:	f000 bb9b 	b.w	4047d4 <__retarget_lock_release_recursive>
  40409e:	bf00      	nop
  4040a0:	20400ac4 	.word	0x20400ac4
  4040a4:	00403ff5 	.word	0x00403ff5

004040a8 <__sfp_lock_acquire>:
  4040a8:	4801      	ldr	r0, [pc, #4]	; (4040b0 <__sfp_lock_acquire+0x8>)
  4040aa:	f000 bb91 	b.w	4047d0 <__retarget_lock_acquire_recursive>
  4040ae:	bf00      	nop
  4040b0:	20400ad8 	.word	0x20400ad8

004040b4 <__sfp_lock_release>:
  4040b4:	4801      	ldr	r0, [pc, #4]	; (4040bc <__sfp_lock_release+0x8>)
  4040b6:	f000 bb8d 	b.w	4047d4 <__retarget_lock_release_recursive>
  4040ba:	bf00      	nop
  4040bc:	20400ad8 	.word	0x20400ad8

004040c0 <__libc_fini_array>:
  4040c0:	b538      	push	{r3, r4, r5, lr}
  4040c2:	4c0a      	ldr	r4, [pc, #40]	; (4040ec <__libc_fini_array+0x2c>)
  4040c4:	4d0a      	ldr	r5, [pc, #40]	; (4040f0 <__libc_fini_array+0x30>)
  4040c6:	1b64      	subs	r4, r4, r5
  4040c8:	10a4      	asrs	r4, r4, #2
  4040ca:	d00a      	beq.n	4040e2 <__libc_fini_array+0x22>
  4040cc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4040d0:	3b01      	subs	r3, #1
  4040d2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4040d6:	3c01      	subs	r4, #1
  4040d8:	f855 3904 	ldr.w	r3, [r5], #-4
  4040dc:	4798      	blx	r3
  4040de:	2c00      	cmp	r4, #0
  4040e0:	d1f9      	bne.n	4040d6 <__libc_fini_array+0x16>
  4040e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4040e6:	f001 bd83 	b.w	405bf0 <_fini>
  4040ea:	bf00      	nop
  4040ec:	00405c00 	.word	0x00405c00
  4040f0:	00405bfc 	.word	0x00405bfc

004040f4 <__fputwc>:
  4040f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040f8:	b082      	sub	sp, #8
  4040fa:	4680      	mov	r8, r0
  4040fc:	4689      	mov	r9, r1
  4040fe:	4614      	mov	r4, r2
  404100:	f000 fb54 	bl	4047ac <__locale_mb_cur_max>
  404104:	2801      	cmp	r0, #1
  404106:	d036      	beq.n	404176 <__fputwc+0x82>
  404108:	464a      	mov	r2, r9
  40410a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40410e:	a901      	add	r1, sp, #4
  404110:	4640      	mov	r0, r8
  404112:	f001 fadb 	bl	4056cc <_wcrtomb_r>
  404116:	1c42      	adds	r2, r0, #1
  404118:	4606      	mov	r6, r0
  40411a:	d025      	beq.n	404168 <__fputwc+0x74>
  40411c:	b3a8      	cbz	r0, 40418a <__fputwc+0x96>
  40411e:	f89d e004 	ldrb.w	lr, [sp, #4]
  404122:	2500      	movs	r5, #0
  404124:	f10d 0a04 	add.w	sl, sp, #4
  404128:	e009      	b.n	40413e <__fputwc+0x4a>
  40412a:	6823      	ldr	r3, [r4, #0]
  40412c:	1c5a      	adds	r2, r3, #1
  40412e:	6022      	str	r2, [r4, #0]
  404130:	f883 e000 	strb.w	lr, [r3]
  404134:	3501      	adds	r5, #1
  404136:	42b5      	cmp	r5, r6
  404138:	d227      	bcs.n	40418a <__fputwc+0x96>
  40413a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40413e:	68a3      	ldr	r3, [r4, #8]
  404140:	3b01      	subs	r3, #1
  404142:	2b00      	cmp	r3, #0
  404144:	60a3      	str	r3, [r4, #8]
  404146:	daf0      	bge.n	40412a <__fputwc+0x36>
  404148:	69a7      	ldr	r7, [r4, #24]
  40414a:	42bb      	cmp	r3, r7
  40414c:	4671      	mov	r1, lr
  40414e:	4622      	mov	r2, r4
  404150:	4640      	mov	r0, r8
  404152:	db02      	blt.n	40415a <__fputwc+0x66>
  404154:	f1be 0f0a 	cmp.w	lr, #10
  404158:	d1e7      	bne.n	40412a <__fputwc+0x36>
  40415a:	f001 fa5f 	bl	40561c <__swbuf_r>
  40415e:	1c43      	adds	r3, r0, #1
  404160:	d1e8      	bne.n	404134 <__fputwc+0x40>
  404162:	b002      	add	sp, #8
  404164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404168:	89a3      	ldrh	r3, [r4, #12]
  40416a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40416e:	81a3      	strh	r3, [r4, #12]
  404170:	b002      	add	sp, #8
  404172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404176:	f109 33ff 	add.w	r3, r9, #4294967295
  40417a:	2bfe      	cmp	r3, #254	; 0xfe
  40417c:	d8c4      	bhi.n	404108 <__fputwc+0x14>
  40417e:	fa5f fe89 	uxtb.w	lr, r9
  404182:	4606      	mov	r6, r0
  404184:	f88d e004 	strb.w	lr, [sp, #4]
  404188:	e7cb      	b.n	404122 <__fputwc+0x2e>
  40418a:	4648      	mov	r0, r9
  40418c:	b002      	add	sp, #8
  40418e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404192:	bf00      	nop

00404194 <_fputwc_r>:
  404194:	b530      	push	{r4, r5, lr}
  404196:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404198:	f013 0f01 	tst.w	r3, #1
  40419c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4041a0:	4614      	mov	r4, r2
  4041a2:	b083      	sub	sp, #12
  4041a4:	4605      	mov	r5, r0
  4041a6:	b29a      	uxth	r2, r3
  4041a8:	d101      	bne.n	4041ae <_fputwc_r+0x1a>
  4041aa:	0590      	lsls	r0, r2, #22
  4041ac:	d51c      	bpl.n	4041e8 <_fputwc_r+0x54>
  4041ae:	0490      	lsls	r0, r2, #18
  4041b0:	d406      	bmi.n	4041c0 <_fputwc_r+0x2c>
  4041b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4041b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4041b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4041bc:	81a3      	strh	r3, [r4, #12]
  4041be:	6662      	str	r2, [r4, #100]	; 0x64
  4041c0:	4628      	mov	r0, r5
  4041c2:	4622      	mov	r2, r4
  4041c4:	f7ff ff96 	bl	4040f4 <__fputwc>
  4041c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4041ca:	07da      	lsls	r2, r3, #31
  4041cc:	4605      	mov	r5, r0
  4041ce:	d402      	bmi.n	4041d6 <_fputwc_r+0x42>
  4041d0:	89a3      	ldrh	r3, [r4, #12]
  4041d2:	059b      	lsls	r3, r3, #22
  4041d4:	d502      	bpl.n	4041dc <_fputwc_r+0x48>
  4041d6:	4628      	mov	r0, r5
  4041d8:	b003      	add	sp, #12
  4041da:	bd30      	pop	{r4, r5, pc}
  4041dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041de:	f000 faf9 	bl	4047d4 <__retarget_lock_release_recursive>
  4041e2:	4628      	mov	r0, r5
  4041e4:	b003      	add	sp, #12
  4041e6:	bd30      	pop	{r4, r5, pc}
  4041e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041ea:	9101      	str	r1, [sp, #4]
  4041ec:	f000 faf0 	bl	4047d0 <__retarget_lock_acquire_recursive>
  4041f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041f4:	9901      	ldr	r1, [sp, #4]
  4041f6:	b29a      	uxth	r2, r3
  4041f8:	e7d9      	b.n	4041ae <_fputwc_r+0x1a>
  4041fa:	bf00      	nop

004041fc <_malloc_trim_r>:
  4041fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4041fe:	4f24      	ldr	r7, [pc, #144]	; (404290 <_malloc_trim_r+0x94>)
  404200:	460c      	mov	r4, r1
  404202:	4606      	mov	r6, r0
  404204:	f000 ff82 	bl	40510c <__malloc_lock>
  404208:	68bb      	ldr	r3, [r7, #8]
  40420a:	685d      	ldr	r5, [r3, #4]
  40420c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404210:	310f      	adds	r1, #15
  404212:	f025 0503 	bic.w	r5, r5, #3
  404216:	4429      	add	r1, r5
  404218:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40421c:	f021 010f 	bic.w	r1, r1, #15
  404220:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404224:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404228:	db07      	blt.n	40423a <_malloc_trim_r+0x3e>
  40422a:	2100      	movs	r1, #0
  40422c:	4630      	mov	r0, r6
  40422e:	f001 f91f 	bl	405470 <_sbrk_r>
  404232:	68bb      	ldr	r3, [r7, #8]
  404234:	442b      	add	r3, r5
  404236:	4298      	cmp	r0, r3
  404238:	d004      	beq.n	404244 <_malloc_trim_r+0x48>
  40423a:	4630      	mov	r0, r6
  40423c:	f000 ff6c 	bl	405118 <__malloc_unlock>
  404240:	2000      	movs	r0, #0
  404242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404244:	4261      	negs	r1, r4
  404246:	4630      	mov	r0, r6
  404248:	f001 f912 	bl	405470 <_sbrk_r>
  40424c:	3001      	adds	r0, #1
  40424e:	d00d      	beq.n	40426c <_malloc_trim_r+0x70>
  404250:	4b10      	ldr	r3, [pc, #64]	; (404294 <_malloc_trim_r+0x98>)
  404252:	68ba      	ldr	r2, [r7, #8]
  404254:	6819      	ldr	r1, [r3, #0]
  404256:	1b2d      	subs	r5, r5, r4
  404258:	f045 0501 	orr.w	r5, r5, #1
  40425c:	4630      	mov	r0, r6
  40425e:	1b09      	subs	r1, r1, r4
  404260:	6055      	str	r5, [r2, #4]
  404262:	6019      	str	r1, [r3, #0]
  404264:	f000 ff58 	bl	405118 <__malloc_unlock>
  404268:	2001      	movs	r0, #1
  40426a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40426c:	2100      	movs	r1, #0
  40426e:	4630      	mov	r0, r6
  404270:	f001 f8fe 	bl	405470 <_sbrk_r>
  404274:	68ba      	ldr	r2, [r7, #8]
  404276:	1a83      	subs	r3, r0, r2
  404278:	2b0f      	cmp	r3, #15
  40427a:	ddde      	ble.n	40423a <_malloc_trim_r+0x3e>
  40427c:	4c06      	ldr	r4, [pc, #24]	; (404298 <_malloc_trim_r+0x9c>)
  40427e:	4905      	ldr	r1, [pc, #20]	; (404294 <_malloc_trim_r+0x98>)
  404280:	6824      	ldr	r4, [r4, #0]
  404282:	f043 0301 	orr.w	r3, r3, #1
  404286:	1b00      	subs	r0, r0, r4
  404288:	6053      	str	r3, [r2, #4]
  40428a:	6008      	str	r0, [r1, #0]
  40428c:	e7d5      	b.n	40423a <_malloc_trim_r+0x3e>
  40428e:	bf00      	nop
  404290:	204005b0 	.word	0x204005b0
  404294:	20400a58 	.word	0x20400a58
  404298:	204009b8 	.word	0x204009b8

0040429c <_free_r>:
  40429c:	2900      	cmp	r1, #0
  40429e:	d044      	beq.n	40432a <_free_r+0x8e>
  4042a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4042a4:	460d      	mov	r5, r1
  4042a6:	4680      	mov	r8, r0
  4042a8:	f000 ff30 	bl	40510c <__malloc_lock>
  4042ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4042b0:	4969      	ldr	r1, [pc, #420]	; (404458 <_free_r+0x1bc>)
  4042b2:	f027 0301 	bic.w	r3, r7, #1
  4042b6:	f1a5 0408 	sub.w	r4, r5, #8
  4042ba:	18e2      	adds	r2, r4, r3
  4042bc:	688e      	ldr	r6, [r1, #8]
  4042be:	6850      	ldr	r0, [r2, #4]
  4042c0:	42b2      	cmp	r2, r6
  4042c2:	f020 0003 	bic.w	r0, r0, #3
  4042c6:	d05e      	beq.n	404386 <_free_r+0xea>
  4042c8:	07fe      	lsls	r6, r7, #31
  4042ca:	6050      	str	r0, [r2, #4]
  4042cc:	d40b      	bmi.n	4042e6 <_free_r+0x4a>
  4042ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4042d2:	1be4      	subs	r4, r4, r7
  4042d4:	f101 0e08 	add.w	lr, r1, #8
  4042d8:	68a5      	ldr	r5, [r4, #8]
  4042da:	4575      	cmp	r5, lr
  4042dc:	443b      	add	r3, r7
  4042de:	d06d      	beq.n	4043bc <_free_r+0x120>
  4042e0:	68e7      	ldr	r7, [r4, #12]
  4042e2:	60ef      	str	r7, [r5, #12]
  4042e4:	60bd      	str	r5, [r7, #8]
  4042e6:	1815      	adds	r5, r2, r0
  4042e8:	686d      	ldr	r5, [r5, #4]
  4042ea:	07ed      	lsls	r5, r5, #31
  4042ec:	d53e      	bpl.n	40436c <_free_r+0xd0>
  4042ee:	f043 0201 	orr.w	r2, r3, #1
  4042f2:	6062      	str	r2, [r4, #4]
  4042f4:	50e3      	str	r3, [r4, r3]
  4042f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042fa:	d217      	bcs.n	40432c <_free_r+0x90>
  4042fc:	08db      	lsrs	r3, r3, #3
  4042fe:	1c58      	adds	r0, r3, #1
  404300:	109a      	asrs	r2, r3, #2
  404302:	684d      	ldr	r5, [r1, #4]
  404304:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404308:	60a7      	str	r7, [r4, #8]
  40430a:	2301      	movs	r3, #1
  40430c:	4093      	lsls	r3, r2
  40430e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404312:	432b      	orrs	r3, r5
  404314:	3a08      	subs	r2, #8
  404316:	60e2      	str	r2, [r4, #12]
  404318:	604b      	str	r3, [r1, #4]
  40431a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40431e:	60fc      	str	r4, [r7, #12]
  404320:	4640      	mov	r0, r8
  404322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404326:	f000 bef7 	b.w	405118 <__malloc_unlock>
  40432a:	4770      	bx	lr
  40432c:	0a5a      	lsrs	r2, r3, #9
  40432e:	2a04      	cmp	r2, #4
  404330:	d852      	bhi.n	4043d8 <_free_r+0x13c>
  404332:	099a      	lsrs	r2, r3, #6
  404334:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404338:	00ff      	lsls	r7, r7, #3
  40433a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40433e:	19c8      	adds	r0, r1, r7
  404340:	59ca      	ldr	r2, [r1, r7]
  404342:	3808      	subs	r0, #8
  404344:	4290      	cmp	r0, r2
  404346:	d04f      	beq.n	4043e8 <_free_r+0x14c>
  404348:	6851      	ldr	r1, [r2, #4]
  40434a:	f021 0103 	bic.w	r1, r1, #3
  40434e:	428b      	cmp	r3, r1
  404350:	d232      	bcs.n	4043b8 <_free_r+0x11c>
  404352:	6892      	ldr	r2, [r2, #8]
  404354:	4290      	cmp	r0, r2
  404356:	d1f7      	bne.n	404348 <_free_r+0xac>
  404358:	68c3      	ldr	r3, [r0, #12]
  40435a:	60a0      	str	r0, [r4, #8]
  40435c:	60e3      	str	r3, [r4, #12]
  40435e:	609c      	str	r4, [r3, #8]
  404360:	60c4      	str	r4, [r0, #12]
  404362:	4640      	mov	r0, r8
  404364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404368:	f000 bed6 	b.w	405118 <__malloc_unlock>
  40436c:	6895      	ldr	r5, [r2, #8]
  40436e:	4f3b      	ldr	r7, [pc, #236]	; (40445c <_free_r+0x1c0>)
  404370:	42bd      	cmp	r5, r7
  404372:	4403      	add	r3, r0
  404374:	d040      	beq.n	4043f8 <_free_r+0x15c>
  404376:	68d0      	ldr	r0, [r2, #12]
  404378:	60e8      	str	r0, [r5, #12]
  40437a:	f043 0201 	orr.w	r2, r3, #1
  40437e:	6085      	str	r5, [r0, #8]
  404380:	6062      	str	r2, [r4, #4]
  404382:	50e3      	str	r3, [r4, r3]
  404384:	e7b7      	b.n	4042f6 <_free_r+0x5a>
  404386:	07ff      	lsls	r7, r7, #31
  404388:	4403      	add	r3, r0
  40438a:	d407      	bmi.n	40439c <_free_r+0x100>
  40438c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404390:	1aa4      	subs	r4, r4, r2
  404392:	4413      	add	r3, r2
  404394:	68a0      	ldr	r0, [r4, #8]
  404396:	68e2      	ldr	r2, [r4, #12]
  404398:	60c2      	str	r2, [r0, #12]
  40439a:	6090      	str	r0, [r2, #8]
  40439c:	4a30      	ldr	r2, [pc, #192]	; (404460 <_free_r+0x1c4>)
  40439e:	6812      	ldr	r2, [r2, #0]
  4043a0:	f043 0001 	orr.w	r0, r3, #1
  4043a4:	4293      	cmp	r3, r2
  4043a6:	6060      	str	r0, [r4, #4]
  4043a8:	608c      	str	r4, [r1, #8]
  4043aa:	d3b9      	bcc.n	404320 <_free_r+0x84>
  4043ac:	4b2d      	ldr	r3, [pc, #180]	; (404464 <_free_r+0x1c8>)
  4043ae:	4640      	mov	r0, r8
  4043b0:	6819      	ldr	r1, [r3, #0]
  4043b2:	f7ff ff23 	bl	4041fc <_malloc_trim_r>
  4043b6:	e7b3      	b.n	404320 <_free_r+0x84>
  4043b8:	4610      	mov	r0, r2
  4043ba:	e7cd      	b.n	404358 <_free_r+0xbc>
  4043bc:	1811      	adds	r1, r2, r0
  4043be:	6849      	ldr	r1, [r1, #4]
  4043c0:	07c9      	lsls	r1, r1, #31
  4043c2:	d444      	bmi.n	40444e <_free_r+0x1b2>
  4043c4:	6891      	ldr	r1, [r2, #8]
  4043c6:	68d2      	ldr	r2, [r2, #12]
  4043c8:	60ca      	str	r2, [r1, #12]
  4043ca:	4403      	add	r3, r0
  4043cc:	f043 0001 	orr.w	r0, r3, #1
  4043d0:	6091      	str	r1, [r2, #8]
  4043d2:	6060      	str	r0, [r4, #4]
  4043d4:	50e3      	str	r3, [r4, r3]
  4043d6:	e7a3      	b.n	404320 <_free_r+0x84>
  4043d8:	2a14      	cmp	r2, #20
  4043da:	d816      	bhi.n	40440a <_free_r+0x16e>
  4043dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4043e0:	00ff      	lsls	r7, r7, #3
  4043e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4043e6:	e7aa      	b.n	40433e <_free_r+0xa2>
  4043e8:	10aa      	asrs	r2, r5, #2
  4043ea:	2301      	movs	r3, #1
  4043ec:	684d      	ldr	r5, [r1, #4]
  4043ee:	4093      	lsls	r3, r2
  4043f0:	432b      	orrs	r3, r5
  4043f2:	604b      	str	r3, [r1, #4]
  4043f4:	4603      	mov	r3, r0
  4043f6:	e7b0      	b.n	40435a <_free_r+0xbe>
  4043f8:	f043 0201 	orr.w	r2, r3, #1
  4043fc:	614c      	str	r4, [r1, #20]
  4043fe:	610c      	str	r4, [r1, #16]
  404400:	60e5      	str	r5, [r4, #12]
  404402:	60a5      	str	r5, [r4, #8]
  404404:	6062      	str	r2, [r4, #4]
  404406:	50e3      	str	r3, [r4, r3]
  404408:	e78a      	b.n	404320 <_free_r+0x84>
  40440a:	2a54      	cmp	r2, #84	; 0x54
  40440c:	d806      	bhi.n	40441c <_free_r+0x180>
  40440e:	0b1a      	lsrs	r2, r3, #12
  404410:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404414:	00ff      	lsls	r7, r7, #3
  404416:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40441a:	e790      	b.n	40433e <_free_r+0xa2>
  40441c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404420:	d806      	bhi.n	404430 <_free_r+0x194>
  404422:	0bda      	lsrs	r2, r3, #15
  404424:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404428:	00ff      	lsls	r7, r7, #3
  40442a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40442e:	e786      	b.n	40433e <_free_r+0xa2>
  404430:	f240 5054 	movw	r0, #1364	; 0x554
  404434:	4282      	cmp	r2, r0
  404436:	d806      	bhi.n	404446 <_free_r+0x1aa>
  404438:	0c9a      	lsrs	r2, r3, #18
  40443a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40443e:	00ff      	lsls	r7, r7, #3
  404440:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404444:	e77b      	b.n	40433e <_free_r+0xa2>
  404446:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40444a:	257e      	movs	r5, #126	; 0x7e
  40444c:	e777      	b.n	40433e <_free_r+0xa2>
  40444e:	f043 0101 	orr.w	r1, r3, #1
  404452:	6061      	str	r1, [r4, #4]
  404454:	6013      	str	r3, [r2, #0]
  404456:	e763      	b.n	404320 <_free_r+0x84>
  404458:	204005b0 	.word	0x204005b0
  40445c:	204005b8 	.word	0x204005b8
  404460:	204009bc 	.word	0x204009bc
  404464:	20400a88 	.word	0x20400a88

00404468 <__sfvwrite_r>:
  404468:	6893      	ldr	r3, [r2, #8]
  40446a:	2b00      	cmp	r3, #0
  40446c:	d073      	beq.n	404556 <__sfvwrite_r+0xee>
  40446e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404472:	898b      	ldrh	r3, [r1, #12]
  404474:	b083      	sub	sp, #12
  404476:	460c      	mov	r4, r1
  404478:	0719      	lsls	r1, r3, #28
  40447a:	9000      	str	r0, [sp, #0]
  40447c:	4616      	mov	r6, r2
  40447e:	d526      	bpl.n	4044ce <__sfvwrite_r+0x66>
  404480:	6922      	ldr	r2, [r4, #16]
  404482:	b322      	cbz	r2, 4044ce <__sfvwrite_r+0x66>
  404484:	f013 0002 	ands.w	r0, r3, #2
  404488:	6835      	ldr	r5, [r6, #0]
  40448a:	d02c      	beq.n	4044e6 <__sfvwrite_r+0x7e>
  40448c:	f04f 0900 	mov.w	r9, #0
  404490:	4fb0      	ldr	r7, [pc, #704]	; (404754 <__sfvwrite_r+0x2ec>)
  404492:	46c8      	mov	r8, r9
  404494:	46b2      	mov	sl, r6
  404496:	45b8      	cmp	r8, r7
  404498:	4643      	mov	r3, r8
  40449a:	464a      	mov	r2, r9
  40449c:	bf28      	it	cs
  40449e:	463b      	movcs	r3, r7
  4044a0:	9800      	ldr	r0, [sp, #0]
  4044a2:	f1b8 0f00 	cmp.w	r8, #0
  4044a6:	d050      	beq.n	40454a <__sfvwrite_r+0xe2>
  4044a8:	69e1      	ldr	r1, [r4, #28]
  4044aa:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4044ac:	47b0      	blx	r6
  4044ae:	2800      	cmp	r0, #0
  4044b0:	dd58      	ble.n	404564 <__sfvwrite_r+0xfc>
  4044b2:	f8da 3008 	ldr.w	r3, [sl, #8]
  4044b6:	1a1b      	subs	r3, r3, r0
  4044b8:	4481      	add	r9, r0
  4044ba:	eba8 0800 	sub.w	r8, r8, r0
  4044be:	f8ca 3008 	str.w	r3, [sl, #8]
  4044c2:	2b00      	cmp	r3, #0
  4044c4:	d1e7      	bne.n	404496 <__sfvwrite_r+0x2e>
  4044c6:	2000      	movs	r0, #0
  4044c8:	b003      	add	sp, #12
  4044ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044ce:	4621      	mov	r1, r4
  4044d0:	9800      	ldr	r0, [sp, #0]
  4044d2:	f7ff fc51 	bl	403d78 <__swsetup_r>
  4044d6:	2800      	cmp	r0, #0
  4044d8:	f040 8133 	bne.w	404742 <__sfvwrite_r+0x2da>
  4044dc:	89a3      	ldrh	r3, [r4, #12]
  4044de:	6835      	ldr	r5, [r6, #0]
  4044e0:	f013 0002 	ands.w	r0, r3, #2
  4044e4:	d1d2      	bne.n	40448c <__sfvwrite_r+0x24>
  4044e6:	f013 0901 	ands.w	r9, r3, #1
  4044ea:	d145      	bne.n	404578 <__sfvwrite_r+0x110>
  4044ec:	464f      	mov	r7, r9
  4044ee:	9601      	str	r6, [sp, #4]
  4044f0:	b337      	cbz	r7, 404540 <__sfvwrite_r+0xd8>
  4044f2:	059a      	lsls	r2, r3, #22
  4044f4:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4044f8:	f140 8083 	bpl.w	404602 <__sfvwrite_r+0x19a>
  4044fc:	4547      	cmp	r7, r8
  4044fe:	46c3      	mov	fp, r8
  404500:	f0c0 80ab 	bcc.w	40465a <__sfvwrite_r+0x1f2>
  404504:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404508:	f040 80ac 	bne.w	404664 <__sfvwrite_r+0x1fc>
  40450c:	6820      	ldr	r0, [r4, #0]
  40450e:	46ba      	mov	sl, r7
  404510:	465a      	mov	r2, fp
  404512:	4649      	mov	r1, r9
  404514:	f000 fd96 	bl	405044 <memmove>
  404518:	68a2      	ldr	r2, [r4, #8]
  40451a:	6823      	ldr	r3, [r4, #0]
  40451c:	eba2 0208 	sub.w	r2, r2, r8
  404520:	445b      	add	r3, fp
  404522:	60a2      	str	r2, [r4, #8]
  404524:	6023      	str	r3, [r4, #0]
  404526:	9a01      	ldr	r2, [sp, #4]
  404528:	6893      	ldr	r3, [r2, #8]
  40452a:	eba3 030a 	sub.w	r3, r3, sl
  40452e:	44d1      	add	r9, sl
  404530:	eba7 070a 	sub.w	r7, r7, sl
  404534:	6093      	str	r3, [r2, #8]
  404536:	2b00      	cmp	r3, #0
  404538:	d0c5      	beq.n	4044c6 <__sfvwrite_r+0x5e>
  40453a:	89a3      	ldrh	r3, [r4, #12]
  40453c:	2f00      	cmp	r7, #0
  40453e:	d1d8      	bne.n	4044f2 <__sfvwrite_r+0x8a>
  404540:	f8d5 9000 	ldr.w	r9, [r5]
  404544:	686f      	ldr	r7, [r5, #4]
  404546:	3508      	adds	r5, #8
  404548:	e7d2      	b.n	4044f0 <__sfvwrite_r+0x88>
  40454a:	f8d5 9000 	ldr.w	r9, [r5]
  40454e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404552:	3508      	adds	r5, #8
  404554:	e79f      	b.n	404496 <__sfvwrite_r+0x2e>
  404556:	2000      	movs	r0, #0
  404558:	4770      	bx	lr
  40455a:	4621      	mov	r1, r4
  40455c:	9800      	ldr	r0, [sp, #0]
  40455e:	f7ff fd1f 	bl	403fa0 <_fflush_r>
  404562:	b370      	cbz	r0, 4045c2 <__sfvwrite_r+0x15a>
  404564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40456c:	f04f 30ff 	mov.w	r0, #4294967295
  404570:	81a3      	strh	r3, [r4, #12]
  404572:	b003      	add	sp, #12
  404574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404578:	4681      	mov	r9, r0
  40457a:	4633      	mov	r3, r6
  40457c:	464e      	mov	r6, r9
  40457e:	46a8      	mov	r8, r5
  404580:	469a      	mov	sl, r3
  404582:	464d      	mov	r5, r9
  404584:	b34e      	cbz	r6, 4045da <__sfvwrite_r+0x172>
  404586:	b380      	cbz	r0, 4045ea <__sfvwrite_r+0x182>
  404588:	6820      	ldr	r0, [r4, #0]
  40458a:	6923      	ldr	r3, [r4, #16]
  40458c:	6962      	ldr	r2, [r4, #20]
  40458e:	45b1      	cmp	r9, r6
  404590:	46cb      	mov	fp, r9
  404592:	bf28      	it	cs
  404594:	46b3      	movcs	fp, r6
  404596:	4298      	cmp	r0, r3
  404598:	465f      	mov	r7, fp
  40459a:	d904      	bls.n	4045a6 <__sfvwrite_r+0x13e>
  40459c:	68a3      	ldr	r3, [r4, #8]
  40459e:	4413      	add	r3, r2
  4045a0:	459b      	cmp	fp, r3
  4045a2:	f300 80a6 	bgt.w	4046f2 <__sfvwrite_r+0x28a>
  4045a6:	4593      	cmp	fp, r2
  4045a8:	db4b      	blt.n	404642 <__sfvwrite_r+0x1da>
  4045aa:	4613      	mov	r3, r2
  4045ac:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4045ae:	69e1      	ldr	r1, [r4, #28]
  4045b0:	9800      	ldr	r0, [sp, #0]
  4045b2:	462a      	mov	r2, r5
  4045b4:	47b8      	blx	r7
  4045b6:	1e07      	subs	r7, r0, #0
  4045b8:	ddd4      	ble.n	404564 <__sfvwrite_r+0xfc>
  4045ba:	ebb9 0907 	subs.w	r9, r9, r7
  4045be:	d0cc      	beq.n	40455a <__sfvwrite_r+0xf2>
  4045c0:	2001      	movs	r0, #1
  4045c2:	f8da 3008 	ldr.w	r3, [sl, #8]
  4045c6:	1bdb      	subs	r3, r3, r7
  4045c8:	443d      	add	r5, r7
  4045ca:	1bf6      	subs	r6, r6, r7
  4045cc:	f8ca 3008 	str.w	r3, [sl, #8]
  4045d0:	2b00      	cmp	r3, #0
  4045d2:	f43f af78 	beq.w	4044c6 <__sfvwrite_r+0x5e>
  4045d6:	2e00      	cmp	r6, #0
  4045d8:	d1d5      	bne.n	404586 <__sfvwrite_r+0x11e>
  4045da:	f108 0308 	add.w	r3, r8, #8
  4045de:	e913 0060 	ldmdb	r3, {r5, r6}
  4045e2:	4698      	mov	r8, r3
  4045e4:	3308      	adds	r3, #8
  4045e6:	2e00      	cmp	r6, #0
  4045e8:	d0f9      	beq.n	4045de <__sfvwrite_r+0x176>
  4045ea:	4632      	mov	r2, r6
  4045ec:	210a      	movs	r1, #10
  4045ee:	4628      	mov	r0, r5
  4045f0:	f000 fc3e 	bl	404e70 <memchr>
  4045f4:	2800      	cmp	r0, #0
  4045f6:	f000 80a1 	beq.w	40473c <__sfvwrite_r+0x2d4>
  4045fa:	3001      	adds	r0, #1
  4045fc:	eba0 0905 	sub.w	r9, r0, r5
  404600:	e7c2      	b.n	404588 <__sfvwrite_r+0x120>
  404602:	6820      	ldr	r0, [r4, #0]
  404604:	6923      	ldr	r3, [r4, #16]
  404606:	4298      	cmp	r0, r3
  404608:	d802      	bhi.n	404610 <__sfvwrite_r+0x1a8>
  40460a:	6963      	ldr	r3, [r4, #20]
  40460c:	429f      	cmp	r7, r3
  40460e:	d25d      	bcs.n	4046cc <__sfvwrite_r+0x264>
  404610:	45b8      	cmp	r8, r7
  404612:	bf28      	it	cs
  404614:	46b8      	movcs	r8, r7
  404616:	4642      	mov	r2, r8
  404618:	4649      	mov	r1, r9
  40461a:	f000 fd13 	bl	405044 <memmove>
  40461e:	68a3      	ldr	r3, [r4, #8]
  404620:	6822      	ldr	r2, [r4, #0]
  404622:	eba3 0308 	sub.w	r3, r3, r8
  404626:	4442      	add	r2, r8
  404628:	60a3      	str	r3, [r4, #8]
  40462a:	6022      	str	r2, [r4, #0]
  40462c:	b10b      	cbz	r3, 404632 <__sfvwrite_r+0x1ca>
  40462e:	46c2      	mov	sl, r8
  404630:	e779      	b.n	404526 <__sfvwrite_r+0xbe>
  404632:	4621      	mov	r1, r4
  404634:	9800      	ldr	r0, [sp, #0]
  404636:	f7ff fcb3 	bl	403fa0 <_fflush_r>
  40463a:	2800      	cmp	r0, #0
  40463c:	d192      	bne.n	404564 <__sfvwrite_r+0xfc>
  40463e:	46c2      	mov	sl, r8
  404640:	e771      	b.n	404526 <__sfvwrite_r+0xbe>
  404642:	465a      	mov	r2, fp
  404644:	4629      	mov	r1, r5
  404646:	f000 fcfd 	bl	405044 <memmove>
  40464a:	68a2      	ldr	r2, [r4, #8]
  40464c:	6823      	ldr	r3, [r4, #0]
  40464e:	eba2 020b 	sub.w	r2, r2, fp
  404652:	445b      	add	r3, fp
  404654:	60a2      	str	r2, [r4, #8]
  404656:	6023      	str	r3, [r4, #0]
  404658:	e7af      	b.n	4045ba <__sfvwrite_r+0x152>
  40465a:	6820      	ldr	r0, [r4, #0]
  40465c:	46b8      	mov	r8, r7
  40465e:	46ba      	mov	sl, r7
  404660:	46bb      	mov	fp, r7
  404662:	e755      	b.n	404510 <__sfvwrite_r+0xa8>
  404664:	6962      	ldr	r2, [r4, #20]
  404666:	6820      	ldr	r0, [r4, #0]
  404668:	6921      	ldr	r1, [r4, #16]
  40466a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40466e:	eba0 0a01 	sub.w	sl, r0, r1
  404672:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404676:	f10a 0001 	add.w	r0, sl, #1
  40467a:	ea4f 0868 	mov.w	r8, r8, asr #1
  40467e:	4438      	add	r0, r7
  404680:	4540      	cmp	r0, r8
  404682:	4642      	mov	r2, r8
  404684:	bf84      	itt	hi
  404686:	4680      	movhi	r8, r0
  404688:	4642      	movhi	r2, r8
  40468a:	055b      	lsls	r3, r3, #21
  40468c:	d544      	bpl.n	404718 <__sfvwrite_r+0x2b0>
  40468e:	4611      	mov	r1, r2
  404690:	9800      	ldr	r0, [sp, #0]
  404692:	f000 f921 	bl	4048d8 <_malloc_r>
  404696:	4683      	mov	fp, r0
  404698:	2800      	cmp	r0, #0
  40469a:	d055      	beq.n	404748 <__sfvwrite_r+0x2e0>
  40469c:	4652      	mov	r2, sl
  40469e:	6921      	ldr	r1, [r4, #16]
  4046a0:	f000 fc36 	bl	404f10 <memcpy>
  4046a4:	89a3      	ldrh	r3, [r4, #12]
  4046a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4046aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4046ae:	81a3      	strh	r3, [r4, #12]
  4046b0:	eb0b 000a 	add.w	r0, fp, sl
  4046b4:	eba8 030a 	sub.w	r3, r8, sl
  4046b8:	f8c4 b010 	str.w	fp, [r4, #16]
  4046bc:	f8c4 8014 	str.w	r8, [r4, #20]
  4046c0:	6020      	str	r0, [r4, #0]
  4046c2:	60a3      	str	r3, [r4, #8]
  4046c4:	46b8      	mov	r8, r7
  4046c6:	46ba      	mov	sl, r7
  4046c8:	46bb      	mov	fp, r7
  4046ca:	e721      	b.n	404510 <__sfvwrite_r+0xa8>
  4046cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4046d0:	42b9      	cmp	r1, r7
  4046d2:	bf28      	it	cs
  4046d4:	4639      	movcs	r1, r7
  4046d6:	464a      	mov	r2, r9
  4046d8:	fb91 f1f3 	sdiv	r1, r1, r3
  4046dc:	9800      	ldr	r0, [sp, #0]
  4046de:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4046e0:	fb03 f301 	mul.w	r3, r3, r1
  4046e4:	69e1      	ldr	r1, [r4, #28]
  4046e6:	47b0      	blx	r6
  4046e8:	f1b0 0a00 	subs.w	sl, r0, #0
  4046ec:	f73f af1b 	bgt.w	404526 <__sfvwrite_r+0xbe>
  4046f0:	e738      	b.n	404564 <__sfvwrite_r+0xfc>
  4046f2:	461a      	mov	r2, r3
  4046f4:	4629      	mov	r1, r5
  4046f6:	9301      	str	r3, [sp, #4]
  4046f8:	f000 fca4 	bl	405044 <memmove>
  4046fc:	6822      	ldr	r2, [r4, #0]
  4046fe:	9b01      	ldr	r3, [sp, #4]
  404700:	9800      	ldr	r0, [sp, #0]
  404702:	441a      	add	r2, r3
  404704:	6022      	str	r2, [r4, #0]
  404706:	4621      	mov	r1, r4
  404708:	f7ff fc4a 	bl	403fa0 <_fflush_r>
  40470c:	9b01      	ldr	r3, [sp, #4]
  40470e:	2800      	cmp	r0, #0
  404710:	f47f af28 	bne.w	404564 <__sfvwrite_r+0xfc>
  404714:	461f      	mov	r7, r3
  404716:	e750      	b.n	4045ba <__sfvwrite_r+0x152>
  404718:	9800      	ldr	r0, [sp, #0]
  40471a:	f000 fd03 	bl	405124 <_realloc_r>
  40471e:	4683      	mov	fp, r0
  404720:	2800      	cmp	r0, #0
  404722:	d1c5      	bne.n	4046b0 <__sfvwrite_r+0x248>
  404724:	9d00      	ldr	r5, [sp, #0]
  404726:	6921      	ldr	r1, [r4, #16]
  404728:	4628      	mov	r0, r5
  40472a:	f7ff fdb7 	bl	40429c <_free_r>
  40472e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404732:	220c      	movs	r2, #12
  404734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404738:	602a      	str	r2, [r5, #0]
  40473a:	e715      	b.n	404568 <__sfvwrite_r+0x100>
  40473c:	f106 0901 	add.w	r9, r6, #1
  404740:	e722      	b.n	404588 <__sfvwrite_r+0x120>
  404742:	f04f 30ff 	mov.w	r0, #4294967295
  404746:	e6bf      	b.n	4044c8 <__sfvwrite_r+0x60>
  404748:	9a00      	ldr	r2, [sp, #0]
  40474a:	230c      	movs	r3, #12
  40474c:	6013      	str	r3, [r2, #0]
  40474e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404752:	e709      	b.n	404568 <__sfvwrite_r+0x100>
  404754:	7ffffc00 	.word	0x7ffffc00

00404758 <_fwalk_reent>:
  404758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40475c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404760:	d01f      	beq.n	4047a2 <_fwalk_reent+0x4a>
  404762:	4688      	mov	r8, r1
  404764:	4606      	mov	r6, r0
  404766:	f04f 0900 	mov.w	r9, #0
  40476a:	687d      	ldr	r5, [r7, #4]
  40476c:	68bc      	ldr	r4, [r7, #8]
  40476e:	3d01      	subs	r5, #1
  404770:	d411      	bmi.n	404796 <_fwalk_reent+0x3e>
  404772:	89a3      	ldrh	r3, [r4, #12]
  404774:	2b01      	cmp	r3, #1
  404776:	f105 35ff 	add.w	r5, r5, #4294967295
  40477a:	d908      	bls.n	40478e <_fwalk_reent+0x36>
  40477c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404780:	3301      	adds	r3, #1
  404782:	4621      	mov	r1, r4
  404784:	4630      	mov	r0, r6
  404786:	d002      	beq.n	40478e <_fwalk_reent+0x36>
  404788:	47c0      	blx	r8
  40478a:	ea49 0900 	orr.w	r9, r9, r0
  40478e:	1c6b      	adds	r3, r5, #1
  404790:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404794:	d1ed      	bne.n	404772 <_fwalk_reent+0x1a>
  404796:	683f      	ldr	r7, [r7, #0]
  404798:	2f00      	cmp	r7, #0
  40479a:	d1e6      	bne.n	40476a <_fwalk_reent+0x12>
  40479c:	4648      	mov	r0, r9
  40479e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047a2:	46b9      	mov	r9, r7
  4047a4:	4648      	mov	r0, r9
  4047a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047aa:	bf00      	nop

004047ac <__locale_mb_cur_max>:
  4047ac:	4b04      	ldr	r3, [pc, #16]	; (4047c0 <__locale_mb_cur_max+0x14>)
  4047ae:	4a05      	ldr	r2, [pc, #20]	; (4047c4 <__locale_mb_cur_max+0x18>)
  4047b0:	681b      	ldr	r3, [r3, #0]
  4047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4047b4:	2b00      	cmp	r3, #0
  4047b6:	bf08      	it	eq
  4047b8:	4613      	moveq	r3, r2
  4047ba:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4047be:	4770      	bx	lr
  4047c0:	20400010 	.word	0x20400010
  4047c4:	20400444 	.word	0x20400444

004047c8 <__retarget_lock_init_recursive>:
  4047c8:	4770      	bx	lr
  4047ca:	bf00      	nop

004047cc <__retarget_lock_close_recursive>:
  4047cc:	4770      	bx	lr
  4047ce:	bf00      	nop

004047d0 <__retarget_lock_acquire_recursive>:
  4047d0:	4770      	bx	lr
  4047d2:	bf00      	nop

004047d4 <__retarget_lock_release_recursive>:
  4047d4:	4770      	bx	lr
  4047d6:	bf00      	nop

004047d8 <__swhatbuf_r>:
  4047d8:	b570      	push	{r4, r5, r6, lr}
  4047da:	460c      	mov	r4, r1
  4047dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4047e0:	2900      	cmp	r1, #0
  4047e2:	b090      	sub	sp, #64	; 0x40
  4047e4:	4615      	mov	r5, r2
  4047e6:	461e      	mov	r6, r3
  4047e8:	db14      	blt.n	404814 <__swhatbuf_r+0x3c>
  4047ea:	aa01      	add	r2, sp, #4
  4047ec:	f001 f892 	bl	405914 <_fstat_r>
  4047f0:	2800      	cmp	r0, #0
  4047f2:	db0f      	blt.n	404814 <__swhatbuf_r+0x3c>
  4047f4:	9a02      	ldr	r2, [sp, #8]
  4047f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4047fa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4047fe:	fab2 f282 	clz	r2, r2
  404802:	0952      	lsrs	r2, r2, #5
  404804:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404808:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40480c:	6032      	str	r2, [r6, #0]
  40480e:	602b      	str	r3, [r5, #0]
  404810:	b010      	add	sp, #64	; 0x40
  404812:	bd70      	pop	{r4, r5, r6, pc}
  404814:	89a2      	ldrh	r2, [r4, #12]
  404816:	2300      	movs	r3, #0
  404818:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40481c:	6033      	str	r3, [r6, #0]
  40481e:	d004      	beq.n	40482a <__swhatbuf_r+0x52>
  404820:	2240      	movs	r2, #64	; 0x40
  404822:	4618      	mov	r0, r3
  404824:	602a      	str	r2, [r5, #0]
  404826:	b010      	add	sp, #64	; 0x40
  404828:	bd70      	pop	{r4, r5, r6, pc}
  40482a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40482e:	602b      	str	r3, [r5, #0]
  404830:	b010      	add	sp, #64	; 0x40
  404832:	bd70      	pop	{r4, r5, r6, pc}

00404834 <__smakebuf_r>:
  404834:	898a      	ldrh	r2, [r1, #12]
  404836:	0792      	lsls	r2, r2, #30
  404838:	460b      	mov	r3, r1
  40483a:	d506      	bpl.n	40484a <__smakebuf_r+0x16>
  40483c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404840:	2101      	movs	r1, #1
  404842:	601a      	str	r2, [r3, #0]
  404844:	611a      	str	r2, [r3, #16]
  404846:	6159      	str	r1, [r3, #20]
  404848:	4770      	bx	lr
  40484a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40484c:	b083      	sub	sp, #12
  40484e:	ab01      	add	r3, sp, #4
  404850:	466a      	mov	r2, sp
  404852:	460c      	mov	r4, r1
  404854:	4606      	mov	r6, r0
  404856:	f7ff ffbf 	bl	4047d8 <__swhatbuf_r>
  40485a:	9900      	ldr	r1, [sp, #0]
  40485c:	4605      	mov	r5, r0
  40485e:	4630      	mov	r0, r6
  404860:	f000 f83a 	bl	4048d8 <_malloc_r>
  404864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404868:	b1d8      	cbz	r0, 4048a2 <__smakebuf_r+0x6e>
  40486a:	9a01      	ldr	r2, [sp, #4]
  40486c:	4f15      	ldr	r7, [pc, #84]	; (4048c4 <__smakebuf_r+0x90>)
  40486e:	9900      	ldr	r1, [sp, #0]
  404870:	63f7      	str	r7, [r6, #60]	; 0x3c
  404872:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404876:	81a3      	strh	r3, [r4, #12]
  404878:	6020      	str	r0, [r4, #0]
  40487a:	6120      	str	r0, [r4, #16]
  40487c:	6161      	str	r1, [r4, #20]
  40487e:	b91a      	cbnz	r2, 404888 <__smakebuf_r+0x54>
  404880:	432b      	orrs	r3, r5
  404882:	81a3      	strh	r3, [r4, #12]
  404884:	b003      	add	sp, #12
  404886:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404888:	4630      	mov	r0, r6
  40488a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40488e:	f001 f855 	bl	40593c <_isatty_r>
  404892:	b1a0      	cbz	r0, 4048be <__smakebuf_r+0x8a>
  404894:	89a3      	ldrh	r3, [r4, #12]
  404896:	f023 0303 	bic.w	r3, r3, #3
  40489a:	f043 0301 	orr.w	r3, r3, #1
  40489e:	b21b      	sxth	r3, r3
  4048a0:	e7ee      	b.n	404880 <__smakebuf_r+0x4c>
  4048a2:	059a      	lsls	r2, r3, #22
  4048a4:	d4ee      	bmi.n	404884 <__smakebuf_r+0x50>
  4048a6:	f023 0303 	bic.w	r3, r3, #3
  4048aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4048ae:	f043 0302 	orr.w	r3, r3, #2
  4048b2:	2101      	movs	r1, #1
  4048b4:	81a3      	strh	r3, [r4, #12]
  4048b6:	6022      	str	r2, [r4, #0]
  4048b8:	6122      	str	r2, [r4, #16]
  4048ba:	6161      	str	r1, [r4, #20]
  4048bc:	e7e2      	b.n	404884 <__smakebuf_r+0x50>
  4048be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048c2:	e7dd      	b.n	404880 <__smakebuf_r+0x4c>
  4048c4:	00403ff5 	.word	0x00403ff5

004048c8 <malloc>:
  4048c8:	4b02      	ldr	r3, [pc, #8]	; (4048d4 <malloc+0xc>)
  4048ca:	4601      	mov	r1, r0
  4048cc:	6818      	ldr	r0, [r3, #0]
  4048ce:	f000 b803 	b.w	4048d8 <_malloc_r>
  4048d2:	bf00      	nop
  4048d4:	20400010 	.word	0x20400010

004048d8 <_malloc_r>:
  4048d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048dc:	f101 060b 	add.w	r6, r1, #11
  4048e0:	2e16      	cmp	r6, #22
  4048e2:	b083      	sub	sp, #12
  4048e4:	4605      	mov	r5, r0
  4048e6:	f240 809e 	bls.w	404a26 <_malloc_r+0x14e>
  4048ea:	f036 0607 	bics.w	r6, r6, #7
  4048ee:	f100 80bd 	bmi.w	404a6c <_malloc_r+0x194>
  4048f2:	42b1      	cmp	r1, r6
  4048f4:	f200 80ba 	bhi.w	404a6c <_malloc_r+0x194>
  4048f8:	f000 fc08 	bl	40510c <__malloc_lock>
  4048fc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404900:	f0c0 8293 	bcc.w	404e2a <_malloc_r+0x552>
  404904:	0a73      	lsrs	r3, r6, #9
  404906:	f000 80b8 	beq.w	404a7a <_malloc_r+0x1a2>
  40490a:	2b04      	cmp	r3, #4
  40490c:	f200 8179 	bhi.w	404c02 <_malloc_r+0x32a>
  404910:	09b3      	lsrs	r3, r6, #6
  404912:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404916:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40491a:	00c3      	lsls	r3, r0, #3
  40491c:	4fbf      	ldr	r7, [pc, #764]	; (404c1c <_malloc_r+0x344>)
  40491e:	443b      	add	r3, r7
  404920:	f1a3 0108 	sub.w	r1, r3, #8
  404924:	685c      	ldr	r4, [r3, #4]
  404926:	42a1      	cmp	r1, r4
  404928:	d106      	bne.n	404938 <_malloc_r+0x60>
  40492a:	e00c      	b.n	404946 <_malloc_r+0x6e>
  40492c:	2a00      	cmp	r2, #0
  40492e:	f280 80aa 	bge.w	404a86 <_malloc_r+0x1ae>
  404932:	68e4      	ldr	r4, [r4, #12]
  404934:	42a1      	cmp	r1, r4
  404936:	d006      	beq.n	404946 <_malloc_r+0x6e>
  404938:	6863      	ldr	r3, [r4, #4]
  40493a:	f023 0303 	bic.w	r3, r3, #3
  40493e:	1b9a      	subs	r2, r3, r6
  404940:	2a0f      	cmp	r2, #15
  404942:	ddf3      	ble.n	40492c <_malloc_r+0x54>
  404944:	4670      	mov	r0, lr
  404946:	693c      	ldr	r4, [r7, #16]
  404948:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404c30 <_malloc_r+0x358>
  40494c:	4574      	cmp	r4, lr
  40494e:	f000 81ab 	beq.w	404ca8 <_malloc_r+0x3d0>
  404952:	6863      	ldr	r3, [r4, #4]
  404954:	f023 0303 	bic.w	r3, r3, #3
  404958:	1b9a      	subs	r2, r3, r6
  40495a:	2a0f      	cmp	r2, #15
  40495c:	f300 8190 	bgt.w	404c80 <_malloc_r+0x3a8>
  404960:	2a00      	cmp	r2, #0
  404962:	f8c7 e014 	str.w	lr, [r7, #20]
  404966:	f8c7 e010 	str.w	lr, [r7, #16]
  40496a:	f280 809d 	bge.w	404aa8 <_malloc_r+0x1d0>
  40496e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404972:	f080 8161 	bcs.w	404c38 <_malloc_r+0x360>
  404976:	08db      	lsrs	r3, r3, #3
  404978:	f103 0c01 	add.w	ip, r3, #1
  40497c:	1099      	asrs	r1, r3, #2
  40497e:	687a      	ldr	r2, [r7, #4]
  404980:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404984:	f8c4 8008 	str.w	r8, [r4, #8]
  404988:	2301      	movs	r3, #1
  40498a:	408b      	lsls	r3, r1
  40498c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404990:	4313      	orrs	r3, r2
  404992:	3908      	subs	r1, #8
  404994:	60e1      	str	r1, [r4, #12]
  404996:	607b      	str	r3, [r7, #4]
  404998:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40499c:	f8c8 400c 	str.w	r4, [r8, #12]
  4049a0:	1082      	asrs	r2, r0, #2
  4049a2:	2401      	movs	r4, #1
  4049a4:	4094      	lsls	r4, r2
  4049a6:	429c      	cmp	r4, r3
  4049a8:	f200 808b 	bhi.w	404ac2 <_malloc_r+0x1ea>
  4049ac:	421c      	tst	r4, r3
  4049ae:	d106      	bne.n	4049be <_malloc_r+0xe6>
  4049b0:	f020 0003 	bic.w	r0, r0, #3
  4049b4:	0064      	lsls	r4, r4, #1
  4049b6:	421c      	tst	r4, r3
  4049b8:	f100 0004 	add.w	r0, r0, #4
  4049bc:	d0fa      	beq.n	4049b4 <_malloc_r+0xdc>
  4049be:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4049c2:	46cc      	mov	ip, r9
  4049c4:	4680      	mov	r8, r0
  4049c6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4049ca:	459c      	cmp	ip, r3
  4049cc:	d107      	bne.n	4049de <_malloc_r+0x106>
  4049ce:	e16d      	b.n	404cac <_malloc_r+0x3d4>
  4049d0:	2a00      	cmp	r2, #0
  4049d2:	f280 817b 	bge.w	404ccc <_malloc_r+0x3f4>
  4049d6:	68db      	ldr	r3, [r3, #12]
  4049d8:	459c      	cmp	ip, r3
  4049da:	f000 8167 	beq.w	404cac <_malloc_r+0x3d4>
  4049de:	6859      	ldr	r1, [r3, #4]
  4049e0:	f021 0103 	bic.w	r1, r1, #3
  4049e4:	1b8a      	subs	r2, r1, r6
  4049e6:	2a0f      	cmp	r2, #15
  4049e8:	ddf2      	ble.n	4049d0 <_malloc_r+0xf8>
  4049ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4049ee:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4049f2:	9300      	str	r3, [sp, #0]
  4049f4:	199c      	adds	r4, r3, r6
  4049f6:	4628      	mov	r0, r5
  4049f8:	f046 0601 	orr.w	r6, r6, #1
  4049fc:	f042 0501 	orr.w	r5, r2, #1
  404a00:	605e      	str	r6, [r3, #4]
  404a02:	f8c8 c00c 	str.w	ip, [r8, #12]
  404a06:	f8cc 8008 	str.w	r8, [ip, #8]
  404a0a:	617c      	str	r4, [r7, #20]
  404a0c:	613c      	str	r4, [r7, #16]
  404a0e:	f8c4 e00c 	str.w	lr, [r4, #12]
  404a12:	f8c4 e008 	str.w	lr, [r4, #8]
  404a16:	6065      	str	r5, [r4, #4]
  404a18:	505a      	str	r2, [r3, r1]
  404a1a:	f000 fb7d 	bl	405118 <__malloc_unlock>
  404a1e:	9b00      	ldr	r3, [sp, #0]
  404a20:	f103 0408 	add.w	r4, r3, #8
  404a24:	e01e      	b.n	404a64 <_malloc_r+0x18c>
  404a26:	2910      	cmp	r1, #16
  404a28:	d820      	bhi.n	404a6c <_malloc_r+0x194>
  404a2a:	f000 fb6f 	bl	40510c <__malloc_lock>
  404a2e:	2610      	movs	r6, #16
  404a30:	2318      	movs	r3, #24
  404a32:	2002      	movs	r0, #2
  404a34:	4f79      	ldr	r7, [pc, #484]	; (404c1c <_malloc_r+0x344>)
  404a36:	443b      	add	r3, r7
  404a38:	f1a3 0208 	sub.w	r2, r3, #8
  404a3c:	685c      	ldr	r4, [r3, #4]
  404a3e:	4294      	cmp	r4, r2
  404a40:	f000 813d 	beq.w	404cbe <_malloc_r+0x3e6>
  404a44:	6863      	ldr	r3, [r4, #4]
  404a46:	68e1      	ldr	r1, [r4, #12]
  404a48:	68a6      	ldr	r6, [r4, #8]
  404a4a:	f023 0303 	bic.w	r3, r3, #3
  404a4e:	4423      	add	r3, r4
  404a50:	4628      	mov	r0, r5
  404a52:	685a      	ldr	r2, [r3, #4]
  404a54:	60f1      	str	r1, [r6, #12]
  404a56:	f042 0201 	orr.w	r2, r2, #1
  404a5a:	608e      	str	r6, [r1, #8]
  404a5c:	605a      	str	r2, [r3, #4]
  404a5e:	f000 fb5b 	bl	405118 <__malloc_unlock>
  404a62:	3408      	adds	r4, #8
  404a64:	4620      	mov	r0, r4
  404a66:	b003      	add	sp, #12
  404a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a6c:	2400      	movs	r4, #0
  404a6e:	230c      	movs	r3, #12
  404a70:	4620      	mov	r0, r4
  404a72:	602b      	str	r3, [r5, #0]
  404a74:	b003      	add	sp, #12
  404a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a7a:	2040      	movs	r0, #64	; 0x40
  404a7c:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a80:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a84:	e74a      	b.n	40491c <_malloc_r+0x44>
  404a86:	4423      	add	r3, r4
  404a88:	68e1      	ldr	r1, [r4, #12]
  404a8a:	685a      	ldr	r2, [r3, #4]
  404a8c:	68a6      	ldr	r6, [r4, #8]
  404a8e:	f042 0201 	orr.w	r2, r2, #1
  404a92:	60f1      	str	r1, [r6, #12]
  404a94:	4628      	mov	r0, r5
  404a96:	608e      	str	r6, [r1, #8]
  404a98:	605a      	str	r2, [r3, #4]
  404a9a:	f000 fb3d 	bl	405118 <__malloc_unlock>
  404a9e:	3408      	adds	r4, #8
  404aa0:	4620      	mov	r0, r4
  404aa2:	b003      	add	sp, #12
  404aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aa8:	4423      	add	r3, r4
  404aaa:	4628      	mov	r0, r5
  404aac:	685a      	ldr	r2, [r3, #4]
  404aae:	f042 0201 	orr.w	r2, r2, #1
  404ab2:	605a      	str	r2, [r3, #4]
  404ab4:	f000 fb30 	bl	405118 <__malloc_unlock>
  404ab8:	3408      	adds	r4, #8
  404aba:	4620      	mov	r0, r4
  404abc:	b003      	add	sp, #12
  404abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ac2:	68bc      	ldr	r4, [r7, #8]
  404ac4:	6863      	ldr	r3, [r4, #4]
  404ac6:	f023 0803 	bic.w	r8, r3, #3
  404aca:	45b0      	cmp	r8, r6
  404acc:	d304      	bcc.n	404ad8 <_malloc_r+0x200>
  404ace:	eba8 0306 	sub.w	r3, r8, r6
  404ad2:	2b0f      	cmp	r3, #15
  404ad4:	f300 8085 	bgt.w	404be2 <_malloc_r+0x30a>
  404ad8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404c34 <_malloc_r+0x35c>
  404adc:	4b50      	ldr	r3, [pc, #320]	; (404c20 <_malloc_r+0x348>)
  404ade:	f8d9 2000 	ldr.w	r2, [r9]
  404ae2:	681b      	ldr	r3, [r3, #0]
  404ae4:	3201      	adds	r2, #1
  404ae6:	4433      	add	r3, r6
  404ae8:	eb04 0a08 	add.w	sl, r4, r8
  404aec:	f000 8155 	beq.w	404d9a <_malloc_r+0x4c2>
  404af0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404af4:	330f      	adds	r3, #15
  404af6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404afa:	f02b 0b0f 	bic.w	fp, fp, #15
  404afe:	4659      	mov	r1, fp
  404b00:	4628      	mov	r0, r5
  404b02:	f000 fcb5 	bl	405470 <_sbrk_r>
  404b06:	1c41      	adds	r1, r0, #1
  404b08:	4602      	mov	r2, r0
  404b0a:	f000 80fc 	beq.w	404d06 <_malloc_r+0x42e>
  404b0e:	4582      	cmp	sl, r0
  404b10:	f200 80f7 	bhi.w	404d02 <_malloc_r+0x42a>
  404b14:	4b43      	ldr	r3, [pc, #268]	; (404c24 <_malloc_r+0x34c>)
  404b16:	6819      	ldr	r1, [r3, #0]
  404b18:	4459      	add	r1, fp
  404b1a:	6019      	str	r1, [r3, #0]
  404b1c:	f000 814d 	beq.w	404dba <_malloc_r+0x4e2>
  404b20:	f8d9 0000 	ldr.w	r0, [r9]
  404b24:	3001      	adds	r0, #1
  404b26:	bf1b      	ittet	ne
  404b28:	eba2 0a0a 	subne.w	sl, r2, sl
  404b2c:	4451      	addne	r1, sl
  404b2e:	f8c9 2000 	streq.w	r2, [r9]
  404b32:	6019      	strne	r1, [r3, #0]
  404b34:	f012 0107 	ands.w	r1, r2, #7
  404b38:	f000 8115 	beq.w	404d66 <_malloc_r+0x48e>
  404b3c:	f1c1 0008 	rsb	r0, r1, #8
  404b40:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404b44:	4402      	add	r2, r0
  404b46:	3108      	adds	r1, #8
  404b48:	eb02 090b 	add.w	r9, r2, fp
  404b4c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404b50:	eba1 0909 	sub.w	r9, r1, r9
  404b54:	4649      	mov	r1, r9
  404b56:	4628      	mov	r0, r5
  404b58:	9301      	str	r3, [sp, #4]
  404b5a:	9200      	str	r2, [sp, #0]
  404b5c:	f000 fc88 	bl	405470 <_sbrk_r>
  404b60:	1c43      	adds	r3, r0, #1
  404b62:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b66:	f000 8143 	beq.w	404df0 <_malloc_r+0x518>
  404b6a:	1a80      	subs	r0, r0, r2
  404b6c:	4448      	add	r0, r9
  404b6e:	f040 0001 	orr.w	r0, r0, #1
  404b72:	6819      	ldr	r1, [r3, #0]
  404b74:	60ba      	str	r2, [r7, #8]
  404b76:	4449      	add	r1, r9
  404b78:	42bc      	cmp	r4, r7
  404b7a:	6050      	str	r0, [r2, #4]
  404b7c:	6019      	str	r1, [r3, #0]
  404b7e:	d017      	beq.n	404bb0 <_malloc_r+0x2d8>
  404b80:	f1b8 0f0f 	cmp.w	r8, #15
  404b84:	f240 80fb 	bls.w	404d7e <_malloc_r+0x4a6>
  404b88:	6860      	ldr	r0, [r4, #4]
  404b8a:	f1a8 020c 	sub.w	r2, r8, #12
  404b8e:	f022 0207 	bic.w	r2, r2, #7
  404b92:	eb04 0e02 	add.w	lr, r4, r2
  404b96:	f000 0001 	and.w	r0, r0, #1
  404b9a:	f04f 0c05 	mov.w	ip, #5
  404b9e:	4310      	orrs	r0, r2
  404ba0:	2a0f      	cmp	r2, #15
  404ba2:	6060      	str	r0, [r4, #4]
  404ba4:	f8ce c004 	str.w	ip, [lr, #4]
  404ba8:	f8ce c008 	str.w	ip, [lr, #8]
  404bac:	f200 8117 	bhi.w	404dde <_malloc_r+0x506>
  404bb0:	4b1d      	ldr	r3, [pc, #116]	; (404c28 <_malloc_r+0x350>)
  404bb2:	68bc      	ldr	r4, [r7, #8]
  404bb4:	681a      	ldr	r2, [r3, #0]
  404bb6:	4291      	cmp	r1, r2
  404bb8:	bf88      	it	hi
  404bba:	6019      	strhi	r1, [r3, #0]
  404bbc:	4b1b      	ldr	r3, [pc, #108]	; (404c2c <_malloc_r+0x354>)
  404bbe:	681a      	ldr	r2, [r3, #0]
  404bc0:	4291      	cmp	r1, r2
  404bc2:	6862      	ldr	r2, [r4, #4]
  404bc4:	bf88      	it	hi
  404bc6:	6019      	strhi	r1, [r3, #0]
  404bc8:	f022 0203 	bic.w	r2, r2, #3
  404bcc:	4296      	cmp	r6, r2
  404bce:	eba2 0306 	sub.w	r3, r2, r6
  404bd2:	d801      	bhi.n	404bd8 <_malloc_r+0x300>
  404bd4:	2b0f      	cmp	r3, #15
  404bd6:	dc04      	bgt.n	404be2 <_malloc_r+0x30a>
  404bd8:	4628      	mov	r0, r5
  404bda:	f000 fa9d 	bl	405118 <__malloc_unlock>
  404bde:	2400      	movs	r4, #0
  404be0:	e740      	b.n	404a64 <_malloc_r+0x18c>
  404be2:	19a2      	adds	r2, r4, r6
  404be4:	f043 0301 	orr.w	r3, r3, #1
  404be8:	f046 0601 	orr.w	r6, r6, #1
  404bec:	6066      	str	r6, [r4, #4]
  404bee:	4628      	mov	r0, r5
  404bf0:	60ba      	str	r2, [r7, #8]
  404bf2:	6053      	str	r3, [r2, #4]
  404bf4:	f000 fa90 	bl	405118 <__malloc_unlock>
  404bf8:	3408      	adds	r4, #8
  404bfa:	4620      	mov	r0, r4
  404bfc:	b003      	add	sp, #12
  404bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c02:	2b14      	cmp	r3, #20
  404c04:	d971      	bls.n	404cea <_malloc_r+0x412>
  404c06:	2b54      	cmp	r3, #84	; 0x54
  404c08:	f200 80a3 	bhi.w	404d52 <_malloc_r+0x47a>
  404c0c:	0b33      	lsrs	r3, r6, #12
  404c0e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404c12:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404c16:	00c3      	lsls	r3, r0, #3
  404c18:	e680      	b.n	40491c <_malloc_r+0x44>
  404c1a:	bf00      	nop
  404c1c:	204005b0 	.word	0x204005b0
  404c20:	20400a88 	.word	0x20400a88
  404c24:	20400a58 	.word	0x20400a58
  404c28:	20400a80 	.word	0x20400a80
  404c2c:	20400a84 	.word	0x20400a84
  404c30:	204005b8 	.word	0x204005b8
  404c34:	204009b8 	.word	0x204009b8
  404c38:	0a5a      	lsrs	r2, r3, #9
  404c3a:	2a04      	cmp	r2, #4
  404c3c:	d95b      	bls.n	404cf6 <_malloc_r+0x41e>
  404c3e:	2a14      	cmp	r2, #20
  404c40:	f200 80ae 	bhi.w	404da0 <_malloc_r+0x4c8>
  404c44:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404c48:	00c9      	lsls	r1, r1, #3
  404c4a:	325b      	adds	r2, #91	; 0x5b
  404c4c:	eb07 0c01 	add.w	ip, r7, r1
  404c50:	5879      	ldr	r1, [r7, r1]
  404c52:	f1ac 0c08 	sub.w	ip, ip, #8
  404c56:	458c      	cmp	ip, r1
  404c58:	f000 8088 	beq.w	404d6c <_malloc_r+0x494>
  404c5c:	684a      	ldr	r2, [r1, #4]
  404c5e:	f022 0203 	bic.w	r2, r2, #3
  404c62:	4293      	cmp	r3, r2
  404c64:	d273      	bcs.n	404d4e <_malloc_r+0x476>
  404c66:	6889      	ldr	r1, [r1, #8]
  404c68:	458c      	cmp	ip, r1
  404c6a:	d1f7      	bne.n	404c5c <_malloc_r+0x384>
  404c6c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c70:	687b      	ldr	r3, [r7, #4]
  404c72:	60e2      	str	r2, [r4, #12]
  404c74:	f8c4 c008 	str.w	ip, [r4, #8]
  404c78:	6094      	str	r4, [r2, #8]
  404c7a:	f8cc 400c 	str.w	r4, [ip, #12]
  404c7e:	e68f      	b.n	4049a0 <_malloc_r+0xc8>
  404c80:	19a1      	adds	r1, r4, r6
  404c82:	f046 0c01 	orr.w	ip, r6, #1
  404c86:	f042 0601 	orr.w	r6, r2, #1
  404c8a:	f8c4 c004 	str.w	ip, [r4, #4]
  404c8e:	4628      	mov	r0, r5
  404c90:	6179      	str	r1, [r7, #20]
  404c92:	6139      	str	r1, [r7, #16]
  404c94:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c98:	f8c1 e008 	str.w	lr, [r1, #8]
  404c9c:	604e      	str	r6, [r1, #4]
  404c9e:	50e2      	str	r2, [r4, r3]
  404ca0:	f000 fa3a 	bl	405118 <__malloc_unlock>
  404ca4:	3408      	adds	r4, #8
  404ca6:	e6dd      	b.n	404a64 <_malloc_r+0x18c>
  404ca8:	687b      	ldr	r3, [r7, #4]
  404caa:	e679      	b.n	4049a0 <_malloc_r+0xc8>
  404cac:	f108 0801 	add.w	r8, r8, #1
  404cb0:	f018 0f03 	tst.w	r8, #3
  404cb4:	f10c 0c08 	add.w	ip, ip, #8
  404cb8:	f47f ae85 	bne.w	4049c6 <_malloc_r+0xee>
  404cbc:	e02d      	b.n	404d1a <_malloc_r+0x442>
  404cbe:	68dc      	ldr	r4, [r3, #12]
  404cc0:	42a3      	cmp	r3, r4
  404cc2:	bf08      	it	eq
  404cc4:	3002      	addeq	r0, #2
  404cc6:	f43f ae3e 	beq.w	404946 <_malloc_r+0x6e>
  404cca:	e6bb      	b.n	404a44 <_malloc_r+0x16c>
  404ccc:	4419      	add	r1, r3
  404cce:	461c      	mov	r4, r3
  404cd0:	684a      	ldr	r2, [r1, #4]
  404cd2:	68db      	ldr	r3, [r3, #12]
  404cd4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404cd8:	f042 0201 	orr.w	r2, r2, #1
  404cdc:	604a      	str	r2, [r1, #4]
  404cde:	4628      	mov	r0, r5
  404ce0:	60f3      	str	r3, [r6, #12]
  404ce2:	609e      	str	r6, [r3, #8]
  404ce4:	f000 fa18 	bl	405118 <__malloc_unlock>
  404ce8:	e6bc      	b.n	404a64 <_malloc_r+0x18c>
  404cea:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404cee:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404cf2:	00c3      	lsls	r3, r0, #3
  404cf4:	e612      	b.n	40491c <_malloc_r+0x44>
  404cf6:	099a      	lsrs	r2, r3, #6
  404cf8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404cfc:	00c9      	lsls	r1, r1, #3
  404cfe:	3238      	adds	r2, #56	; 0x38
  404d00:	e7a4      	b.n	404c4c <_malloc_r+0x374>
  404d02:	42bc      	cmp	r4, r7
  404d04:	d054      	beq.n	404db0 <_malloc_r+0x4d8>
  404d06:	68bc      	ldr	r4, [r7, #8]
  404d08:	6862      	ldr	r2, [r4, #4]
  404d0a:	f022 0203 	bic.w	r2, r2, #3
  404d0e:	e75d      	b.n	404bcc <_malloc_r+0x2f4>
  404d10:	f859 3908 	ldr.w	r3, [r9], #-8
  404d14:	4599      	cmp	r9, r3
  404d16:	f040 8086 	bne.w	404e26 <_malloc_r+0x54e>
  404d1a:	f010 0f03 	tst.w	r0, #3
  404d1e:	f100 30ff 	add.w	r0, r0, #4294967295
  404d22:	d1f5      	bne.n	404d10 <_malloc_r+0x438>
  404d24:	687b      	ldr	r3, [r7, #4]
  404d26:	ea23 0304 	bic.w	r3, r3, r4
  404d2a:	607b      	str	r3, [r7, #4]
  404d2c:	0064      	lsls	r4, r4, #1
  404d2e:	429c      	cmp	r4, r3
  404d30:	f63f aec7 	bhi.w	404ac2 <_malloc_r+0x1ea>
  404d34:	2c00      	cmp	r4, #0
  404d36:	f43f aec4 	beq.w	404ac2 <_malloc_r+0x1ea>
  404d3a:	421c      	tst	r4, r3
  404d3c:	4640      	mov	r0, r8
  404d3e:	f47f ae3e 	bne.w	4049be <_malloc_r+0xe6>
  404d42:	0064      	lsls	r4, r4, #1
  404d44:	421c      	tst	r4, r3
  404d46:	f100 0004 	add.w	r0, r0, #4
  404d4a:	d0fa      	beq.n	404d42 <_malloc_r+0x46a>
  404d4c:	e637      	b.n	4049be <_malloc_r+0xe6>
  404d4e:	468c      	mov	ip, r1
  404d50:	e78c      	b.n	404c6c <_malloc_r+0x394>
  404d52:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d56:	d815      	bhi.n	404d84 <_malloc_r+0x4ac>
  404d58:	0bf3      	lsrs	r3, r6, #15
  404d5a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d5e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d62:	00c3      	lsls	r3, r0, #3
  404d64:	e5da      	b.n	40491c <_malloc_r+0x44>
  404d66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d6a:	e6ed      	b.n	404b48 <_malloc_r+0x270>
  404d6c:	687b      	ldr	r3, [r7, #4]
  404d6e:	1092      	asrs	r2, r2, #2
  404d70:	2101      	movs	r1, #1
  404d72:	fa01 f202 	lsl.w	r2, r1, r2
  404d76:	4313      	orrs	r3, r2
  404d78:	607b      	str	r3, [r7, #4]
  404d7a:	4662      	mov	r2, ip
  404d7c:	e779      	b.n	404c72 <_malloc_r+0x39a>
  404d7e:	2301      	movs	r3, #1
  404d80:	6053      	str	r3, [r2, #4]
  404d82:	e729      	b.n	404bd8 <_malloc_r+0x300>
  404d84:	f240 5254 	movw	r2, #1364	; 0x554
  404d88:	4293      	cmp	r3, r2
  404d8a:	d822      	bhi.n	404dd2 <_malloc_r+0x4fa>
  404d8c:	0cb3      	lsrs	r3, r6, #18
  404d8e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d92:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d96:	00c3      	lsls	r3, r0, #3
  404d98:	e5c0      	b.n	40491c <_malloc_r+0x44>
  404d9a:	f103 0b10 	add.w	fp, r3, #16
  404d9e:	e6ae      	b.n	404afe <_malloc_r+0x226>
  404da0:	2a54      	cmp	r2, #84	; 0x54
  404da2:	d829      	bhi.n	404df8 <_malloc_r+0x520>
  404da4:	0b1a      	lsrs	r2, r3, #12
  404da6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404daa:	00c9      	lsls	r1, r1, #3
  404dac:	326e      	adds	r2, #110	; 0x6e
  404dae:	e74d      	b.n	404c4c <_malloc_r+0x374>
  404db0:	4b20      	ldr	r3, [pc, #128]	; (404e34 <_malloc_r+0x55c>)
  404db2:	6819      	ldr	r1, [r3, #0]
  404db4:	4459      	add	r1, fp
  404db6:	6019      	str	r1, [r3, #0]
  404db8:	e6b2      	b.n	404b20 <_malloc_r+0x248>
  404dba:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404dbe:	2800      	cmp	r0, #0
  404dc0:	f47f aeae 	bne.w	404b20 <_malloc_r+0x248>
  404dc4:	eb08 030b 	add.w	r3, r8, fp
  404dc8:	68ba      	ldr	r2, [r7, #8]
  404dca:	f043 0301 	orr.w	r3, r3, #1
  404dce:	6053      	str	r3, [r2, #4]
  404dd0:	e6ee      	b.n	404bb0 <_malloc_r+0x2d8>
  404dd2:	207f      	movs	r0, #127	; 0x7f
  404dd4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404dd8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404ddc:	e59e      	b.n	40491c <_malloc_r+0x44>
  404dde:	f104 0108 	add.w	r1, r4, #8
  404de2:	4628      	mov	r0, r5
  404de4:	9300      	str	r3, [sp, #0]
  404de6:	f7ff fa59 	bl	40429c <_free_r>
  404dea:	9b00      	ldr	r3, [sp, #0]
  404dec:	6819      	ldr	r1, [r3, #0]
  404dee:	e6df      	b.n	404bb0 <_malloc_r+0x2d8>
  404df0:	2001      	movs	r0, #1
  404df2:	f04f 0900 	mov.w	r9, #0
  404df6:	e6bc      	b.n	404b72 <_malloc_r+0x29a>
  404df8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404dfc:	d805      	bhi.n	404e0a <_malloc_r+0x532>
  404dfe:	0bda      	lsrs	r2, r3, #15
  404e00:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404e04:	00c9      	lsls	r1, r1, #3
  404e06:	3277      	adds	r2, #119	; 0x77
  404e08:	e720      	b.n	404c4c <_malloc_r+0x374>
  404e0a:	f240 5154 	movw	r1, #1364	; 0x554
  404e0e:	428a      	cmp	r2, r1
  404e10:	d805      	bhi.n	404e1e <_malloc_r+0x546>
  404e12:	0c9a      	lsrs	r2, r3, #18
  404e14:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404e18:	00c9      	lsls	r1, r1, #3
  404e1a:	327c      	adds	r2, #124	; 0x7c
  404e1c:	e716      	b.n	404c4c <_malloc_r+0x374>
  404e1e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404e22:	227e      	movs	r2, #126	; 0x7e
  404e24:	e712      	b.n	404c4c <_malloc_r+0x374>
  404e26:	687b      	ldr	r3, [r7, #4]
  404e28:	e780      	b.n	404d2c <_malloc_r+0x454>
  404e2a:	08f0      	lsrs	r0, r6, #3
  404e2c:	f106 0308 	add.w	r3, r6, #8
  404e30:	e600      	b.n	404a34 <_malloc_r+0x15c>
  404e32:	bf00      	nop
  404e34:	20400a58 	.word	0x20400a58

00404e38 <__ascii_mbtowc>:
  404e38:	b082      	sub	sp, #8
  404e3a:	b149      	cbz	r1, 404e50 <__ascii_mbtowc+0x18>
  404e3c:	b15a      	cbz	r2, 404e56 <__ascii_mbtowc+0x1e>
  404e3e:	b16b      	cbz	r3, 404e5c <__ascii_mbtowc+0x24>
  404e40:	7813      	ldrb	r3, [r2, #0]
  404e42:	600b      	str	r3, [r1, #0]
  404e44:	7812      	ldrb	r2, [r2, #0]
  404e46:	1c10      	adds	r0, r2, #0
  404e48:	bf18      	it	ne
  404e4a:	2001      	movne	r0, #1
  404e4c:	b002      	add	sp, #8
  404e4e:	4770      	bx	lr
  404e50:	a901      	add	r1, sp, #4
  404e52:	2a00      	cmp	r2, #0
  404e54:	d1f3      	bne.n	404e3e <__ascii_mbtowc+0x6>
  404e56:	4610      	mov	r0, r2
  404e58:	b002      	add	sp, #8
  404e5a:	4770      	bx	lr
  404e5c:	f06f 0001 	mvn.w	r0, #1
  404e60:	e7f4      	b.n	404e4c <__ascii_mbtowc+0x14>
  404e62:	bf00      	nop
	...

00404e70 <memchr>:
  404e70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e74:	2a10      	cmp	r2, #16
  404e76:	db2b      	blt.n	404ed0 <memchr+0x60>
  404e78:	f010 0f07 	tst.w	r0, #7
  404e7c:	d008      	beq.n	404e90 <memchr+0x20>
  404e7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e82:	3a01      	subs	r2, #1
  404e84:	428b      	cmp	r3, r1
  404e86:	d02d      	beq.n	404ee4 <memchr+0x74>
  404e88:	f010 0f07 	tst.w	r0, #7
  404e8c:	b342      	cbz	r2, 404ee0 <memchr+0x70>
  404e8e:	d1f6      	bne.n	404e7e <memchr+0xe>
  404e90:	b4f0      	push	{r4, r5, r6, r7}
  404e92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404e96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404e9a:	f022 0407 	bic.w	r4, r2, #7
  404e9e:	f07f 0700 	mvns.w	r7, #0
  404ea2:	2300      	movs	r3, #0
  404ea4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404ea8:	3c08      	subs	r4, #8
  404eaa:	ea85 0501 	eor.w	r5, r5, r1
  404eae:	ea86 0601 	eor.w	r6, r6, r1
  404eb2:	fa85 f547 	uadd8	r5, r5, r7
  404eb6:	faa3 f587 	sel	r5, r3, r7
  404eba:	fa86 f647 	uadd8	r6, r6, r7
  404ebe:	faa5 f687 	sel	r6, r5, r7
  404ec2:	b98e      	cbnz	r6, 404ee8 <memchr+0x78>
  404ec4:	d1ee      	bne.n	404ea4 <memchr+0x34>
  404ec6:	bcf0      	pop	{r4, r5, r6, r7}
  404ec8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404ecc:	f002 0207 	and.w	r2, r2, #7
  404ed0:	b132      	cbz	r2, 404ee0 <memchr+0x70>
  404ed2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ed6:	3a01      	subs	r2, #1
  404ed8:	ea83 0301 	eor.w	r3, r3, r1
  404edc:	b113      	cbz	r3, 404ee4 <memchr+0x74>
  404ede:	d1f8      	bne.n	404ed2 <memchr+0x62>
  404ee0:	2000      	movs	r0, #0
  404ee2:	4770      	bx	lr
  404ee4:	3801      	subs	r0, #1
  404ee6:	4770      	bx	lr
  404ee8:	2d00      	cmp	r5, #0
  404eea:	bf06      	itte	eq
  404eec:	4635      	moveq	r5, r6
  404eee:	3803      	subeq	r0, #3
  404ef0:	3807      	subne	r0, #7
  404ef2:	f015 0f01 	tst.w	r5, #1
  404ef6:	d107      	bne.n	404f08 <memchr+0x98>
  404ef8:	3001      	adds	r0, #1
  404efa:	f415 7f80 	tst.w	r5, #256	; 0x100
  404efe:	bf02      	ittt	eq
  404f00:	3001      	addeq	r0, #1
  404f02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404f06:	3001      	addeq	r0, #1
  404f08:	bcf0      	pop	{r4, r5, r6, r7}
  404f0a:	3801      	subs	r0, #1
  404f0c:	4770      	bx	lr
  404f0e:	bf00      	nop

00404f10 <memcpy>:
  404f10:	4684      	mov	ip, r0
  404f12:	ea41 0300 	orr.w	r3, r1, r0
  404f16:	f013 0303 	ands.w	r3, r3, #3
  404f1a:	d16d      	bne.n	404ff8 <memcpy+0xe8>
  404f1c:	3a40      	subs	r2, #64	; 0x40
  404f1e:	d341      	bcc.n	404fa4 <memcpy+0x94>
  404f20:	f851 3b04 	ldr.w	r3, [r1], #4
  404f24:	f840 3b04 	str.w	r3, [r0], #4
  404f28:	f851 3b04 	ldr.w	r3, [r1], #4
  404f2c:	f840 3b04 	str.w	r3, [r0], #4
  404f30:	f851 3b04 	ldr.w	r3, [r1], #4
  404f34:	f840 3b04 	str.w	r3, [r0], #4
  404f38:	f851 3b04 	ldr.w	r3, [r1], #4
  404f3c:	f840 3b04 	str.w	r3, [r0], #4
  404f40:	f851 3b04 	ldr.w	r3, [r1], #4
  404f44:	f840 3b04 	str.w	r3, [r0], #4
  404f48:	f851 3b04 	ldr.w	r3, [r1], #4
  404f4c:	f840 3b04 	str.w	r3, [r0], #4
  404f50:	f851 3b04 	ldr.w	r3, [r1], #4
  404f54:	f840 3b04 	str.w	r3, [r0], #4
  404f58:	f851 3b04 	ldr.w	r3, [r1], #4
  404f5c:	f840 3b04 	str.w	r3, [r0], #4
  404f60:	f851 3b04 	ldr.w	r3, [r1], #4
  404f64:	f840 3b04 	str.w	r3, [r0], #4
  404f68:	f851 3b04 	ldr.w	r3, [r1], #4
  404f6c:	f840 3b04 	str.w	r3, [r0], #4
  404f70:	f851 3b04 	ldr.w	r3, [r1], #4
  404f74:	f840 3b04 	str.w	r3, [r0], #4
  404f78:	f851 3b04 	ldr.w	r3, [r1], #4
  404f7c:	f840 3b04 	str.w	r3, [r0], #4
  404f80:	f851 3b04 	ldr.w	r3, [r1], #4
  404f84:	f840 3b04 	str.w	r3, [r0], #4
  404f88:	f851 3b04 	ldr.w	r3, [r1], #4
  404f8c:	f840 3b04 	str.w	r3, [r0], #4
  404f90:	f851 3b04 	ldr.w	r3, [r1], #4
  404f94:	f840 3b04 	str.w	r3, [r0], #4
  404f98:	f851 3b04 	ldr.w	r3, [r1], #4
  404f9c:	f840 3b04 	str.w	r3, [r0], #4
  404fa0:	3a40      	subs	r2, #64	; 0x40
  404fa2:	d2bd      	bcs.n	404f20 <memcpy+0x10>
  404fa4:	3230      	adds	r2, #48	; 0x30
  404fa6:	d311      	bcc.n	404fcc <memcpy+0xbc>
  404fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fac:	f840 3b04 	str.w	r3, [r0], #4
  404fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fb4:	f840 3b04 	str.w	r3, [r0], #4
  404fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fbc:	f840 3b04 	str.w	r3, [r0], #4
  404fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fc4:	f840 3b04 	str.w	r3, [r0], #4
  404fc8:	3a10      	subs	r2, #16
  404fca:	d2ed      	bcs.n	404fa8 <memcpy+0x98>
  404fcc:	320c      	adds	r2, #12
  404fce:	d305      	bcc.n	404fdc <memcpy+0xcc>
  404fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fd4:	f840 3b04 	str.w	r3, [r0], #4
  404fd8:	3a04      	subs	r2, #4
  404fda:	d2f9      	bcs.n	404fd0 <memcpy+0xc0>
  404fdc:	3204      	adds	r2, #4
  404fde:	d008      	beq.n	404ff2 <memcpy+0xe2>
  404fe0:	07d2      	lsls	r2, r2, #31
  404fe2:	bf1c      	itt	ne
  404fe4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404fe8:	f800 3b01 	strbne.w	r3, [r0], #1
  404fec:	d301      	bcc.n	404ff2 <memcpy+0xe2>
  404fee:	880b      	ldrh	r3, [r1, #0]
  404ff0:	8003      	strh	r3, [r0, #0]
  404ff2:	4660      	mov	r0, ip
  404ff4:	4770      	bx	lr
  404ff6:	bf00      	nop
  404ff8:	2a08      	cmp	r2, #8
  404ffa:	d313      	bcc.n	405024 <memcpy+0x114>
  404ffc:	078b      	lsls	r3, r1, #30
  404ffe:	d08d      	beq.n	404f1c <memcpy+0xc>
  405000:	f010 0303 	ands.w	r3, r0, #3
  405004:	d08a      	beq.n	404f1c <memcpy+0xc>
  405006:	f1c3 0304 	rsb	r3, r3, #4
  40500a:	1ad2      	subs	r2, r2, r3
  40500c:	07db      	lsls	r3, r3, #31
  40500e:	bf1c      	itt	ne
  405010:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405014:	f800 3b01 	strbne.w	r3, [r0], #1
  405018:	d380      	bcc.n	404f1c <memcpy+0xc>
  40501a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40501e:	f820 3b02 	strh.w	r3, [r0], #2
  405022:	e77b      	b.n	404f1c <memcpy+0xc>
  405024:	3a04      	subs	r2, #4
  405026:	d3d9      	bcc.n	404fdc <memcpy+0xcc>
  405028:	3a01      	subs	r2, #1
  40502a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40502e:	f800 3b01 	strb.w	r3, [r0], #1
  405032:	d2f9      	bcs.n	405028 <memcpy+0x118>
  405034:	780b      	ldrb	r3, [r1, #0]
  405036:	7003      	strb	r3, [r0, #0]
  405038:	784b      	ldrb	r3, [r1, #1]
  40503a:	7043      	strb	r3, [r0, #1]
  40503c:	788b      	ldrb	r3, [r1, #2]
  40503e:	7083      	strb	r3, [r0, #2]
  405040:	4660      	mov	r0, ip
  405042:	4770      	bx	lr

00405044 <memmove>:
  405044:	4288      	cmp	r0, r1
  405046:	b5f0      	push	{r4, r5, r6, r7, lr}
  405048:	d90d      	bls.n	405066 <memmove+0x22>
  40504a:	188b      	adds	r3, r1, r2
  40504c:	4298      	cmp	r0, r3
  40504e:	d20a      	bcs.n	405066 <memmove+0x22>
  405050:	1884      	adds	r4, r0, r2
  405052:	2a00      	cmp	r2, #0
  405054:	d051      	beq.n	4050fa <memmove+0xb6>
  405056:	4622      	mov	r2, r4
  405058:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40505c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405060:	4299      	cmp	r1, r3
  405062:	d1f9      	bne.n	405058 <memmove+0x14>
  405064:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405066:	2a0f      	cmp	r2, #15
  405068:	d948      	bls.n	4050fc <memmove+0xb8>
  40506a:	ea41 0300 	orr.w	r3, r1, r0
  40506e:	079b      	lsls	r3, r3, #30
  405070:	d146      	bne.n	405100 <memmove+0xbc>
  405072:	f100 0410 	add.w	r4, r0, #16
  405076:	f101 0310 	add.w	r3, r1, #16
  40507a:	4615      	mov	r5, r2
  40507c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405080:	f844 6c10 	str.w	r6, [r4, #-16]
  405084:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405088:	f844 6c0c 	str.w	r6, [r4, #-12]
  40508c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405090:	f844 6c08 	str.w	r6, [r4, #-8]
  405094:	3d10      	subs	r5, #16
  405096:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40509a:	f844 6c04 	str.w	r6, [r4, #-4]
  40509e:	2d0f      	cmp	r5, #15
  4050a0:	f103 0310 	add.w	r3, r3, #16
  4050a4:	f104 0410 	add.w	r4, r4, #16
  4050a8:	d8e8      	bhi.n	40507c <memmove+0x38>
  4050aa:	f1a2 0310 	sub.w	r3, r2, #16
  4050ae:	f023 030f 	bic.w	r3, r3, #15
  4050b2:	f002 0e0f 	and.w	lr, r2, #15
  4050b6:	3310      	adds	r3, #16
  4050b8:	f1be 0f03 	cmp.w	lr, #3
  4050bc:	4419      	add	r1, r3
  4050be:	4403      	add	r3, r0
  4050c0:	d921      	bls.n	405106 <memmove+0xc2>
  4050c2:	1f1e      	subs	r6, r3, #4
  4050c4:	460d      	mov	r5, r1
  4050c6:	4674      	mov	r4, lr
  4050c8:	3c04      	subs	r4, #4
  4050ca:	f855 7b04 	ldr.w	r7, [r5], #4
  4050ce:	f846 7f04 	str.w	r7, [r6, #4]!
  4050d2:	2c03      	cmp	r4, #3
  4050d4:	d8f8      	bhi.n	4050c8 <memmove+0x84>
  4050d6:	f1ae 0404 	sub.w	r4, lr, #4
  4050da:	f024 0403 	bic.w	r4, r4, #3
  4050de:	3404      	adds	r4, #4
  4050e0:	4421      	add	r1, r4
  4050e2:	4423      	add	r3, r4
  4050e4:	f002 0203 	and.w	r2, r2, #3
  4050e8:	b162      	cbz	r2, 405104 <memmove+0xc0>
  4050ea:	3b01      	subs	r3, #1
  4050ec:	440a      	add	r2, r1
  4050ee:	f811 4b01 	ldrb.w	r4, [r1], #1
  4050f2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4050f6:	428a      	cmp	r2, r1
  4050f8:	d1f9      	bne.n	4050ee <memmove+0xaa>
  4050fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050fc:	4603      	mov	r3, r0
  4050fe:	e7f3      	b.n	4050e8 <memmove+0xa4>
  405100:	4603      	mov	r3, r0
  405102:	e7f2      	b.n	4050ea <memmove+0xa6>
  405104:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405106:	4672      	mov	r2, lr
  405108:	e7ee      	b.n	4050e8 <memmove+0xa4>
  40510a:	bf00      	nop

0040510c <__malloc_lock>:
  40510c:	4801      	ldr	r0, [pc, #4]	; (405114 <__malloc_lock+0x8>)
  40510e:	f7ff bb5f 	b.w	4047d0 <__retarget_lock_acquire_recursive>
  405112:	bf00      	nop
  405114:	20400ac8 	.word	0x20400ac8

00405118 <__malloc_unlock>:
  405118:	4801      	ldr	r0, [pc, #4]	; (405120 <__malloc_unlock+0x8>)
  40511a:	f7ff bb5b 	b.w	4047d4 <__retarget_lock_release_recursive>
  40511e:	bf00      	nop
  405120:	20400ac8 	.word	0x20400ac8

00405124 <_realloc_r>:
  405124:	2900      	cmp	r1, #0
  405126:	f000 8095 	beq.w	405254 <_realloc_r+0x130>
  40512a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40512e:	460d      	mov	r5, r1
  405130:	4616      	mov	r6, r2
  405132:	b083      	sub	sp, #12
  405134:	4680      	mov	r8, r0
  405136:	f106 070b 	add.w	r7, r6, #11
  40513a:	f7ff ffe7 	bl	40510c <__malloc_lock>
  40513e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405142:	2f16      	cmp	r7, #22
  405144:	f02e 0403 	bic.w	r4, lr, #3
  405148:	f1a5 0908 	sub.w	r9, r5, #8
  40514c:	d83c      	bhi.n	4051c8 <_realloc_r+0xa4>
  40514e:	2210      	movs	r2, #16
  405150:	4617      	mov	r7, r2
  405152:	42be      	cmp	r6, r7
  405154:	d83d      	bhi.n	4051d2 <_realloc_r+0xae>
  405156:	4294      	cmp	r4, r2
  405158:	da43      	bge.n	4051e2 <_realloc_r+0xbe>
  40515a:	4bc4      	ldr	r3, [pc, #784]	; (40546c <_realloc_r+0x348>)
  40515c:	6899      	ldr	r1, [r3, #8]
  40515e:	eb09 0004 	add.w	r0, r9, r4
  405162:	4288      	cmp	r0, r1
  405164:	f000 80b4 	beq.w	4052d0 <_realloc_r+0x1ac>
  405168:	6843      	ldr	r3, [r0, #4]
  40516a:	f023 0101 	bic.w	r1, r3, #1
  40516e:	4401      	add	r1, r0
  405170:	6849      	ldr	r1, [r1, #4]
  405172:	07c9      	lsls	r1, r1, #31
  405174:	d54c      	bpl.n	405210 <_realloc_r+0xec>
  405176:	f01e 0f01 	tst.w	lr, #1
  40517a:	f000 809b 	beq.w	4052b4 <_realloc_r+0x190>
  40517e:	4631      	mov	r1, r6
  405180:	4640      	mov	r0, r8
  405182:	f7ff fba9 	bl	4048d8 <_malloc_r>
  405186:	4606      	mov	r6, r0
  405188:	2800      	cmp	r0, #0
  40518a:	d03a      	beq.n	405202 <_realloc_r+0xde>
  40518c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405190:	f023 0301 	bic.w	r3, r3, #1
  405194:	444b      	add	r3, r9
  405196:	f1a0 0208 	sub.w	r2, r0, #8
  40519a:	429a      	cmp	r2, r3
  40519c:	f000 8121 	beq.w	4053e2 <_realloc_r+0x2be>
  4051a0:	1f22      	subs	r2, r4, #4
  4051a2:	2a24      	cmp	r2, #36	; 0x24
  4051a4:	f200 8107 	bhi.w	4053b6 <_realloc_r+0x292>
  4051a8:	2a13      	cmp	r2, #19
  4051aa:	f200 80db 	bhi.w	405364 <_realloc_r+0x240>
  4051ae:	4603      	mov	r3, r0
  4051b0:	462a      	mov	r2, r5
  4051b2:	6811      	ldr	r1, [r2, #0]
  4051b4:	6019      	str	r1, [r3, #0]
  4051b6:	6851      	ldr	r1, [r2, #4]
  4051b8:	6059      	str	r1, [r3, #4]
  4051ba:	6892      	ldr	r2, [r2, #8]
  4051bc:	609a      	str	r2, [r3, #8]
  4051be:	4629      	mov	r1, r5
  4051c0:	4640      	mov	r0, r8
  4051c2:	f7ff f86b 	bl	40429c <_free_r>
  4051c6:	e01c      	b.n	405202 <_realloc_r+0xde>
  4051c8:	f027 0707 	bic.w	r7, r7, #7
  4051cc:	2f00      	cmp	r7, #0
  4051ce:	463a      	mov	r2, r7
  4051d0:	dabf      	bge.n	405152 <_realloc_r+0x2e>
  4051d2:	2600      	movs	r6, #0
  4051d4:	230c      	movs	r3, #12
  4051d6:	4630      	mov	r0, r6
  4051d8:	f8c8 3000 	str.w	r3, [r8]
  4051dc:	b003      	add	sp, #12
  4051de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051e2:	462e      	mov	r6, r5
  4051e4:	1be3      	subs	r3, r4, r7
  4051e6:	2b0f      	cmp	r3, #15
  4051e8:	d81e      	bhi.n	405228 <_realloc_r+0x104>
  4051ea:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4051ee:	f003 0301 	and.w	r3, r3, #1
  4051f2:	4323      	orrs	r3, r4
  4051f4:	444c      	add	r4, r9
  4051f6:	f8c9 3004 	str.w	r3, [r9, #4]
  4051fa:	6863      	ldr	r3, [r4, #4]
  4051fc:	f043 0301 	orr.w	r3, r3, #1
  405200:	6063      	str	r3, [r4, #4]
  405202:	4640      	mov	r0, r8
  405204:	f7ff ff88 	bl	405118 <__malloc_unlock>
  405208:	4630      	mov	r0, r6
  40520a:	b003      	add	sp, #12
  40520c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405210:	f023 0303 	bic.w	r3, r3, #3
  405214:	18e1      	adds	r1, r4, r3
  405216:	4291      	cmp	r1, r2
  405218:	db1f      	blt.n	40525a <_realloc_r+0x136>
  40521a:	68c3      	ldr	r3, [r0, #12]
  40521c:	6882      	ldr	r2, [r0, #8]
  40521e:	462e      	mov	r6, r5
  405220:	60d3      	str	r3, [r2, #12]
  405222:	460c      	mov	r4, r1
  405224:	609a      	str	r2, [r3, #8]
  405226:	e7dd      	b.n	4051e4 <_realloc_r+0xc0>
  405228:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40522c:	eb09 0107 	add.w	r1, r9, r7
  405230:	f002 0201 	and.w	r2, r2, #1
  405234:	444c      	add	r4, r9
  405236:	f043 0301 	orr.w	r3, r3, #1
  40523a:	4317      	orrs	r7, r2
  40523c:	f8c9 7004 	str.w	r7, [r9, #4]
  405240:	604b      	str	r3, [r1, #4]
  405242:	6863      	ldr	r3, [r4, #4]
  405244:	f043 0301 	orr.w	r3, r3, #1
  405248:	3108      	adds	r1, #8
  40524a:	6063      	str	r3, [r4, #4]
  40524c:	4640      	mov	r0, r8
  40524e:	f7ff f825 	bl	40429c <_free_r>
  405252:	e7d6      	b.n	405202 <_realloc_r+0xde>
  405254:	4611      	mov	r1, r2
  405256:	f7ff bb3f 	b.w	4048d8 <_malloc_r>
  40525a:	f01e 0f01 	tst.w	lr, #1
  40525e:	d18e      	bne.n	40517e <_realloc_r+0x5a>
  405260:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405264:	eba9 0a01 	sub.w	sl, r9, r1
  405268:	f8da 1004 	ldr.w	r1, [sl, #4]
  40526c:	f021 0103 	bic.w	r1, r1, #3
  405270:	440b      	add	r3, r1
  405272:	4423      	add	r3, r4
  405274:	4293      	cmp	r3, r2
  405276:	db25      	blt.n	4052c4 <_realloc_r+0x1a0>
  405278:	68c2      	ldr	r2, [r0, #12]
  40527a:	6881      	ldr	r1, [r0, #8]
  40527c:	4656      	mov	r6, sl
  40527e:	60ca      	str	r2, [r1, #12]
  405280:	6091      	str	r1, [r2, #8]
  405282:	f8da 100c 	ldr.w	r1, [sl, #12]
  405286:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40528a:	1f22      	subs	r2, r4, #4
  40528c:	2a24      	cmp	r2, #36	; 0x24
  40528e:	60c1      	str	r1, [r0, #12]
  405290:	6088      	str	r0, [r1, #8]
  405292:	f200 8094 	bhi.w	4053be <_realloc_r+0x29a>
  405296:	2a13      	cmp	r2, #19
  405298:	d96f      	bls.n	40537a <_realloc_r+0x256>
  40529a:	6829      	ldr	r1, [r5, #0]
  40529c:	f8ca 1008 	str.w	r1, [sl, #8]
  4052a0:	6869      	ldr	r1, [r5, #4]
  4052a2:	f8ca 100c 	str.w	r1, [sl, #12]
  4052a6:	2a1b      	cmp	r2, #27
  4052a8:	f200 80a2 	bhi.w	4053f0 <_realloc_r+0x2cc>
  4052ac:	3508      	adds	r5, #8
  4052ae:	f10a 0210 	add.w	r2, sl, #16
  4052b2:	e063      	b.n	40537c <_realloc_r+0x258>
  4052b4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4052b8:	eba9 0a03 	sub.w	sl, r9, r3
  4052bc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4052c0:	f021 0103 	bic.w	r1, r1, #3
  4052c4:	1863      	adds	r3, r4, r1
  4052c6:	4293      	cmp	r3, r2
  4052c8:	f6ff af59 	blt.w	40517e <_realloc_r+0x5a>
  4052cc:	4656      	mov	r6, sl
  4052ce:	e7d8      	b.n	405282 <_realloc_r+0x15e>
  4052d0:	6841      	ldr	r1, [r0, #4]
  4052d2:	f021 0b03 	bic.w	fp, r1, #3
  4052d6:	44a3      	add	fp, r4
  4052d8:	f107 0010 	add.w	r0, r7, #16
  4052dc:	4583      	cmp	fp, r0
  4052de:	da56      	bge.n	40538e <_realloc_r+0x26a>
  4052e0:	f01e 0f01 	tst.w	lr, #1
  4052e4:	f47f af4b 	bne.w	40517e <_realloc_r+0x5a>
  4052e8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4052ec:	eba9 0a01 	sub.w	sl, r9, r1
  4052f0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4052f4:	f021 0103 	bic.w	r1, r1, #3
  4052f8:	448b      	add	fp, r1
  4052fa:	4558      	cmp	r0, fp
  4052fc:	dce2      	bgt.n	4052c4 <_realloc_r+0x1a0>
  4052fe:	4656      	mov	r6, sl
  405300:	f8da 100c 	ldr.w	r1, [sl, #12]
  405304:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405308:	1f22      	subs	r2, r4, #4
  40530a:	2a24      	cmp	r2, #36	; 0x24
  40530c:	60c1      	str	r1, [r0, #12]
  40530e:	6088      	str	r0, [r1, #8]
  405310:	f200 808f 	bhi.w	405432 <_realloc_r+0x30e>
  405314:	2a13      	cmp	r2, #19
  405316:	f240 808a 	bls.w	40542e <_realloc_r+0x30a>
  40531a:	6829      	ldr	r1, [r5, #0]
  40531c:	f8ca 1008 	str.w	r1, [sl, #8]
  405320:	6869      	ldr	r1, [r5, #4]
  405322:	f8ca 100c 	str.w	r1, [sl, #12]
  405326:	2a1b      	cmp	r2, #27
  405328:	f200 808a 	bhi.w	405440 <_realloc_r+0x31c>
  40532c:	3508      	adds	r5, #8
  40532e:	f10a 0210 	add.w	r2, sl, #16
  405332:	6829      	ldr	r1, [r5, #0]
  405334:	6011      	str	r1, [r2, #0]
  405336:	6869      	ldr	r1, [r5, #4]
  405338:	6051      	str	r1, [r2, #4]
  40533a:	68a9      	ldr	r1, [r5, #8]
  40533c:	6091      	str	r1, [r2, #8]
  40533e:	eb0a 0107 	add.w	r1, sl, r7
  405342:	ebab 0207 	sub.w	r2, fp, r7
  405346:	f042 0201 	orr.w	r2, r2, #1
  40534a:	6099      	str	r1, [r3, #8]
  40534c:	604a      	str	r2, [r1, #4]
  40534e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405352:	f003 0301 	and.w	r3, r3, #1
  405356:	431f      	orrs	r7, r3
  405358:	4640      	mov	r0, r8
  40535a:	f8ca 7004 	str.w	r7, [sl, #4]
  40535e:	f7ff fedb 	bl	405118 <__malloc_unlock>
  405362:	e751      	b.n	405208 <_realloc_r+0xe4>
  405364:	682b      	ldr	r3, [r5, #0]
  405366:	6003      	str	r3, [r0, #0]
  405368:	686b      	ldr	r3, [r5, #4]
  40536a:	6043      	str	r3, [r0, #4]
  40536c:	2a1b      	cmp	r2, #27
  40536e:	d82d      	bhi.n	4053cc <_realloc_r+0x2a8>
  405370:	f100 0308 	add.w	r3, r0, #8
  405374:	f105 0208 	add.w	r2, r5, #8
  405378:	e71b      	b.n	4051b2 <_realloc_r+0x8e>
  40537a:	4632      	mov	r2, r6
  40537c:	6829      	ldr	r1, [r5, #0]
  40537e:	6011      	str	r1, [r2, #0]
  405380:	6869      	ldr	r1, [r5, #4]
  405382:	6051      	str	r1, [r2, #4]
  405384:	68a9      	ldr	r1, [r5, #8]
  405386:	6091      	str	r1, [r2, #8]
  405388:	461c      	mov	r4, r3
  40538a:	46d1      	mov	r9, sl
  40538c:	e72a      	b.n	4051e4 <_realloc_r+0xc0>
  40538e:	eb09 0107 	add.w	r1, r9, r7
  405392:	ebab 0b07 	sub.w	fp, fp, r7
  405396:	f04b 0201 	orr.w	r2, fp, #1
  40539a:	6099      	str	r1, [r3, #8]
  40539c:	604a      	str	r2, [r1, #4]
  40539e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4053a2:	f003 0301 	and.w	r3, r3, #1
  4053a6:	431f      	orrs	r7, r3
  4053a8:	4640      	mov	r0, r8
  4053aa:	f845 7c04 	str.w	r7, [r5, #-4]
  4053ae:	f7ff feb3 	bl	405118 <__malloc_unlock>
  4053b2:	462e      	mov	r6, r5
  4053b4:	e728      	b.n	405208 <_realloc_r+0xe4>
  4053b6:	4629      	mov	r1, r5
  4053b8:	f7ff fe44 	bl	405044 <memmove>
  4053bc:	e6ff      	b.n	4051be <_realloc_r+0x9a>
  4053be:	4629      	mov	r1, r5
  4053c0:	4630      	mov	r0, r6
  4053c2:	461c      	mov	r4, r3
  4053c4:	46d1      	mov	r9, sl
  4053c6:	f7ff fe3d 	bl	405044 <memmove>
  4053ca:	e70b      	b.n	4051e4 <_realloc_r+0xc0>
  4053cc:	68ab      	ldr	r3, [r5, #8]
  4053ce:	6083      	str	r3, [r0, #8]
  4053d0:	68eb      	ldr	r3, [r5, #12]
  4053d2:	60c3      	str	r3, [r0, #12]
  4053d4:	2a24      	cmp	r2, #36	; 0x24
  4053d6:	d017      	beq.n	405408 <_realloc_r+0x2e4>
  4053d8:	f100 0310 	add.w	r3, r0, #16
  4053dc:	f105 0210 	add.w	r2, r5, #16
  4053e0:	e6e7      	b.n	4051b2 <_realloc_r+0x8e>
  4053e2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4053e6:	f023 0303 	bic.w	r3, r3, #3
  4053ea:	441c      	add	r4, r3
  4053ec:	462e      	mov	r6, r5
  4053ee:	e6f9      	b.n	4051e4 <_realloc_r+0xc0>
  4053f0:	68a9      	ldr	r1, [r5, #8]
  4053f2:	f8ca 1010 	str.w	r1, [sl, #16]
  4053f6:	68e9      	ldr	r1, [r5, #12]
  4053f8:	f8ca 1014 	str.w	r1, [sl, #20]
  4053fc:	2a24      	cmp	r2, #36	; 0x24
  4053fe:	d00c      	beq.n	40541a <_realloc_r+0x2f6>
  405400:	3510      	adds	r5, #16
  405402:	f10a 0218 	add.w	r2, sl, #24
  405406:	e7b9      	b.n	40537c <_realloc_r+0x258>
  405408:	692b      	ldr	r3, [r5, #16]
  40540a:	6103      	str	r3, [r0, #16]
  40540c:	696b      	ldr	r3, [r5, #20]
  40540e:	6143      	str	r3, [r0, #20]
  405410:	f105 0218 	add.w	r2, r5, #24
  405414:	f100 0318 	add.w	r3, r0, #24
  405418:	e6cb      	b.n	4051b2 <_realloc_r+0x8e>
  40541a:	692a      	ldr	r2, [r5, #16]
  40541c:	f8ca 2018 	str.w	r2, [sl, #24]
  405420:	696a      	ldr	r2, [r5, #20]
  405422:	f8ca 201c 	str.w	r2, [sl, #28]
  405426:	3518      	adds	r5, #24
  405428:	f10a 0220 	add.w	r2, sl, #32
  40542c:	e7a6      	b.n	40537c <_realloc_r+0x258>
  40542e:	4632      	mov	r2, r6
  405430:	e77f      	b.n	405332 <_realloc_r+0x20e>
  405432:	4629      	mov	r1, r5
  405434:	4630      	mov	r0, r6
  405436:	9301      	str	r3, [sp, #4]
  405438:	f7ff fe04 	bl	405044 <memmove>
  40543c:	9b01      	ldr	r3, [sp, #4]
  40543e:	e77e      	b.n	40533e <_realloc_r+0x21a>
  405440:	68a9      	ldr	r1, [r5, #8]
  405442:	f8ca 1010 	str.w	r1, [sl, #16]
  405446:	68e9      	ldr	r1, [r5, #12]
  405448:	f8ca 1014 	str.w	r1, [sl, #20]
  40544c:	2a24      	cmp	r2, #36	; 0x24
  40544e:	d003      	beq.n	405458 <_realloc_r+0x334>
  405450:	3510      	adds	r5, #16
  405452:	f10a 0218 	add.w	r2, sl, #24
  405456:	e76c      	b.n	405332 <_realloc_r+0x20e>
  405458:	692a      	ldr	r2, [r5, #16]
  40545a:	f8ca 2018 	str.w	r2, [sl, #24]
  40545e:	696a      	ldr	r2, [r5, #20]
  405460:	f8ca 201c 	str.w	r2, [sl, #28]
  405464:	3518      	adds	r5, #24
  405466:	f10a 0220 	add.w	r2, sl, #32
  40546a:	e762      	b.n	405332 <_realloc_r+0x20e>
  40546c:	204005b0 	.word	0x204005b0

00405470 <_sbrk_r>:
  405470:	b538      	push	{r3, r4, r5, lr}
  405472:	4c07      	ldr	r4, [pc, #28]	; (405490 <_sbrk_r+0x20>)
  405474:	2300      	movs	r3, #0
  405476:	4605      	mov	r5, r0
  405478:	4608      	mov	r0, r1
  40547a:	6023      	str	r3, [r4, #0]
  40547c:	f7fc fcb8 	bl	401df0 <_sbrk>
  405480:	1c43      	adds	r3, r0, #1
  405482:	d000      	beq.n	405486 <_sbrk_r+0x16>
  405484:	bd38      	pop	{r3, r4, r5, pc}
  405486:	6823      	ldr	r3, [r4, #0]
  405488:	2b00      	cmp	r3, #0
  40548a:	d0fb      	beq.n	405484 <_sbrk_r+0x14>
  40548c:	602b      	str	r3, [r5, #0]
  40548e:	bd38      	pop	{r3, r4, r5, pc}
  405490:	20400adc 	.word	0x20400adc

00405494 <__sread>:
  405494:	b510      	push	{r4, lr}
  405496:	460c      	mov	r4, r1
  405498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40549c:	f000 fa76 	bl	40598c <_read_r>
  4054a0:	2800      	cmp	r0, #0
  4054a2:	db03      	blt.n	4054ac <__sread+0x18>
  4054a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4054a6:	4403      	add	r3, r0
  4054a8:	6523      	str	r3, [r4, #80]	; 0x50
  4054aa:	bd10      	pop	{r4, pc}
  4054ac:	89a3      	ldrh	r3, [r4, #12]
  4054ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4054b2:	81a3      	strh	r3, [r4, #12]
  4054b4:	bd10      	pop	{r4, pc}
  4054b6:	bf00      	nop

004054b8 <__swrite>:
  4054b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054bc:	4616      	mov	r6, r2
  4054be:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4054c2:	461f      	mov	r7, r3
  4054c4:	05d3      	lsls	r3, r2, #23
  4054c6:	460c      	mov	r4, r1
  4054c8:	4605      	mov	r5, r0
  4054ca:	d507      	bpl.n	4054dc <__swrite+0x24>
  4054cc:	2200      	movs	r2, #0
  4054ce:	2302      	movs	r3, #2
  4054d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054d4:	f000 fa44 	bl	405960 <_lseek_r>
  4054d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4054dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4054e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4054e4:	81a2      	strh	r2, [r4, #12]
  4054e6:	463b      	mov	r3, r7
  4054e8:	4632      	mov	r2, r6
  4054ea:	4628      	mov	r0, r5
  4054ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4054f0:	f000 b924 	b.w	40573c <_write_r>

004054f4 <__sseek>:
  4054f4:	b510      	push	{r4, lr}
  4054f6:	460c      	mov	r4, r1
  4054f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054fc:	f000 fa30 	bl	405960 <_lseek_r>
  405500:	89a3      	ldrh	r3, [r4, #12]
  405502:	1c42      	adds	r2, r0, #1
  405504:	bf0e      	itee	eq
  405506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40550a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40550e:	6520      	strne	r0, [r4, #80]	; 0x50
  405510:	81a3      	strh	r3, [r4, #12]
  405512:	bd10      	pop	{r4, pc}

00405514 <__sclose>:
  405514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405518:	f000 b988 	b.w	40582c <_close_r>
	...

00405540 <strlen>:
  405540:	f890 f000 	pld	[r0]
  405544:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405548:	f020 0107 	bic.w	r1, r0, #7
  40554c:	f06f 0c00 	mvn.w	ip, #0
  405550:	f010 0407 	ands.w	r4, r0, #7
  405554:	f891 f020 	pld	[r1, #32]
  405558:	f040 8049 	bne.w	4055ee <strlen+0xae>
  40555c:	f04f 0400 	mov.w	r4, #0
  405560:	f06f 0007 	mvn.w	r0, #7
  405564:	e9d1 2300 	ldrd	r2, r3, [r1]
  405568:	f891 f040 	pld	[r1, #64]	; 0x40
  40556c:	f100 0008 	add.w	r0, r0, #8
  405570:	fa82 f24c 	uadd8	r2, r2, ip
  405574:	faa4 f28c 	sel	r2, r4, ip
  405578:	fa83 f34c 	uadd8	r3, r3, ip
  40557c:	faa2 f38c 	sel	r3, r2, ip
  405580:	bb4b      	cbnz	r3, 4055d6 <strlen+0x96>
  405582:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405586:	fa82 f24c 	uadd8	r2, r2, ip
  40558a:	f100 0008 	add.w	r0, r0, #8
  40558e:	faa4 f28c 	sel	r2, r4, ip
  405592:	fa83 f34c 	uadd8	r3, r3, ip
  405596:	faa2 f38c 	sel	r3, r2, ip
  40559a:	b9e3      	cbnz	r3, 4055d6 <strlen+0x96>
  40559c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4055a0:	fa82 f24c 	uadd8	r2, r2, ip
  4055a4:	f100 0008 	add.w	r0, r0, #8
  4055a8:	faa4 f28c 	sel	r2, r4, ip
  4055ac:	fa83 f34c 	uadd8	r3, r3, ip
  4055b0:	faa2 f38c 	sel	r3, r2, ip
  4055b4:	b97b      	cbnz	r3, 4055d6 <strlen+0x96>
  4055b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4055ba:	f101 0120 	add.w	r1, r1, #32
  4055be:	fa82 f24c 	uadd8	r2, r2, ip
  4055c2:	f100 0008 	add.w	r0, r0, #8
  4055c6:	faa4 f28c 	sel	r2, r4, ip
  4055ca:	fa83 f34c 	uadd8	r3, r3, ip
  4055ce:	faa2 f38c 	sel	r3, r2, ip
  4055d2:	2b00      	cmp	r3, #0
  4055d4:	d0c6      	beq.n	405564 <strlen+0x24>
  4055d6:	2a00      	cmp	r2, #0
  4055d8:	bf04      	itt	eq
  4055da:	3004      	addeq	r0, #4
  4055dc:	461a      	moveq	r2, r3
  4055de:	ba12      	rev	r2, r2
  4055e0:	fab2 f282 	clz	r2, r2
  4055e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4055e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4055ec:	4770      	bx	lr
  4055ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4055f2:	f004 0503 	and.w	r5, r4, #3
  4055f6:	f1c4 0000 	rsb	r0, r4, #0
  4055fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4055fe:	f014 0f04 	tst.w	r4, #4
  405602:	f891 f040 	pld	[r1, #64]	; 0x40
  405606:	fa0c f505 	lsl.w	r5, ip, r5
  40560a:	ea62 0205 	orn	r2, r2, r5
  40560e:	bf1c      	itt	ne
  405610:	ea63 0305 	ornne	r3, r3, r5
  405614:	4662      	movne	r2, ip
  405616:	f04f 0400 	mov.w	r4, #0
  40561a:	e7a9      	b.n	405570 <strlen+0x30>

0040561c <__swbuf_r>:
  40561c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40561e:	460d      	mov	r5, r1
  405620:	4614      	mov	r4, r2
  405622:	4606      	mov	r6, r0
  405624:	b110      	cbz	r0, 40562c <__swbuf_r+0x10>
  405626:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405628:	2b00      	cmp	r3, #0
  40562a:	d04b      	beq.n	4056c4 <__swbuf_r+0xa8>
  40562c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405630:	69a3      	ldr	r3, [r4, #24]
  405632:	60a3      	str	r3, [r4, #8]
  405634:	b291      	uxth	r1, r2
  405636:	0708      	lsls	r0, r1, #28
  405638:	d539      	bpl.n	4056ae <__swbuf_r+0x92>
  40563a:	6923      	ldr	r3, [r4, #16]
  40563c:	2b00      	cmp	r3, #0
  40563e:	d036      	beq.n	4056ae <__swbuf_r+0x92>
  405640:	b2ed      	uxtb	r5, r5
  405642:	0489      	lsls	r1, r1, #18
  405644:	462f      	mov	r7, r5
  405646:	d515      	bpl.n	405674 <__swbuf_r+0x58>
  405648:	6822      	ldr	r2, [r4, #0]
  40564a:	6961      	ldr	r1, [r4, #20]
  40564c:	1ad3      	subs	r3, r2, r3
  40564e:	428b      	cmp	r3, r1
  405650:	da1c      	bge.n	40568c <__swbuf_r+0x70>
  405652:	3301      	adds	r3, #1
  405654:	68a1      	ldr	r1, [r4, #8]
  405656:	1c50      	adds	r0, r2, #1
  405658:	3901      	subs	r1, #1
  40565a:	60a1      	str	r1, [r4, #8]
  40565c:	6020      	str	r0, [r4, #0]
  40565e:	7015      	strb	r5, [r2, #0]
  405660:	6962      	ldr	r2, [r4, #20]
  405662:	429a      	cmp	r2, r3
  405664:	d01a      	beq.n	40569c <__swbuf_r+0x80>
  405666:	89a3      	ldrh	r3, [r4, #12]
  405668:	07db      	lsls	r3, r3, #31
  40566a:	d501      	bpl.n	405670 <__swbuf_r+0x54>
  40566c:	2d0a      	cmp	r5, #10
  40566e:	d015      	beq.n	40569c <__swbuf_r+0x80>
  405670:	4638      	mov	r0, r7
  405672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405674:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405676:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40567a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40567e:	81a2      	strh	r2, [r4, #12]
  405680:	6822      	ldr	r2, [r4, #0]
  405682:	6661      	str	r1, [r4, #100]	; 0x64
  405684:	6961      	ldr	r1, [r4, #20]
  405686:	1ad3      	subs	r3, r2, r3
  405688:	428b      	cmp	r3, r1
  40568a:	dbe2      	blt.n	405652 <__swbuf_r+0x36>
  40568c:	4621      	mov	r1, r4
  40568e:	4630      	mov	r0, r6
  405690:	f7fe fc86 	bl	403fa0 <_fflush_r>
  405694:	b940      	cbnz	r0, 4056a8 <__swbuf_r+0x8c>
  405696:	6822      	ldr	r2, [r4, #0]
  405698:	2301      	movs	r3, #1
  40569a:	e7db      	b.n	405654 <__swbuf_r+0x38>
  40569c:	4621      	mov	r1, r4
  40569e:	4630      	mov	r0, r6
  4056a0:	f7fe fc7e 	bl	403fa0 <_fflush_r>
  4056a4:	2800      	cmp	r0, #0
  4056a6:	d0e3      	beq.n	405670 <__swbuf_r+0x54>
  4056a8:	f04f 37ff 	mov.w	r7, #4294967295
  4056ac:	e7e0      	b.n	405670 <__swbuf_r+0x54>
  4056ae:	4621      	mov	r1, r4
  4056b0:	4630      	mov	r0, r6
  4056b2:	f7fe fb61 	bl	403d78 <__swsetup_r>
  4056b6:	2800      	cmp	r0, #0
  4056b8:	d1f6      	bne.n	4056a8 <__swbuf_r+0x8c>
  4056ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4056be:	6923      	ldr	r3, [r4, #16]
  4056c0:	b291      	uxth	r1, r2
  4056c2:	e7bd      	b.n	405640 <__swbuf_r+0x24>
  4056c4:	f7fe fcc4 	bl	404050 <__sinit>
  4056c8:	e7b0      	b.n	40562c <__swbuf_r+0x10>
  4056ca:	bf00      	nop

004056cc <_wcrtomb_r>:
  4056cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056ce:	4606      	mov	r6, r0
  4056d0:	b085      	sub	sp, #20
  4056d2:	461f      	mov	r7, r3
  4056d4:	b189      	cbz	r1, 4056fa <_wcrtomb_r+0x2e>
  4056d6:	4c10      	ldr	r4, [pc, #64]	; (405718 <_wcrtomb_r+0x4c>)
  4056d8:	4d10      	ldr	r5, [pc, #64]	; (40571c <_wcrtomb_r+0x50>)
  4056da:	6824      	ldr	r4, [r4, #0]
  4056dc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4056de:	2c00      	cmp	r4, #0
  4056e0:	bf08      	it	eq
  4056e2:	462c      	moveq	r4, r5
  4056e4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4056e8:	47a0      	blx	r4
  4056ea:	1c43      	adds	r3, r0, #1
  4056ec:	d103      	bne.n	4056f6 <_wcrtomb_r+0x2a>
  4056ee:	2200      	movs	r2, #0
  4056f0:	238a      	movs	r3, #138	; 0x8a
  4056f2:	603a      	str	r2, [r7, #0]
  4056f4:	6033      	str	r3, [r6, #0]
  4056f6:	b005      	add	sp, #20
  4056f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056fa:	460c      	mov	r4, r1
  4056fc:	4906      	ldr	r1, [pc, #24]	; (405718 <_wcrtomb_r+0x4c>)
  4056fe:	4a07      	ldr	r2, [pc, #28]	; (40571c <_wcrtomb_r+0x50>)
  405700:	6809      	ldr	r1, [r1, #0]
  405702:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405704:	2900      	cmp	r1, #0
  405706:	bf08      	it	eq
  405708:	4611      	moveq	r1, r2
  40570a:	4622      	mov	r2, r4
  40570c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405710:	a901      	add	r1, sp, #4
  405712:	47a0      	blx	r4
  405714:	e7e9      	b.n	4056ea <_wcrtomb_r+0x1e>
  405716:	bf00      	nop
  405718:	20400010 	.word	0x20400010
  40571c:	20400444 	.word	0x20400444

00405720 <__ascii_wctomb>:
  405720:	b121      	cbz	r1, 40572c <__ascii_wctomb+0xc>
  405722:	2aff      	cmp	r2, #255	; 0xff
  405724:	d804      	bhi.n	405730 <__ascii_wctomb+0x10>
  405726:	700a      	strb	r2, [r1, #0]
  405728:	2001      	movs	r0, #1
  40572a:	4770      	bx	lr
  40572c:	4608      	mov	r0, r1
  40572e:	4770      	bx	lr
  405730:	238a      	movs	r3, #138	; 0x8a
  405732:	6003      	str	r3, [r0, #0]
  405734:	f04f 30ff 	mov.w	r0, #4294967295
  405738:	4770      	bx	lr
  40573a:	bf00      	nop

0040573c <_write_r>:
  40573c:	b570      	push	{r4, r5, r6, lr}
  40573e:	460d      	mov	r5, r1
  405740:	4c08      	ldr	r4, [pc, #32]	; (405764 <_write_r+0x28>)
  405742:	4611      	mov	r1, r2
  405744:	4606      	mov	r6, r0
  405746:	461a      	mov	r2, r3
  405748:	4628      	mov	r0, r5
  40574a:	2300      	movs	r3, #0
  40574c:	6023      	str	r3, [r4, #0]
  40574e:	f7fa ff15 	bl	40057c <_write>
  405752:	1c43      	adds	r3, r0, #1
  405754:	d000      	beq.n	405758 <_write_r+0x1c>
  405756:	bd70      	pop	{r4, r5, r6, pc}
  405758:	6823      	ldr	r3, [r4, #0]
  40575a:	2b00      	cmp	r3, #0
  40575c:	d0fb      	beq.n	405756 <_write_r+0x1a>
  40575e:	6033      	str	r3, [r6, #0]
  405760:	bd70      	pop	{r4, r5, r6, pc}
  405762:	bf00      	nop
  405764:	20400adc 	.word	0x20400adc

00405768 <__register_exitproc>:
  405768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40576c:	4d2c      	ldr	r5, [pc, #176]	; (405820 <__register_exitproc+0xb8>)
  40576e:	4606      	mov	r6, r0
  405770:	6828      	ldr	r0, [r5, #0]
  405772:	4698      	mov	r8, r3
  405774:	460f      	mov	r7, r1
  405776:	4691      	mov	r9, r2
  405778:	f7ff f82a 	bl	4047d0 <__retarget_lock_acquire_recursive>
  40577c:	4b29      	ldr	r3, [pc, #164]	; (405824 <__register_exitproc+0xbc>)
  40577e:	681c      	ldr	r4, [r3, #0]
  405780:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405784:	2b00      	cmp	r3, #0
  405786:	d03e      	beq.n	405806 <__register_exitproc+0x9e>
  405788:	685a      	ldr	r2, [r3, #4]
  40578a:	2a1f      	cmp	r2, #31
  40578c:	dc1c      	bgt.n	4057c8 <__register_exitproc+0x60>
  40578e:	f102 0e01 	add.w	lr, r2, #1
  405792:	b176      	cbz	r6, 4057b2 <__register_exitproc+0x4a>
  405794:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405798:	2401      	movs	r4, #1
  40579a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40579e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4057a2:	4094      	lsls	r4, r2
  4057a4:	4320      	orrs	r0, r4
  4057a6:	2e02      	cmp	r6, #2
  4057a8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4057ac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4057b0:	d023      	beq.n	4057fa <__register_exitproc+0x92>
  4057b2:	3202      	adds	r2, #2
  4057b4:	f8c3 e004 	str.w	lr, [r3, #4]
  4057b8:	6828      	ldr	r0, [r5, #0]
  4057ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4057be:	f7ff f809 	bl	4047d4 <__retarget_lock_release_recursive>
  4057c2:	2000      	movs	r0, #0
  4057c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057c8:	4b17      	ldr	r3, [pc, #92]	; (405828 <__register_exitproc+0xc0>)
  4057ca:	b30b      	cbz	r3, 405810 <__register_exitproc+0xa8>
  4057cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4057d0:	f7ff f87a 	bl	4048c8 <malloc>
  4057d4:	4603      	mov	r3, r0
  4057d6:	b1d8      	cbz	r0, 405810 <__register_exitproc+0xa8>
  4057d8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4057dc:	6002      	str	r2, [r0, #0]
  4057de:	2100      	movs	r1, #0
  4057e0:	6041      	str	r1, [r0, #4]
  4057e2:	460a      	mov	r2, r1
  4057e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4057e8:	f04f 0e01 	mov.w	lr, #1
  4057ec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4057f0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4057f4:	2e00      	cmp	r6, #0
  4057f6:	d0dc      	beq.n	4057b2 <__register_exitproc+0x4a>
  4057f8:	e7cc      	b.n	405794 <__register_exitproc+0x2c>
  4057fa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4057fe:	430c      	orrs	r4, r1
  405800:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405804:	e7d5      	b.n	4057b2 <__register_exitproc+0x4a>
  405806:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40580a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40580e:	e7bb      	b.n	405788 <__register_exitproc+0x20>
  405810:	6828      	ldr	r0, [r5, #0]
  405812:	f7fe ffdf 	bl	4047d4 <__retarget_lock_release_recursive>
  405816:	f04f 30ff 	mov.w	r0, #4294967295
  40581a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40581e:	bf00      	nop
  405820:	20400440 	.word	0x20400440
  405824:	00405a74 	.word	0x00405a74
  405828:	004048c9 	.word	0x004048c9

0040582c <_close_r>:
  40582c:	b538      	push	{r3, r4, r5, lr}
  40582e:	4c07      	ldr	r4, [pc, #28]	; (40584c <_close_r+0x20>)
  405830:	2300      	movs	r3, #0
  405832:	4605      	mov	r5, r0
  405834:	4608      	mov	r0, r1
  405836:	6023      	str	r3, [r4, #0]
  405838:	f7fc fb06 	bl	401e48 <_close>
  40583c:	1c43      	adds	r3, r0, #1
  40583e:	d000      	beq.n	405842 <_close_r+0x16>
  405840:	bd38      	pop	{r3, r4, r5, pc}
  405842:	6823      	ldr	r3, [r4, #0]
  405844:	2b00      	cmp	r3, #0
  405846:	d0fb      	beq.n	405840 <_close_r+0x14>
  405848:	602b      	str	r3, [r5, #0]
  40584a:	bd38      	pop	{r3, r4, r5, pc}
  40584c:	20400adc 	.word	0x20400adc

00405850 <_fclose_r>:
  405850:	b570      	push	{r4, r5, r6, lr}
  405852:	b159      	cbz	r1, 40586c <_fclose_r+0x1c>
  405854:	4605      	mov	r5, r0
  405856:	460c      	mov	r4, r1
  405858:	b110      	cbz	r0, 405860 <_fclose_r+0x10>
  40585a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40585c:	2b00      	cmp	r3, #0
  40585e:	d03c      	beq.n	4058da <_fclose_r+0x8a>
  405860:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405862:	07d8      	lsls	r0, r3, #31
  405864:	d505      	bpl.n	405872 <_fclose_r+0x22>
  405866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40586a:	b92b      	cbnz	r3, 405878 <_fclose_r+0x28>
  40586c:	2600      	movs	r6, #0
  40586e:	4630      	mov	r0, r6
  405870:	bd70      	pop	{r4, r5, r6, pc}
  405872:	89a3      	ldrh	r3, [r4, #12]
  405874:	0599      	lsls	r1, r3, #22
  405876:	d53c      	bpl.n	4058f2 <_fclose_r+0xa2>
  405878:	4621      	mov	r1, r4
  40587a:	4628      	mov	r0, r5
  40587c:	f7fe faf0 	bl	403e60 <__sflush_r>
  405880:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405882:	4606      	mov	r6, r0
  405884:	b133      	cbz	r3, 405894 <_fclose_r+0x44>
  405886:	69e1      	ldr	r1, [r4, #28]
  405888:	4628      	mov	r0, r5
  40588a:	4798      	blx	r3
  40588c:	2800      	cmp	r0, #0
  40588e:	bfb8      	it	lt
  405890:	f04f 36ff 	movlt.w	r6, #4294967295
  405894:	89a3      	ldrh	r3, [r4, #12]
  405896:	061a      	lsls	r2, r3, #24
  405898:	d422      	bmi.n	4058e0 <_fclose_r+0x90>
  40589a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40589c:	b141      	cbz	r1, 4058b0 <_fclose_r+0x60>
  40589e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4058a2:	4299      	cmp	r1, r3
  4058a4:	d002      	beq.n	4058ac <_fclose_r+0x5c>
  4058a6:	4628      	mov	r0, r5
  4058a8:	f7fe fcf8 	bl	40429c <_free_r>
  4058ac:	2300      	movs	r3, #0
  4058ae:	6323      	str	r3, [r4, #48]	; 0x30
  4058b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4058b2:	b121      	cbz	r1, 4058be <_fclose_r+0x6e>
  4058b4:	4628      	mov	r0, r5
  4058b6:	f7fe fcf1 	bl	40429c <_free_r>
  4058ba:	2300      	movs	r3, #0
  4058bc:	6463      	str	r3, [r4, #68]	; 0x44
  4058be:	f7fe fbf3 	bl	4040a8 <__sfp_lock_acquire>
  4058c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4058c4:	2200      	movs	r2, #0
  4058c6:	07db      	lsls	r3, r3, #31
  4058c8:	81a2      	strh	r2, [r4, #12]
  4058ca:	d50e      	bpl.n	4058ea <_fclose_r+0x9a>
  4058cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4058ce:	f7fe ff7d 	bl	4047cc <__retarget_lock_close_recursive>
  4058d2:	f7fe fbef 	bl	4040b4 <__sfp_lock_release>
  4058d6:	4630      	mov	r0, r6
  4058d8:	bd70      	pop	{r4, r5, r6, pc}
  4058da:	f7fe fbb9 	bl	404050 <__sinit>
  4058de:	e7bf      	b.n	405860 <_fclose_r+0x10>
  4058e0:	6921      	ldr	r1, [r4, #16]
  4058e2:	4628      	mov	r0, r5
  4058e4:	f7fe fcda 	bl	40429c <_free_r>
  4058e8:	e7d7      	b.n	40589a <_fclose_r+0x4a>
  4058ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4058ec:	f7fe ff72 	bl	4047d4 <__retarget_lock_release_recursive>
  4058f0:	e7ec      	b.n	4058cc <_fclose_r+0x7c>
  4058f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4058f4:	f7fe ff6c 	bl	4047d0 <__retarget_lock_acquire_recursive>
  4058f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058fc:	2b00      	cmp	r3, #0
  4058fe:	d1bb      	bne.n	405878 <_fclose_r+0x28>
  405900:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405902:	f016 0601 	ands.w	r6, r6, #1
  405906:	d1b1      	bne.n	40586c <_fclose_r+0x1c>
  405908:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40590a:	f7fe ff63 	bl	4047d4 <__retarget_lock_release_recursive>
  40590e:	4630      	mov	r0, r6
  405910:	bd70      	pop	{r4, r5, r6, pc}
  405912:	bf00      	nop

00405914 <_fstat_r>:
  405914:	b538      	push	{r3, r4, r5, lr}
  405916:	460b      	mov	r3, r1
  405918:	4c07      	ldr	r4, [pc, #28]	; (405938 <_fstat_r+0x24>)
  40591a:	4605      	mov	r5, r0
  40591c:	4611      	mov	r1, r2
  40591e:	4618      	mov	r0, r3
  405920:	2300      	movs	r3, #0
  405922:	6023      	str	r3, [r4, #0]
  405924:	f7fc fa9c 	bl	401e60 <_fstat>
  405928:	1c43      	adds	r3, r0, #1
  40592a:	d000      	beq.n	40592e <_fstat_r+0x1a>
  40592c:	bd38      	pop	{r3, r4, r5, pc}
  40592e:	6823      	ldr	r3, [r4, #0]
  405930:	2b00      	cmp	r3, #0
  405932:	d0fb      	beq.n	40592c <_fstat_r+0x18>
  405934:	602b      	str	r3, [r5, #0]
  405936:	bd38      	pop	{r3, r4, r5, pc}
  405938:	20400adc 	.word	0x20400adc

0040593c <_isatty_r>:
  40593c:	b538      	push	{r3, r4, r5, lr}
  40593e:	4c07      	ldr	r4, [pc, #28]	; (40595c <_isatty_r+0x20>)
  405940:	2300      	movs	r3, #0
  405942:	4605      	mov	r5, r0
  405944:	4608      	mov	r0, r1
  405946:	6023      	str	r3, [r4, #0]
  405948:	f7fc fa9a 	bl	401e80 <_isatty>
  40594c:	1c43      	adds	r3, r0, #1
  40594e:	d000      	beq.n	405952 <_isatty_r+0x16>
  405950:	bd38      	pop	{r3, r4, r5, pc}
  405952:	6823      	ldr	r3, [r4, #0]
  405954:	2b00      	cmp	r3, #0
  405956:	d0fb      	beq.n	405950 <_isatty_r+0x14>
  405958:	602b      	str	r3, [r5, #0]
  40595a:	bd38      	pop	{r3, r4, r5, pc}
  40595c:	20400adc 	.word	0x20400adc

00405960 <_lseek_r>:
  405960:	b570      	push	{r4, r5, r6, lr}
  405962:	460d      	mov	r5, r1
  405964:	4c08      	ldr	r4, [pc, #32]	; (405988 <_lseek_r+0x28>)
  405966:	4611      	mov	r1, r2
  405968:	4606      	mov	r6, r0
  40596a:	461a      	mov	r2, r3
  40596c:	4628      	mov	r0, r5
  40596e:	2300      	movs	r3, #0
  405970:	6023      	str	r3, [r4, #0]
  405972:	f7fc fa90 	bl	401e96 <_lseek>
  405976:	1c43      	adds	r3, r0, #1
  405978:	d000      	beq.n	40597c <_lseek_r+0x1c>
  40597a:	bd70      	pop	{r4, r5, r6, pc}
  40597c:	6823      	ldr	r3, [r4, #0]
  40597e:	2b00      	cmp	r3, #0
  405980:	d0fb      	beq.n	40597a <_lseek_r+0x1a>
  405982:	6033      	str	r3, [r6, #0]
  405984:	bd70      	pop	{r4, r5, r6, pc}
  405986:	bf00      	nop
  405988:	20400adc 	.word	0x20400adc

0040598c <_read_r>:
  40598c:	b570      	push	{r4, r5, r6, lr}
  40598e:	460d      	mov	r5, r1
  405990:	4c08      	ldr	r4, [pc, #32]	; (4059b4 <_read_r+0x28>)
  405992:	4611      	mov	r1, r2
  405994:	4606      	mov	r6, r0
  405996:	461a      	mov	r2, r3
  405998:	4628      	mov	r0, r5
  40599a:	2300      	movs	r3, #0
  40599c:	6023      	str	r3, [r4, #0]
  40599e:	f7fa fdc3 	bl	400528 <_read>
  4059a2:	1c43      	adds	r3, r0, #1
  4059a4:	d000      	beq.n	4059a8 <_read_r+0x1c>
  4059a6:	bd70      	pop	{r4, r5, r6, pc}
  4059a8:	6823      	ldr	r3, [r4, #0]
  4059aa:	2b00      	cmp	r3, #0
  4059ac:	d0fb      	beq.n	4059a6 <_read_r+0x1a>
  4059ae:	6033      	str	r3, [r6, #0]
  4059b0:	bd70      	pop	{r4, r5, r6, pc}
  4059b2:	bf00      	nop
  4059b4:	20400adc 	.word	0x20400adc
  4059b8:	0001c200 	.word	0x0001c200
  4059bc:	000000c0 	.word	0x000000c0
  4059c0:	00000800 	.word	0x00000800
  4059c4:	00000000 	.word	0x00000000
  4059c8:	63696e49 	.word	0x63696e49
  4059cc:	696c6169 	.word	0x696c6169
  4059d0:	646e617a 	.word	0x646e617a
  4059d4:	7562206f 	.word	0x7562206f
  4059d8:	32692073 	.word	0x32692073
  4059dc:	000a2063 	.word	0x000a2063
  4059e0:	5252455b 	.word	0x5252455b
  4059e4:	5b205d4f 	.word	0x5b205d4f
  4059e8:	5d633269 	.word	0x5d633269
  4059ec:	65725b20 	.word	0x65725b20
  4059f0:	205d6461 	.word	0x205d6461
  4059f4:	0000000a 	.word	0x0000000a
  4059f8:	5252455b 	.word	0x5252455b
  4059fc:	5b205d4f 	.word	0x5b205d4f
  405a00:	5d75636d 	.word	0x5d75636d
  405a04:	72575b20 	.word	0x72575b20
  405a08:	20676e6f 	.word	0x20676e6f
  405a0c:	69766564 	.word	0x69766564
  405a10:	205d6563 	.word	0x205d6563
  405a14:	2578305b 	.word	0x2578305b
  405a18:	205d5832 	.word	0x205d5832
  405a1c:	0000000a 	.word	0x0000000a
  405a20:	5252455b 	.word	0x5252455b
  405a24:	5b205d4f 	.word	0x5b205d4f
  405a28:	5d633269 	.word	0x5d633269
  405a2c:	72775b20 	.word	0x72775b20
  405a30:	5d657469 	.word	0x5d657469
  405a34:	00000a20 	.word	0x00000a20
  405a38:	65636341 	.word	0x65636341
  405a3c:	6172656c 	.word	0x6172656c
  405a40:	6e6f6974 	.word	0x6e6f6974
  405a44:	00000a20 	.word	0x00000a20
  405a48:	2f792f78 	.word	0x2f792f78
  405a4c:	203a207a 	.word	0x203a207a
  405a50:	2f206425 	.word	0x2f206425
  405a54:	20642520 	.word	0x20642520
  405a58:	6425202f 	.word	0x6425202f
  405a5c:	00000a20 	.word	0x00000a20
  405a60:	0000000a 	.word	0x0000000a
  405a64:	6f727947 	.word	0x6f727947
  405a68:	706f6373 	.word	0x706f6373
  405a6c:	000a2065 	.word	0x000a2065
  405a70:	000a0a0a 	.word	0x000a0a0a

00405a74 <_global_impure_ptr>:
  405a74:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  405a84:	46454443 00000000 33323130 37363534     CDEF....01234567
  405a94:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405aa4:	0000296c                                l)..

00405aa8 <blanks.7217>:
  405aa8:	20202020 20202020 20202020 20202020                     

00405ab8 <zeroes.7218>:
  405ab8:	30303030 30303030 30303030 30303030     0000000000000000
  405ac8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405ad8 <_ctype_>:
  405ad8:	20202000 20202020 28282020 20282828     .         ((((( 
  405ae8:	20202020 20202020 20202020 20202020                     
  405af8:	10108820 10101010 10101010 10101010      ...............
  405b08:	04040410 04040404 10040404 10101010     ................
  405b18:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405b28:	01010101 01010101 01010101 10101010     ................
  405b38:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405b48:	02020202 02020202 02020202 10101010     ................
  405b58:	00000020 00000000 00000000 00000000      ...............
	...

00405bdc <_init>:
  405bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405bde:	bf00      	nop
  405be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405be2:	bc08      	pop	{r3}
  405be4:	469e      	mov	lr, r3
  405be6:	4770      	bx	lr

00405be8 <__init_array_start>:
  405be8:	00403e41 	.word	0x00403e41

00405bec <__frame_dummy_init_array_entry>:
  405bec:	00400165                                e.@.

00405bf0 <_fini>:
  405bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405bf2:	bf00      	nop
  405bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405bf6:	bc08      	pop	{r3}
  405bf8:	469e      	mov	lr, r3
  405bfa:	4770      	bx	lr

00405bfc <__fini_array_start>:
  405bfc:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0ab8 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	5721 0040 4e39 0040 0000 0000 5ad8 0040     !W@.9N@......Z@.
20400534:	5ad4 0040 5a88 0040 5a88 0040 5a88 0040     .Z@..Z@..Z@..Z@.
20400544:	5a88 0040 5a88 0040 5a88 0040 5a88 0040     .Z@..Z@..Z@..Z@.
20400554:	5a88 0040 5a88 0040 ffff ffff ffff ffff     .Z@..Z@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
