

================================================================
== Vitis HLS Report for 'case_6'
================================================================
* Date:           Tue Sep 16 16:17:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47|  0.470 us|  0.470 us|   48|   48|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.78>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6" [HLS/case_6/case_6.cc:30]   --->   Operation 49 'read' 'in_data_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%in7 = trunc i16 %in_data_6_read" [HLS/case_6/case_6.cc:30]   --->   Operation 50 'trunc' 'in7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8" [HLS/case_6/case_6.cc:34]   --->   Operation 51 'read' 'in_data_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in9 = trunc i16 %in_data_8_read" [HLS/case_6/case_6.cc:34]   --->   Operation 52 'trunc' 'in9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i9 %in9" [HLS/case_6/case_6.cc:200]   --->   Operation 53 'sext' 'sext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln200_2 = sext i4 %in7" [HLS/case_6/case_6.cc:200]   --->   Operation 54 'sext' 'sext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (6.78ns)   --->   "%mul_ln200 = mul i13 %sext_ln200_1, i13 %sext_ln200_2" [HLS/case_6/case_6.cc:200]   --->   Operation 55 'mul' 'mul_ln200' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln200, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:3]   --->   Operation 56 'specfucore' 'specfucore_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m12 = trunc i13 %mul_ln200" [HLS/case_6/case_6.cc:200]   --->   Operation 57 'trunc' 'm12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln201_1 = trunc i13 %mul_ln200" [HLS/case_6/case_6.cc:201]   --->   Operation 58 'trunc' 'trunc_ln201_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i13 %mul_ln200" [HLS/case_6/case_6.cc:203]   --->   Operation 59 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7" [HLS/case_6/case_6.cc:32]   --->   Operation 60 'read' 'in_data_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i16 %in_data_7_read" [HLS/case_6/case_6.cc:198]   --->   Operation 61 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i16 %in_data_7_read" [HLS/case_6/case_6.cc:199]   --->   Operation 62 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i9 %in9" [HLS/case_6/case_6.cc:200]   --->   Operation 63 'sext' 'sext_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i16 %in_data_7_read" [HLS/case_6/case_6.cc:201]   --->   Operation 64 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.78ns)   --->   "%m13 = mul i6 %trunc_ln201_1, i6 %trunc_ln201" [HLS/case_6/case_6.cc:201]   --->   Operation 65 'mul' 'm13' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %m12" [HLS/case_6/case_6.cc:203]   --->   Operation 66 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (6.78ns)   --->   "%mul_ln203 = mul i18 %sext_ln203, i18 %sext_ln200" [HLS/case_6/case_6.cc:203]   --->   Operation 67 'mul' 'mul_ln203' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln203, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:6]   --->   Operation 68 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%m15 = trunc i18 %mul_ln203" [HLS/case_6/case_6.cc:203]   --->   Operation 69 'trunc' 'm15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i18 %mul_ln203" [HLS/case_6/case_6.cc:210]   --->   Operation 70 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln210_1 = trunc i6 %m13" [HLS/case_6/case_6.cc:210]   --->   Operation 71 'trunc' 'trunc_ln210_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i18 %mul_ln203" [HLS/case_6/case_6.cc:216]   --->   Operation 72 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4" [HLS/case_6/case_6.cc:26]   --->   Operation 73 'read' 'in_data_4_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%in5 = trunc i16 %in_data_4_read" [HLS/case_6/case_6.cc:26]   --->   Operation 74 'trunc' 'in5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%in_data_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5" [HLS/case_6/case_6.cc:28]   --->   Operation 75 'read' 'in_data_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%in6 = trunc i16 %in_data_5_read" [HLS/case_6/case_6.cc:28]   --->   Operation 76 'trunc' 'in6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i3 %in5" [HLS/case_6/case_6.cc:199]   --->   Operation 77 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.67ns)   --->   "%m11 = add i13 %trunc_ln199, i13 %sext_ln199" [HLS/case_6/case_6.cc:202]   --->   Operation 78 'add' 'm11' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (5.61ns)   --->   "%m14 = mul i13 %m11, i13 %in6" [HLS/case_6/case_6.cc:202]   --->   Operation 79 'mul' 'm14' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %trunc_ln203" [HLS/case_6/case_6.cc:203]   --->   Operation 80 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i6 %m13" [HLS/case_6/case_6.cc:204]   --->   Operation 81 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (5.38ns)   --->   "%mul_ln204 = mul i7 %zext_ln203, i7 %zext_ln204" [HLS/case_6/case_6.cc:204]   --->   Operation 82 'mul' 'mul_ln204' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%m16 = trunc i7 %mul_ln204" [HLS/case_6/case_6.cc:204]   --->   Operation 83 'trunc' 'm16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln204, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:7]   --->   Operation 84 'specfucore' 'specfucore_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i13 %m11" [HLS/case_6/case_6.cc:206]   --->   Operation 85 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.34ns)   --->   "%m22 = mul i4 %trunc_ln210, i4 %trunc_ln210_1" [HLS/case_6/case_6.cc:210]   --->   Operation 86 'mul' 'm22' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln360 = sext i13 %m14" [HLS/case_6/case_6.cc:360]   --->   Operation 87 'sext' 'sext_ln360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln360 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln360" [HLS/case_6/case_6.cc:360]   --->   Operation 88 'write' 'write_ln360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i4 %m22" [HLS/case_6/case_6.cc:361]   --->   Operation 89 'sext' 'sext_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln361 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln361" [HLS/case_6/case_6.cc:361]   --->   Operation 90 'write' 'write_ln361' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.20>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%in_data_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_1" [HLS/case_6/case_6.cc:20]   --->   Operation 91 'read' 'in_data_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%in2 = trunc i16 %in_data_1_read" [HLS/case_6/case_6.cc:20]   --->   Operation 92 'trunc' 'in2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i8 %in2" [HLS/case_6/case_6.cc:198]   --->   Operation 93 'sext' 'sext_ln198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (4.35ns)   --->   "%m10 = mul i9 %trunc_ln198, i9 %sext_ln198" [HLS/case_6/case_6.cc:198]   --->   Operation 94 'mul' 'm10' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln205_2 = sext i3 %m16" [HLS/case_6/case_6.cc:205]   --->   Operation 95 'sext' 'sext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln206 = sext i6 %m13" [HLS/case_6/case_6.cc:206]   --->   Operation 96 'sext' 'sext_ln206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (5.63ns)   --->   "%m18 = mul i11 %trunc_ln206, i11 %sext_ln206" [HLS/case_6/case_6.cc:206]   --->   Operation 97 'mul' 'm18' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i13 %m11" [HLS/case_6/case_6.cc:207]   --->   Operation 98 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (8.20ns)   --->   "%mul_ln207 = mul i16 %zext_ln207, i16 %sext_ln205_2" [HLS/case_6/case_6.cc:207]   --->   Operation 99 'mul' 'mul_ln207' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%m19 = trunc i16 %mul_ln207" [HLS/case_6/case_6.cc:207]   --->   Operation 100 'trunc' 'm19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln207, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:10]   --->   Operation 101 'specfucore' 'specfucore_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = trunc i11 %m18" [HLS/case_6/case_6.cc:216]   --->   Operation 102 'trunc' 'trunc_ln216_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node m28)   --->   "%mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216" [HLS/case_6/case_6.cc:216]   --->   Operation 103 'mul' 'mul_ln216' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = trunc i16 %mul_ln207" [HLS/case_6/case_6.cc:216]   --->   Operation 104 'trunc' 'trunc_ln216_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.78>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i9 %m10" [HLS/case_6/case_6.cc:205]   --->   Operation 105 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln205_3 = sext i3 %m16" [HLS/case_6/case_6.cc:205]   --->   Operation 106 'sext' 'sext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (6.78ns)   --->   "%mul_ln205 = mul i12 %sext_ln205_1, i12 %sext_ln205_3" [HLS/case_6/case_6.cc:205]   --->   Operation 107 'mul' 'mul_ln205' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln205, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:8]   --->   Operation 108 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%m17 = trunc i12 %mul_ln205" [HLS/case_6/case_6.cc:205]   --->   Operation 109 'trunc' 'm17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i9 %m19" [HLS/case_6/case_6.cc:208]   --->   Operation 110 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %m15" [HLS/case_6/case_6.cc:208]   --->   Operation 111 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (6.78ns)   --->   "%mul_ln208 = mul i18 %zext_ln208, i18 %zext_ln208_1" [HLS/case_6/case_6.cc:208]   --->   Operation 112 'mul' 'mul_ln208' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%m20 = trunc i18 %mul_ln208" [HLS/case_6/case_6.cc:208]   --->   Operation 113 'trunc' 'm20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln208, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:11]   --->   Operation 114 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i18 %mul_ln208" [HLS/case_6/case_6.cc:209]   --->   Operation 115 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node m28)   --->   "%mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216" [HLS/case_6/case_6.cc:216]   --->   Operation 116 'mul' 'mul_ln216' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i12 %mul_ln205" [HLS/case_6/case_6.cc:214]   --->   Operation 117 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.63>
ST_6 : Operation 118 [1/1] (1.91ns)   --->   "%m21 = add i8 %trunc_ln209, i8 %m17" [HLS/case_6/case_6.cc:218]   --->   Operation 118 'add' 'm21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node m28)   --->   "%mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216" [HLS/case_6/case_6.cc:216]   --->   Operation 119 'mul' 'mul_ln216' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i9 %m20" [HLS/case_6/case_6.cc:214]   --->   Operation 120 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (5.63ns)   --->   "%m26 = mul i11 %trunc_ln214, i11 %sext_ln214" [HLS/case_6/case_6.cc:214]   --->   Operation 121 'mul' 'm26' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/2] (2.10ns) (root node of the DSP)   --->   "%m28 = add i6 %trunc_ln216_2, i6 %mul_ln216" [HLS/case_6/case_6.cc:216]   --->   Operation 122 'add' 'm28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.42>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i3 %m16" [HLS/case_6/case_6.cc:205]   --->   Operation 123 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln212 = add i11 %m18, i11 %sext_ln205" [HLS/case_6/case_6.cc:212]   --->   Operation 124 'add' 'add_ln212' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %m21" [HLS/case_6/case_6.cc:213]   --->   Operation 125 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i8 %m17" [HLS/case_6/case_6.cc:213]   --->   Operation 126 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (6.42ns)   --->   "%mul_ln213 = mul i16 %zext_ln213_1, i16 %zext_ln213" [HLS/case_6/case_6.cc:213]   --->   Operation 127 'mul' 'mul_ln213' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i16 %mul_ln213" [HLS/case_6/case_6.cc:218]   --->   Operation 128 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln213, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:16]   --->   Operation 129 'specfucore' 'specfucore_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%m25 = trunc i16 %mul_ln213" [HLS/case_6/case_6.cc:213]   --->   Operation 130 'trunc' 'm25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (2.10ns) (root node of the DSP)   --->   "%m28 = add i6 %trunc_ln216_2, i6 %mul_ln216" [HLS/case_6/case_6.cc:216]   --->   Operation 131 'add' 'm28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = trunc i6 %m28" [HLS/case_6/case_6.cc:217]   --->   Operation 132 'trunc' 'trunc_ln217_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i11 %add_ln212" [HLS/case_6/case_6.cc:220]   --->   Operation 133 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = trunc i16 %mul_ln213" [HLS/case_6/case_6.cc:220]   --->   Operation 134 'trunc' 'trunc_ln220_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.49>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i11 %m26" [HLS/case_6/case_6.cc:215]   --->   Operation 135 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i11 %add_ln212" [HLS/case_6/case_6.cc:215]   --->   Operation 136 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (7.49ns)   --->   "%mul_ln215 = mul i22 %zext_ln215, i22 %sext_ln215" [HLS/case_6/case_6.cc:215]   --->   Operation 137 'mul' 'mul_ln215' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%m27 = trunc i22 %mul_ln215" [HLS/case_6/case_6.cc:215]   --->   Operation 138 'trunc' 'm27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln215, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:18]   --->   Operation 139 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i22 %mul_ln215" [HLS/case_6/case_6.cc:217]   --->   Operation 140 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.91ns)   --->   "%m30 = add i8 %trunc_ln218, i8 %m21" [HLS/case_6/case_6.cc:218]   --->   Operation 141 'add' 'm30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (1.82ns)   --->   "%m32 = add i6 %trunc_ln220_1, i6 %trunc_ln220" [HLS/case_6/case_6.cc:220]   --->   Operation 142 'add' 'm32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i11 %m26" [HLS/case_6/case_6.cc:223]   --->   Operation 143 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i6 %m28" [HLS/case_6/case_6.cc:223]   --->   Operation 144 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [3/3] (1.05ns) (grouped into DSP with root node m42)   --->   "%m35 = mul i13 %sext_ln223, i13 %sext_ln223_1" [HLS/case_6/case_6.cc:223]   --->   Operation 145 'mul' 'm35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i8 %m30" [HLS/case_6/case_6.cc:362]   --->   Operation 146 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln362 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln362" [HLS/case_6/case_6.cc:362]   --->   Operation 147 'write' 'write_ln362' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 148 [1/1] (3.49ns)   --->   "%m29 = mul i5 %trunc_ln217, i5 %trunc_ln217_1" [HLS/case_6/case_6.cc:219]   --->   Operation 148 'mul' 'm29' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (3.49ns)   --->   "%m31 = mul i5 %m29, i5 %trunc_ln217" [HLS/case_6/case_6.cc:219]   --->   Operation 149 'mul' 'm31' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i6 %m32" [HLS/case_6/case_6.cc:221]   --->   Operation 150 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i4 %m25" [HLS/case_6/case_6.cc:221]   --->   Operation 151 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (5.38ns)   --->   "%mul_ln221 = mul i9 %zext_ln221_1, i9 %zext_ln221" [HLS/case_6/case_6.cc:221]   --->   Operation 152 'mul' 'mul_ln221' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i9 %mul_ln221" [HLS/case_6/case_6.cc:228]   --->   Operation 153 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln221, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:24]   --->   Operation 154 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%m33 = trunc i9 %mul_ln221" [HLS/case_6/case_6.cc:221]   --->   Operation 155 'trunc' 'm33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node m42)   --->   "%m35 = mul i13 %sext_ln223, i13 %sext_ln223_1" [HLS/case_6/case_6.cc:223]   --->   Operation 156 'mul' 'm35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i11 %m27" [HLS/case_6/case_6.cc:224]   --->   Operation 157 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i6 %m32" [HLS/case_6/case_6.cc:224]   --->   Operation 158 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (5.63ns)   --->   "%m36 = mul i15 %sext_ln224, i15 %sext_ln224_1" [HLS/case_6/case_6.cc:224]   --->   Operation 159 'mul' 'm36' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i5 %m29" [HLS/case_6/case_6.cc:225]   --->   Operation 160 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i15 %m36" [HLS/case_6/case_6.cc:225]   --->   Operation 161 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.62ns)   --->   "%m37 = mul i3 %trunc_ln225_1, i3 %trunc_ln225" [HLS/case_6/case_6.cc:225]   --->   Operation 162 'mul' 'm37' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i15 %m36" [HLS/case_6/case_6.cc:230]   --->   Operation 163 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.20>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i5 %m31" [HLS/case_6/case_6.cc:222]   --->   Operation 164 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i5 %m29" [HLS/case_6/case_6.cc:222]   --->   Operation 165 'zext' 'zext_ln222_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (4.86ns)   --->   "%mul_ln222 = mul i9 %zext_ln222_1, i9 %zext_ln222" [HLS/case_6/case_6.cc:222]   --->   Operation 166 'mul' 'mul_ln222' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i9 %mul_ln222" [HLS/case_6/case_6.cc:228]   --->   Operation 167 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln222, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:25]   --->   Operation 168 'specfucore' 'specfucore_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node m42)   --->   "%m35 = mul i13 %sext_ln223, i13 %sext_ln223_1" [HLS/case_6/case_6.cc:223]   --->   Operation 169 'mul' 'm35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i6 %m32" [HLS/case_6/case_6.cc:226]   --->   Operation 170 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i5 %m31" [HLS/case_6/case_6.cc:226]   --->   Operation 171 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (5.38ns)   --->   "%mul_ln226 = mul i11 %zext_ln226_1, i11 %zext_ln226" [HLS/case_6/case_6.cc:226]   --->   Operation 172 'mul' 'mul_ln226' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%m38 = trunc i11 %mul_ln226" [HLS/case_6/case_6.cc:226]   --->   Operation 173 'trunc' 'm38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln226, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:29]   --->   Operation 174 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i3 %m33" [HLS/case_6/case_6.cc:227]   --->   Operation 175 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i3 %m37" [HLS/case_6/case_6.cc:227]   --->   Operation 176 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (3.22ns)   --->   "%mul_ln227 = mul i6 %zext_ln227_1, i6 %zext_ln227" [HLS/case_6/case_6.cc:227]   --->   Operation 177 'mul' 'mul_ln227' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i6 %mul_ln227" [HLS/case_6/case_6.cc:229]   --->   Operation 178 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln227, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:30]   --->   Operation 179 'specfucore' 'specfucore_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (2.34ns)   --->   "%m40 = mul i4 %trunc_ln228_1, i4 %trunc_ln228" [HLS/case_6/case_6.cc:228]   --->   Operation 180 'mul' 'm40' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln229_1 = trunc i11 %mul_ln226" [HLS/case_6/case_6.cc:229]   --->   Operation 181 'trunc' 'trunc_ln229_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.65ns)   --->   "%m41 = add i3 %trunc_ln229, i3 %trunc_ln229_1" [HLS/case_6/case_6.cc:229]   --->   Operation 182 'add' 'm41' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%m42 = add i13 %trunc_ln230, i13 %m35" [HLS/case_6/case_6.cc:230]   --->   Operation 183 'add' 'm42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.88>
ST_11 : Operation 184 [1/2] (2.10ns) (root node of the DSP)   --->   "%m42 = add i13 %trunc_ln230, i13 %m35" [HLS/case_6/case_6.cc:230]   --->   Operation 184 'add' 'm42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i13 %m42" [HLS/case_6/case_6.cc:231]   --->   Operation 185 'trunc' 'trunc_ln231' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i3 %m41" [HLS/case_6/case_6.cc:231]   --->   Operation 186 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (3.78ns)   --->   "%m43 = mul i6 %trunc_ln231, i6 %sext_ln231" [HLS/case_6/case_6.cc:231]   --->   Operation 187 'mul' 'm43' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i6 %m43" [HLS/case_6/case_6.cc:233]   --->   Operation 188 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i6 %m43" [HLS/case_6/case_6.cc:236]   --->   Operation 189 'trunc' 'trunc_ln236' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln236_1 = trunc i13 %m42" [HLS/case_6/case_6.cc:236]   --->   Operation 190 'trunc' 'trunc_ln236_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i13 %m42" [HLS/case_6/case_6.cc:238]   --->   Operation 191 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.20>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i13 %m42" [HLS/case_6/case_6.cc:232]   --->   Operation 192 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i5 %m38" [HLS/case_6/case_6.cc:232]   --->   Operation 193 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (8.20ns)   --->   "%mul_ln232 = mul i18 %sext_ln232, i18 %sext_ln232_1" [HLS/case_6/case_6.cc:232]   --->   Operation 194 'mul' 'mul_ln232' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln232, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:35]   --->   Operation 195 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%m44 = trunc i18 %mul_ln232" [HLS/case_6/case_6.cc:232]   --->   Operation 196 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.62ns)   --->   "%m45 = mul i3 %trunc_ln233, i3 %m41" [HLS/case_6/case_6.cc:233]   --->   Operation 197 'mul' 'm45' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (3.49ns)   --->   "%mul_ln236 = mul i5 %trunc_ln236, i5 %trunc_ln236_1" [HLS/case_6/case_6.cc:236]   --->   Operation 198 'mul' 'mul_ln236' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i4 %m40" [HLS/case_6/case_6.cc:236]   --->   Operation 199 'sext' 'sext_ln236' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.78ns)   --->   "%m48 = add i5 %mul_ln236, i5 %sext_ln236" [HLS/case_6/case_6.cc:236]   --->   Operation 200 'add' 'm48' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.20>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i13 %m42" [HLS/case_6/case_6.cc:232]   --->   Operation 201 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i13 %m44" [HLS/case_6/case_6.cc:235]   --->   Operation 202 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i13 %m44" [HLS/case_6/case_6.cc:235]   --->   Operation 203 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (8.20ns)   --->   "%mul_ln235 = mul i21 %zext_ln235, i21 %zext_ln232" [HLS/case_6/case_6.cc:235]   --->   Operation 204 'mul' 'mul_ln235' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%m47 = trunc i21 %mul_ln235" [HLS/case_6/case_6.cc:235]   --->   Operation 205 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln235, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:38]   --->   Operation 206 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln237_1 = sext i5 %m48" [HLS/case_6/case_6.cc:237]   --->   Operation 207 'sext' 'sext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln237_2 = sext i5 %m48" [HLS/case_6/case_6.cc:237]   --->   Operation 208 'sext' 'sext_ln237_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (8.20ns)   --->   "%mul_ln237 = mul i18 %sext_ln235, i18 %sext_ln237_2" [HLS/case_6/case_6.cc:237]   --->   Operation 209 'mul' 'mul_ln237' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln237, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:40]   --->   Operation 210 'specfucore' 'specfucore_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%m49 = trunc i18 %mul_ln237" [HLS/case_6/case_6.cc:237]   --->   Operation 211 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%m50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln238, i1 0" [HLS/case_6/case_6.cc:238]   --->   Operation 212 'bitconcatenate' 'm50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i9 %m50" [HLS/case_6/case_6.cc:240]   --->   Operation 213 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (6.78ns)   --->   "%mul_ln240 = mul i14 %zext_ln240, i14 %sext_ln237_1" [HLS/case_6/case_6.cc:240]   --->   Operation 214 'mul' 'mul_ln240' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%m52 = trunc i14 %mul_ln240" [HLS/case_6/case_6.cc:240]   --->   Operation 215 'trunc' 'm52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln240, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:43]   --->   Operation 216 'specfucore' 'specfucore_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i14 %mul_ln240" [HLS/case_6/case_6.cc:242]   --->   Operation 217 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.13>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i5 %m48" [HLS/case_6/case_6.cc:237]   --->   Operation 218 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i13 %m49" [HLS/case_6/case_6.cc:239]   --->   Operation 219 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln239_1 = sext i6 %m43" [HLS/case_6/case_6.cc:239]   --->   Operation 220 'sext' 'sext_ln239_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (5.61ns)   --->   "%mul_ln239 = mul i16 %sext_ln239, i16 %sext_ln239_1" [HLS/case_6/case_6.cc:239]   --->   Operation 221 'mul' 'mul_ln239' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i3 %m45" [HLS/case_6/case_6.cc:241]   --->   Operation 222 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i10 %m47" [HLS/case_6/case_6.cc:241]   --->   Operation 223 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (7.13ns)   --->   "%mul_ln241 = mul i13 %zext_ln241, i13 %sext_ln241" [HLS/case_6/case_6.cc:241]   --->   Operation 224 'mul' 'mul_ln241' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%m53 = trunc i13 %mul_ln241" [HLS/case_6/case_6.cc:241]   --->   Operation 225 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:44]   --->   Operation 226 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i5 %m48" [HLS/case_6/case_6.cc:242]   --->   Operation 227 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.78ns)   --->   "%m54 = mul i6 %trunc_ln242, i6 %sext_ln242" [HLS/case_6/case_6.cc:242]   --->   Operation 228 'mul' 'm54' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (7.13ns)   --->   "%mul_ln243 = mul i13 %zext_ln241, i13 %sext_ln237" [HLS/case_6/case_6.cc:243]   --->   Operation 229 'mul' 'mul_ln243' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i13 %mul_ln243" [HLS/case_6/case_6.cc:252]   --->   Operation 230 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln243, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:46]   --->   Operation 231 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i7 %m52" [HLS/case_6/case_6.cc:244]   --->   Operation 232 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (7.13ns)   --->   "%mul_ln244 = mul i13 %zext_ln241, i13 %zext_ln244" [HLS/case_6/case_6.cc:244]   --->   Operation 233 'mul' 'mul_ln244' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%m56 = trunc i13 %mul_ln244" [HLS/case_6/case_6.cc:244]   --->   Operation 234 'trunc' 'm56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln244, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:47]   --->   Operation 235 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i9 %m50" [HLS/case_6/case_6.cc:245]   --->   Operation 236 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln245_1 = sext i7 %m52" [HLS/case_6/case_6.cc:245]   --->   Operation 237 'sext' 'sext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (4.35ns)   --->   "%m57 = mul i15 %sext_ln245, i15 %sext_ln245_1" [HLS/case_6/case_6.cc:245]   --->   Operation 238 'mul' 'm57' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i6 %m54" [HLS/case_6/case_6.cc:248]   --->   Operation 239 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = trunc i13 %mul_ln244" [HLS/case_6/case_6.cc:248]   --->   Operation 240 'trunc' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i15 %m57" [HLS/case_6/case_6.cc:252]   --->   Operation 241 'trunc' 'trunc_ln252_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln363 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %mul_ln239" [HLS/case_6/case_6.cc:363]   --->   Operation 242 'write' 'write_ln363' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.91>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i10 %m53" [HLS/case_6/case_6.cc:246]   --->   Operation 243 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i15 %m57" [HLS/case_6/case_6.cc:246]   --->   Operation 244 'zext' 'zext_ln246_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (8.91ns)   --->   "%mul_ln246 = mul i21 %zext_ln246_1, i21 %zext_ln246" [HLS/case_6/case_6.cc:246]   --->   Operation 245 'mul' 'mul_ln246' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%m58 = trunc i21 %mul_ln246" [HLS/case_6/case_6.cc:246]   --->   Operation 246 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln246, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:49]   --->   Operation 247 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i6 %m54" [HLS/case_6/case_6.cc:247]   --->   Operation 248 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (4.35ns)   --->   "%m59 = mul i15 %sext_ln245, i15 %sext_ln247" [HLS/case_6/case_6.cc:247]   --->   Operation 249 'mul' 'm59' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (3.49ns)   --->   "%m60 = mul i5 %trunc_ln248_1, i5 %trunc_ln248" [HLS/case_6/case_6.cc:248]   --->   Operation 250 'mul' 'm60' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (2.25ns) (grouped into DSP with root node m64)   --->   "%add_ln252 = add i6 %m54, i6 %trunc_ln252" [HLS/case_6/case_6.cc:252]   --->   Operation 251 'add' 'add_ln252' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 252 [4/4] (1.05ns) (root node of the DSP)   --->   "%m64 = mul i6 %trunc_ln252_1, i6 %add_ln252" [HLS/case_6/case_6.cc:252]   --->   Operation 252 'mul' 'm64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i21 %mul_ln246" [HLS/case_6/case_6.cc:255]   --->   Operation 253 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i15 %m59" [HLS/case_6/case_6.cc:364]   --->   Operation 254 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln364 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln364" [HLS/case_6/case_6.cc:364]   --->   Operation 255 'write' 'write_ln364' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.13>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i6 %m54" [HLS/case_6/case_6.cc:248]   --->   Operation 256 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i10 %m58" [HLS/case_6/case_6.cc:250]   --->   Operation 257 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (7.13ns)   --->   "%mul_ln250 = mul i16 %sext_ln250, i16 %sext_ln248" [HLS/case_6/case_6.cc:250]   --->   Operation 258 'mul' 'mul_ln250' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln250, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:53]   --->   Operation 259 'specfucore' 'specfucore_ln53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%m62 = trunc i16 %mul_ln250" [HLS/case_6/case_6.cc:250]   --->   Operation 260 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [3/4] (1.05ns) (root node of the DSP)   --->   "%m64 = mul i6 %trunc_ln252_1, i6 %add_ln252" [HLS/case_6/case_6.cc:252]   --->   Operation 261 'mul' 'm64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i5 %m60" [HLS/case_6/case_6.cc:255]   --->   Operation 262 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [3/3] (1.05ns) (grouped into DSP with root node m69)   --->   "%mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255" [HLS/case_6/case_6.cc:255]   --->   Operation 263 'mul' 'mul_ln255' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i14 %m62" [HLS/case_6/case_6.cc:365]   --->   Operation 264 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln365 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln365" [HLS/case_6/case_6.cc:365]   --->   Operation 265 'write' 'write_ln365' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.05>
ST_17 : Operation 266 [2/4] (1.05ns) (root node of the DSP)   --->   "%m64 = mul i6 %trunc_ln252_1, i6 %add_ln252" [HLS/case_6/case_6.cc:252]   --->   Operation 266 'mul' 'm64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node m69)   --->   "%mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255" [HLS/case_6/case_6.cc:255]   --->   Operation 267 'mul' 'mul_ln255' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.38>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i6 %m56" [HLS/case_6/case_6.cc:248]   --->   Operation 268 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i5 %m60" [HLS/case_6/case_6.cc:251]   --->   Operation 269 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (4.86ns)   --->   "%mul_ln251 = mul i10 %sext_ln251, i10 %sext_ln251" [HLS/case_6/case_6.cc:251]   --->   Operation 270 'mul' 'mul_ln251' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln251, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:54]   --->   Operation 271 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/4] (0.00ns) (root node of the DSP)   --->   "%m64 = mul i6 %trunc_ln252_1, i6 %add_ln252" [HLS/case_6/case_6.cc:252]   --->   Operation 272 'mul' 'm64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i6 %m64" [HLS/case_6/case_6.cc:253]   --->   Operation 273 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (5.38ns)   --->   "%mul_ln253 = mul i12 %zext_ln248, i12 %sext_ln253" [HLS/case_6/case_6.cc:253]   --->   Operation 274 'mul' 'mul_ln253' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%m65 = trunc i12 %mul_ln253" [HLS/case_6/case_6.cc:253]   --->   Operation 275 'trunc' 'm65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln253, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:56]   --->   Operation 276 'specfucore' 'specfucore_ln56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i10 %mul_ln251" [HLS/case_6/case_6.cc:254]   --->   Operation 277 'trunc' 'trunc_ln254' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln254_1 = trunc i12 %mul_ln253" [HLS/case_6/case_6.cc:254]   --->   Operation 278 'trunc' 'trunc_ln254_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node m69)   --->   "%mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255" [HLS/case_6/case_6.cc:255]   --->   Operation 279 'mul' 'mul_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i6 %m64" [HLS/case_6/case_6.cc:257]   --->   Operation 280 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%m69 = add i8 %mul_ln255, i8 %sext_ln257" [HLS/case_6/case_6.cc:257]   --->   Operation 281 'add' 'm69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.49>
ST_19 : Operation 282 [1/1] (3.49ns)   --->   "%m66 = mul i5 %trunc_ln254, i5 %trunc_ln254_1" [HLS/case_6/case_6.cc:254]   --->   Operation 282 'mul' 'm66' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/2] (2.10ns) (root node of the DSP)   --->   "%m69 = add i8 %mul_ln255, i8 %sext_ln257" [HLS/case_6/case_6.cc:257]   --->   Operation 283 'add' 'm69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i8 %m69" [HLS/case_6/case_6.cc:95]   --->   Operation 284 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.42>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i6 %m65" [HLS/case_6/case_6.cc:256]   --->   Operation 285 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i5 %m66" [HLS/case_6/case_6.cc:256]   --->   Operation 286 'zext' 'zext_ln256_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln256_2 = zext i5 %m66" [HLS/case_6/case_6.cc:256]   --->   Operation 287 'zext' 'zext_ln256_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (5.38ns)   --->   "%mul_ln256 = mul i9 %zext_ln256_2, i9 %zext_ln256" [HLS/case_6/case_6.cc:256]   --->   Operation 288 'mul' 'mul_ln256' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%m68 = trunc i9 %mul_ln256" [HLS/case_6/case_6.cc:256]   --->   Operation 289 'trunc' 'm68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln256, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:59]   --->   Operation 290 'specfucore' 'specfucore_ln59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i8 %m69" [HLS/case_6/case_6.cc:258]   --->   Operation 291 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i6 %m64" [HLS/case_6/case_6.cc:258]   --->   Operation 292 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i6 %m64" [HLS/case_6/case_6.cc:258]   --->   Operation 293 'sext' 'sext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (6.42ns)   --->   "%mul_ln258 = mul i14 %sext_ln258_1, i14 %sext_ln258_2" [HLS/case_6/case_6.cc:258]   --->   Operation 294 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln258, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:61]   --->   Operation 295 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%m70 = trunc i14 %mul_ln258" [HLS/case_6/case_6.cc:258]   --->   Operation 296 'trunc' 'm70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (5.38ns)   --->   "%mul_ln259 = mul i11 %zext_ln256_1, i11 %zext_ln258" [HLS/case_6/case_6.cc:259]   --->   Operation 297 'mul' 'mul_ln259' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%m71 = trunc i11 %mul_ln259" [HLS/case_6/case_6.cc:259]   --->   Operation 298 'trunc' 'm71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln259, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:62]   --->   Operation 299 'specfucore' 'specfucore_ln62' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.78>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i8 %m69" [HLS/case_6/case_6.cc:258]   --->   Operation 300 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %m71" [HLS/case_6/case_6.cc:260]   --->   Operation 301 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i4 %m68" [HLS/case_6/case_6.cc:260]   --->   Operation 302 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (4.86ns)   --->   "%mul_ln260 = mul i9 %zext_ln260, i9 %sext_ln260" [HLS/case_6/case_6.cc:260]   --->   Operation 303 'mul' 'mul_ln260' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%m72 = trunc i9 %mul_ln260" [HLS/case_6/case_6.cc:260]   --->   Operation 304 'trunc' 'm72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln260, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:63]   --->   Operation 305 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m65, i1 0" [HLS/case_6/case_6.cc:261]   --->   Operation 306 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i9 %m70" [HLS/case_6/case_6.cc:262]   --->   Operation 307 'sext' 'sext_ln262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i9 %m70" [HLS/case_6/case_6.cc:262]   --->   Operation 308 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln262_1 = sext i7 %shl_ln" [HLS/case_6/case_6.cc:262]   --->   Operation 309 'sext' 'sext_ln262_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (6.78ns)   --->   "%mul_ln262 = mul i15 %zext_ln262, i15 %sext_ln262_1" [HLS/case_6/case_6.cc:262]   --->   Operation 310 'mul' 'mul_ln262' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i15 %mul_ln262" [HLS/case_6/case_6.cc:269]   --->   Operation 311 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:65]   --->   Operation 312 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (6.78ns)   --->   "%mul_ln263 = mul i17 %sext_ln262, i17 %sext_ln258" [HLS/case_6/case_6.cc:263]   --->   Operation 313 'mul' 'mul_ln263' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln263, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:66]   --->   Operation 314 'specfucore' 'specfucore_ln66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%m75 = trunc i17 %mul_ln263" [HLS/case_6/case_6.cc:263]   --->   Operation 315 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (1.87ns)   --->   "%m76 = add i7 %trunc_ln95, i7 %shl_ln" [HLS/case_6/case_6.cc:264]   --->   Operation 316 'add' 'm76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%m78 = trunc i15 %mul_ln262" [HLS/case_6/case_6.cc:265]   --->   Operation 317 'trunc' 'm78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:69]   --->   Operation 318 'specfucore' 'specfucore_ln69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i15 %mul_ln262" [HLS/case_6/case_6.cc:268]   --->   Operation 319 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = trunc i7 %m76" [HLS/case_6/case_6.cc:268]   --->   Operation 320 'trunc' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i17 %mul_ln263" [HLS/case_6/case_6.cc:270]   --->   Operation 321 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln278 = trunc i7 %m76" [HLS/case_6/case_6.cc:278]   --->   Operation 322 'trunc' 'trunc_ln278' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.64>
ST_22 : Operation 323 [1/1] (1.78ns)   --->   "%m77 = add i5 %m78, i5 %m72" [HLS/case_6/case_6.cc:265]   --->   Operation 323 'add' 'm77' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln268, i1 0" [HLS/case_6/case_6.cc:268]   --->   Operation 324 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (1.78ns)   --->   "%m80 = add i5 %shl_ln1, i5 %trunc_ln268_1" [HLS/case_6/case_6.cc:268]   --->   Operation 325 'add' 'm80' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [1/1] (3.74ns)   --->   "%m81 = mul i7 %trunc_ln269, i7 %m76" [HLS/case_6/case_6.cc:270]   --->   Operation 326 'mul' 'm81' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (1.87ns)   --->   "%m82 = add i7 %m81, i7 %trunc_ln270" [HLS/case_6/case_6.cc:270]   --->   Operation 327 'add' 'm82' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i5 %m77" [HLS/case_6/case_6.cc:272]   --->   Operation 328 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i5 %m77" [HLS/case_6/case_6.cc:272]   --->   Operation 329 'zext' 'zext_ln272_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (4.86ns)   --->   "%mul_ln272 = mul i9 %zext_ln272_1, i9 %zext_ln272_1" [HLS/case_6/case_6.cc:272]   --->   Operation 330 'mul' 'mul_ln272' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i9 %mul_ln272" [HLS/case_6/case_6.cc:276]   --->   Operation 331 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln272, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:75]   --->   Operation 332 'specfucore' 'specfucore_ln75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln274 = sext i5 %m80" [HLS/case_6/case_6.cc:274]   --->   Operation 333 'sext' 'sext_ln274' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (4.86ns)   --->   "%mul_ln274 = mul i10 %zext_ln272, i10 %sext_ln274" [HLS/case_6/case_6.cc:274]   --->   Operation 334 'mul' 'mul_ln274' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%m86 = trunc i10 %mul_ln274" [HLS/case_6/case_6.cc:274]   --->   Operation 335 'trunc' 'm86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln274, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:77]   --->   Operation 336 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln276_1 = trunc i7 %m81" [HLS/case_6/case_6.cc:276]   --->   Operation 337 'trunc' 'trunc_ln276_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i10 %mul_ln274" [HLS/case_6/case_6.cc:281]   --->   Operation 338 'trunc' 'trunc_ln281_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.78>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i5 %m78" [HLS/case_6/case_6.cc:269]   --->   Operation 339 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i9 %m75" [HLS/case_6/case_6.cc:271]   --->   Operation 340 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i7 %m82" [HLS/case_6/case_6.cc:271]   --->   Operation 341 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (6.78ns)   --->   "%mul_ln271 = mul i16 %sext_ln271, i16 %sext_ln271_1" [HLS/case_6/case_6.cc:271]   --->   Operation 342 'mul' 'mul_ln271' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln271, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:74]   --->   Operation 343 'specfucore' 'specfucore_ln74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%m83 = trunc i16 %mul_ln271" [HLS/case_6/case_6.cc:271]   --->   Operation 344 'trunc' 'm83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %m86" [HLS/case_6/case_6.cc:275]   --->   Operation 345 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (4.86ns)   --->   "%mul_ln275 = mul i10 %zext_ln269, i10 %zext_ln275" [HLS/case_6/case_6.cc:275]   --->   Operation 346 'mul' 'mul_ln275' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%m87 = trunc i10 %mul_ln275" [HLS/case_6/case_6.cc:275]   --->   Operation 347 'trunc' 'm87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln275, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:78]   --->   Operation 348 'specfucore' 'specfucore_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (1.73ns)   --->   "%m88 = add i4 %trunc_ln276, i4 %trunc_ln276_1" [HLS/case_6/case_6.cc:276]   --->   Operation 349 'add' 'm88' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (2.34ns)   --->   "%mul_ln278 = mul i4 %trunc_ln278, i4 %m88" [HLS/case_6/case_6.cc:278]   --->   Operation 350 'mul' 'mul_ln278' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [1/1] (2.34ns)   --->   "%mul_ln283_1 = mul i4 %mul_ln278, i4 %trunc_ln268" [HLS/case_6/case_6.cc:283]   --->   Operation 351 'mul' 'mul_ln283_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i4 %mul_ln283_1" [HLS/case_6/case_6.cc:281]   --->   Operation 352 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i13 %m83" [HLS/case_6/case_6.cc:366]   --->   Operation 353 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln366 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln366" [HLS/case_6/case_6.cc:366]   --->   Operation 354 'write' 'write_ln366' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.90>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i7 %m82" [HLS/case_6/case_6.cc:277]   --->   Operation 355 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln277_3 = sext i4 %m88" [HLS/case_6/case_6.cc:277]   --->   Operation 356 'sext' 'sext_ln277_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (5.90ns)   --->   "%mul_ln277 = mul i11 %sext_ln277, i11 %sext_ln277_3" [HLS/case_6/case_6.cc:277]   --->   Operation 357 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln277, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:80]   --->   Operation 358 'specfucore' 'specfucore_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%m89 = trunc i11 %mul_ln277" [HLS/case_6/case_6.cc:277]   --->   Operation 359 'trunc' 'm89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln281, i1 0" [HLS/case_6/case_6.cc:281]   --->   Operation 360 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (1.65ns)   --->   "%m93 = add i3 %trunc_ln, i3 %trunc_ln281_1" [HLS/case_6/case_6.cc:281]   --->   Operation 361 'add' 'm93' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.42>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln277_2 = sext i4 %m88" [HLS/case_6/case_6.cc:277]   --->   Operation 362 'sext' 'sext_ln277_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln279_1 = sext i8 %m89" [HLS/case_6/case_6.cc:279]   --->   Operation 363 'sext' 'sext_ln279_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (6.42ns)   --->   "%m91 = mul i12 %sext_ln279_1, i12 %sext_ln277_2" [HLS/case_6/case_6.cc:279]   --->   Operation 364 'mul' 'm91' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i12 %m91, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:82]   --->   Operation 365 'specfucore' 'specfucore_ln82' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.85>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i4 %m88" [HLS/case_6/case_6.cc:282]   --->   Operation 366 'sext' 'sext_ln282' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i12 %m91" [HLS/case_6/case_6.cc:282]   --->   Operation 367 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (7.85ns)   --->   "%mul_ln282 = mul i16 %zext_ln282, i16 %sext_ln282" [HLS/case_6/case_6.cc:282]   --->   Operation 368 'mul' 'mul_ln282' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%m94 = trunc i16 %mul_ln282" [HLS/case_6/case_6.cc:282]   --->   Operation 369 'trunc' 'm94' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:85]   --->   Operation 370 'specfucore' 'specfucore_ln85' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.49>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln277_1 = sext i4 %m88" [HLS/case_6/case_6.cc:277]   --->   Operation 371 'sext' 'sext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i8 %m89" [HLS/case_6/case_6.cc:279]   --->   Operation 372 'sext' 'sext_ln279' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i5 %m87" [HLS/case_6/case_6.cc:280]   --->   Operation 373 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (4.86ns)   --->   "%mul_ln280 = mul i9 %zext_ln280_1, i9 %sext_ln277_1" [HLS/case_6/case_6.cc:280]   --->   Operation 374 'mul' 'mul_ln280' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i9 %mul_ln280" [HLS/case_6/case_6.cc:283]   --->   Operation 375 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln280, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:83]   --->   Operation 376 'specfucore' 'specfucore_ln83' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (2.34ns)   --->   "%mul_ln283 = mul i4 %mul_ln283_1, i4 %trunc_ln283" [HLS/case_6/case_6.cc:283]   --->   Operation 377 'mul' 'mul_ln283' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i11 %m94" [HLS/case_6/case_6.cc:285]   --->   Operation 378 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (7.49ns)   --->   "%mul_ln285 = mul i19 %zext_ln285, i19 %sext_ln279" [HLS/case_6/case_6.cc:285]   --->   Operation 379 'mul' 'mul_ln285' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%m97 = trunc i19 %mul_ln285" [HLS/case_6/case_6.cc:285]   --->   Operation 380 'trunc' 'm97' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln285, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:88]   --->   Operation 381 'specfucore' 'specfucore_ln88' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.85>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%m90 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %mul_ln283_1, i1 0" [HLS/case_6/case_6.cc:278]   --->   Operation 382 'bitconcatenate' 'm90' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i5 %m87" [HLS/case_6/case_6.cc:280]   --->   Operation 383 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%m95 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %mul_ln283, i1 0" [HLS/case_6/case_6.cc:283]   --->   Operation 384 'bitconcatenate' 'm95' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln284 = sext i5 %m90" [HLS/case_6/case_6.cc:284]   --->   Operation 385 'sext' 'sext_ln284' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln284_1 = sext i5 %m90" [HLS/case_6/case_6.cc:284]   --->   Operation 386 'sext' 'sext_ln284_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (4.86ns)   --->   "%mul_ln284 = mul i10 %zext_ln280, i10 %sext_ln284_1" [HLS/case_6/case_6.cc:284]   --->   Operation 387 'mul' 'mul_ln284' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%m96 = trunc i10 %mul_ln284" [HLS/case_6/case_6.cc:292]   --->   Operation 388 'trunc' 'm96' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:87]   --->   Operation 389 'specfucore' 'specfucore_ln87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i12 %m91" [HLS/case_6/case_6.cc:286]   --->   Operation 390 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (7.85ns)   --->   "%mul_ln286 = mul i17 %sext_ln286, i17 %sext_ln284" [HLS/case_6/case_6.cc:286]   --->   Operation 391 'mul' 'mul_ln286' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:89]   --->   Operation 392 'specfucore' 'specfucore_ln89' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%m98 = trunc i17 %mul_ln286" [HLS/case_6/case_6.cc:286]   --->   Operation 393 'trunc' 'm98' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i5 %m95" [HLS/case_6/case_6.cc:287]   --->   Operation 394 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i12 %m91" [HLS/case_6/case_6.cc:287]   --->   Operation 395 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (5.62ns)   --->   "%m99 = mul i14 %sext_ln287_1, i14 %sext_ln287" [HLS/case_6/case_6.cc:287]   --->   Operation 396 'mul' 'm99' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i17 %mul_ln286" [HLS/case_6/case_6.cc:288]   --->   Operation 397 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i11 %m97" [HLS/case_6/case_6.cc:289]   --->   Operation 398 'sext' 'sext_ln289' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (7.49ns)   --->   "%mul_ln289 = mul i22 %sext_ln289, i22 %sext_ln289" [HLS/case_6/case_6.cc:289]   --->   Operation 399 'mul' 'mul_ln289' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln289, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:92]   --->   Operation 400 'specfucore' 'specfucore_ln92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%m101 = trunc i22 %mul_ln289" [HLS/case_6/case_6.cc:289]   --->   Operation 401 'trunc' 'm101' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i14 %m99" [HLS/case_6/case_6.cc:290]   --->   Operation 402 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i22 %mul_ln289" [HLS/case_6/case_6.cc:291]   --->   Operation 403 'trunc' 'trunc_ln291' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i14 %m99" [HLS/case_6/case_6.cc:292]   --->   Operation 404 'trunc' 'trunc_ln292' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i14 %m99" [HLS/case_6/case_6.cc:293]   --->   Operation 405 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.85>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i3 %trunc_ln288" [HLS/case_6/case_6.cc:288]   --->   Operation 406 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i3 %m93" [HLS/case_6/case_6.cc:288]   --->   Operation 407 'zext' 'zext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (3.22ns)   --->   "%mul_ln288 = mul i6 %zext_ln288, i6 %zext_ln288_1" [HLS/case_6/case_6.cc:288]   --->   Operation 408 'mul' 'mul_ln288' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i6 %mul_ln288" [HLS/case_6/case_6.cc:297]   --->   Operation 409 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%specfucore_ln91 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln288, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:91]   --->   Operation 410 'specfucore' 'specfucore_ln91' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (3.74ns)   --->   "%m102 = mul i7 %trunc_ln290, i7 %trunc_ln290" [HLS/case_6/case_6.cc:290]   --->   Operation 411 'mul' 'm102' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i12 %m101" [HLS/case_6/case_6.cc:291]   --->   Operation 412 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i5 %trunc_ln291" [HLS/case_6/case_6.cc:291]   --->   Operation 413 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i5 %m96" [HLS/case_6/case_6.cc:291]   --->   Operation 414 'zext' 'zext_ln291_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (4.86ns)   --->   "%mul_ln291 = mul i10 %zext_ln291_1, i10 %zext_ln291_2" [HLS/case_6/case_6.cc:291]   --->   Operation 415 'mul' 'mul_ln291' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "%m103 = trunc i10 %mul_ln291" [HLS/case_6/case_6.cc:291]   --->   Operation 416 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln291, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:94]   --->   Operation 417 'specfucore' 'specfucore_ln94' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [1/1] (3.49ns)   --->   "%m104 = mul i5 %trunc_ln292, i5 %m96" [HLS/case_6/case_6.cc:292]   --->   Operation 418 'mul' 'm104' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (5.61ns)   --->   "%m105 = mul i13 %m98, i13 %trunc_ln293" [HLS/case_6/case_6.cc:293]   --->   Operation 419 'mul' 'm105' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 420 [1/1] (7.85ns)   --->   "%mul_ln295 = mul i24 %zext_ln291, i24 %zext_ln291" [HLS/case_6/case_6.cc:295]   --->   Operation 420 'mul' 'mul_ln295' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i24 %mul_ln295" [HLS/case_6/case_6.cc:301]   --->   Operation 421 'trunc' 'trunc_ln301' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln295, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:98]   --->   Operation 422 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%m107 = trunc i24 %mul_ln295" [HLS/case_6/case_6.cc:295]   --->   Operation 423 'trunc' 'm107' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln297_1 = trunc i10 %mul_ln291" [HLS/case_6/case_6.cc:297]   --->   Operation 424 'trunc' 'trunc_ln297_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (1.62ns)   --->   "%m109 = mul i3 %trunc_ln297_1, i3 %trunc_ln297" [HLS/case_6/case_6.cc:297]   --->   Operation 425 'mul' 'm109' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln301_1 = trunc i13 %m105" [HLS/case_6/case_6.cc:301]   --->   Operation 426 'trunc' 'trunc_ln301_1' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 8.20>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i5 %m103" [HLS/case_6/case_6.cc:294]   --->   Operation 427 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i13 %m105" [HLS/case_6/case_6.cc:294]   --->   Operation 428 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln294_1 = zext i13 %m105" [HLS/case_6/case_6.cc:294]   --->   Operation 429 'zext' 'zext_ln294_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 430 [1/1] (8.20ns)   --->   "%mul_ln294 = mul i15 %zext_ln294_1, i15 %sext_ln294" [HLS/case_6/case_6.cc:294]   --->   Operation 430 'mul' 'mul_ln294' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [1/1] (0.00ns)   --->   "%m106 = trunc i15 %mul_ln294" [HLS/case_6/case_6.cc:294]   --->   Operation 431 'trunc' 'm106' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln294, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:97]   --->   Operation 432 'specfucore' 'specfucore_ln97' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i9 %m107" [HLS/case_6/case_6.cc:296]   --->   Operation 433 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln296 = sext i5 %m104" [HLS/case_6/case_6.cc:296]   --->   Operation 434 'sext' 'sext_ln296' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 435 [1/1] (6.78ns)   --->   "%mul_ln296 = mul i13 %zext_ln296, i13 %sext_ln296" [HLS/case_6/case_6.cc:296]   --->   Operation 435 'mul' 'mul_ln296' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i13 %mul_ln296" [HLS/case_6/case_6.cc:300]   --->   Operation 436 'trunc' 'trunc_ln300' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln296, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:99]   --->   Operation 437 'specfucore' 'specfucore_ln99' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i7 %m102" [HLS/case_6/case_6.cc:298]   --->   Operation 438 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (8.20ns)   --->   "%mul_ln298 = mul i20 %zext_ln294, i20 %sext_ln298" [HLS/case_6/case_6.cc:298]   --->   Operation 439 'mul' 'mul_ln298' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i20 %mul_ln298" [HLS/case_6/case_6.cc:307]   --->   Operation 440 'trunc' 'trunc_ln307' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln298, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:101]   --->   Operation 441 'specfucore' 'specfucore_ln101' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%m110 = trunc i20 %mul_ln298" [HLS/case_6/case_6.cc:298]   --->   Operation 442 'trunc' 'm110' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i5 %m103" [HLS/case_6/case_6.cc:299]   --->   Operation 443 'sext' 'sext_ln299' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (1.82ns)   --->   "%m111 = add i9 %m107, i9 %sext_ln299" [HLS/case_6/case_6.cc:299]   --->   Operation 444 'add' 'm111' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.90>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln300 = sext i3 %m109" [HLS/case_6/case_6.cc:300]   --->   Operation 445 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/1] (1.82ns)   --->   "%m112 = add i6 %trunc_ln300, i6 %sext_ln300" [HLS/case_6/case_6.cc:300]   --->   Operation 446 'add' 'm112' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 447 [1/1] (5.62ns)   --->   "%m113 = mul i12 %trunc_ln301, i12 %trunc_ln301_1" [HLS/case_6/case_6.cc:301]   --->   Operation 447 'mul' 'm113' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln302 = sext i7 %m106" [HLS/case_6/case_6.cc:302]   --->   Operation 448 'sext' 'sext_ln302' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (5.62ns)   --->   "%m114 = mul i12 %trunc_ln301_1, i12 %sext_ln302" [HLS/case_6/case_6.cc:302]   --->   Operation 449 'mul' 'm114' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i7 %m110" [HLS/case_6/case_6.cc:304]   --->   Operation 450 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i3 %m109" [HLS/case_6/case_6.cc:304]   --->   Operation 451 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (5.90ns)   --->   "%mul_ln304 = mul i10 %zext_ln304, i10 %sext_ln304" [HLS/case_6/case_6.cc:304]   --->   Operation 452 'mul' 'mul_ln304' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%m116 = trunc i10 %mul_ln304" [HLS/case_6/case_6.cc:304]   --->   Operation 453 'trunc' 'm116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln304, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:107]   --->   Operation 454 'specfucore' 'specfucore_ln107' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 455 [1/1] (5.61ns)   --->   "%m119 = mul i13 %trunc_ln307, i13 %trunc_ln307" [HLS/case_6/case_6.cc:307]   --->   Operation 455 'mul' 'm119' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln367 = sext i6 %m112" [HLS/case_6/case_6.cc:367]   --->   Operation 456 'sext' 'sext_ln367' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln367 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln367" [HLS/case_6/case_6.cc:367]   --->   Operation 457 'write' 'write_ln367' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln368 = sext i13 %m119" [HLS/case_6/case_6.cc:368]   --->   Operation 458 'sext' 'sext_ln368' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln368" [HLS/case_6/case_6.cc:368]   --->   Operation 459 'write' 'write_ln368' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.85>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i12 %m113" [HLS/case_6/case_6.cc:303]   --->   Operation 460 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln303_1 = zext i12 %m113" [HLS/case_6/case_6.cc:303]   --->   Operation 461 'zext' 'zext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln303_2 = zext i12 %m113" [HLS/case_6/case_6.cc:303]   --->   Operation 462 'zext' 'zext_ln303_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (7.85ns)   --->   "%mul_ln303 = mul i23 %zext_ln303_2, i23 %zext_ln303_2" [HLS/case_6/case_6.cc:303]   --->   Operation 463 'mul' 'mul_ln303' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%m115 = trunc i23 %mul_ln303" [HLS/case_6/case_6.cc:303]   --->   Operation 464 'trunc' 'm115' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 465 [1/1] (0.00ns)   --->   "%specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln303, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:106]   --->   Operation 465 'specfucore' 'specfucore_ln106' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i9 %m111" [HLS/case_6/case_6.cc:305]   --->   Operation 466 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 467 [1/1] (7.85ns)   --->   "%mul_ln305 = mul i19 %zext_ln305, i19 %zext_ln303_1" [HLS/case_6/case_6.cc:305]   --->   Operation 467 'mul' 'mul_ln305' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%m117 = trunc i19 %mul_ln305" [HLS/case_6/case_6.cc:305]   --->   Operation 468 'trunc' 'm117' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "%specfucore_ln108 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln305, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:108]   --->   Operation 469 'specfucore' 'specfucore_ln108' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i12 %m114" [HLS/case_6/case_6.cc:306]   --->   Operation 470 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 471 [1/1] (7.85ns)   --->   "%mul_ln306 = mul i24 %zext_ln303, i24 %sext_ln306" [HLS/case_6/case_6.cc:306]   --->   Operation 471 'mul' 'mul_ln306' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 472 [1/1] (0.00ns)   --->   "%m118 = trunc i24 %mul_ln306" [HLS/case_6/case_6.cc:306]   --->   Operation 472 'trunc' 'm118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln306, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:109]   --->   Operation 473 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.85>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i12 %m118" [HLS/case_6/case_6.cc:308]   --->   Operation 474 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (7.85ns)   --->   "%mul_ln308 = mul i24 %zext_ln308_1, i24 %zext_ln303" [HLS/case_6/case_6.cc:308]   --->   Operation 475 'mul' 'mul_ln308' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%m120 = trunc i24 %mul_ln308" [HLS/case_6/case_6.cc:310]   --->   Operation 476 'trunc' 'm120' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln308, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:111]   --->   Operation 477 'specfucore' 'specfucore_ln111' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i24 %mul_ln308" [HLS/case_6/case_6.cc:311]   --->   Operation 478 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.85>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i12 %m120" [HLS/case_6/case_6.cc:309]   --->   Operation 479 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln309 = sext i11 %m115" [HLS/case_6/case_6.cc:309]   --->   Operation 480 'sext' 'sext_ln309' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (7.85ns)   --->   "%mul_ln309 = mul i23 %zext_ln309_1, i23 %sext_ln309" [HLS/case_6/case_6.cc:309]   --->   Operation 481 'mul' 'mul_ln309' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 482 [1/1] (0.00ns)   --->   "%m121 = trunc i23 %mul_ln309" [HLS/case_6/case_6.cc:309]   --->   Operation 482 'trunc' 'm121' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln309, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:112]   --->   Operation 483 'specfucore' 'specfucore_ln112' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 484 [1/1] (3.74ns)   --->   "%m123 = mul i7 %trunc_ln311, i7 %m116" [HLS/case_6/case_6.cc:311]   --->   Operation 484 'mul' 'm123' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i7 %m123" [HLS/case_6/case_6.cc:369]   --->   Operation 485 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 486 [1/1] (0.00ns)   --->   "%write_ln369 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln369" [HLS/case_6/case_6.cc:369]   --->   Operation 486 'write' 'write_ln369' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 7.85>
ST_35 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln309_2 = zext i11 %m115" [HLS/case_6/case_6.cc:309]   --->   Operation 487 'zext' 'zext_ln309_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 488 [1/1] (1.54ns)   --->   "%m122 = add i12 %m121, i12 %m120" [HLS/case_6/case_6.cc:319]   --->   Operation 488 'add' 'm122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i12 %m121" [HLS/case_6/case_6.cc:312]   --->   Operation 489 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 490 [1/1] (7.85ns)   --->   "%mul_ln312 = mul i17 %zext_ln312, i17 %zext_ln309_2" [HLS/case_6/case_6.cc:312]   --->   Operation 490 'mul' 'mul_ln312' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 491 [1/1] (0.00ns)   --->   "%m124 = trunc i17 %mul_ln312" [HLS/case_6/case_6.cc:312]   --->   Operation 491 'trunc' 'm124' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 492 [1/1] (0.00ns)   --->   "%specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln312, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:115]   --->   Operation 492 'specfucore' 'specfucore_ln115' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i7 %m116" [HLS/case_6/case_6.cc:313]   --->   Operation 493 'sext' 'sext_ln313' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i9 %m117" [HLS/case_6/case_6.cc:313]   --->   Operation 494 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 495 [1/1] (6.78ns)   --->   "%mul_ln313 = mul i16 %zext_ln313, i16 %sext_ln313" [HLS/case_6/case_6.cc:313]   --->   Operation 495 'mul' 'mul_ln313' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 496 [1/1] (0.00ns)   --->   "%m125 = trunc i16 %mul_ln313" [HLS/case_6/case_6.cc:322]   --->   Operation 496 'trunc' 'm125' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 497 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln313, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:116]   --->   Operation 497 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i16 %mul_ln313" [HLS/case_6/case_6.cc:327]   --->   Operation 498 'trunc' 'trunc_ln327' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.85>
ST_36 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i12 %m118" [HLS/case_6/case_6.cc:308]   --->   Operation 499 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i12 %m120" [HLS/case_6/case_6.cc:309]   --->   Operation 500 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i12 %m122" [HLS/case_6/case_6.cc:314]   --->   Operation 501 'zext' 'zext_ln314' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 502 [1/1] (7.85ns)   --->   "%mul_ln314 = mul i17 %zext_ln309, i17 %zext_ln314" [HLS/case_6/case_6.cc:314]   --->   Operation 502 'mul' 'mul_ln314' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 503 [1/1] (0.00ns)   --->   "%m126 = trunc i17 %mul_ln314" [HLS/case_6/case_6.cc:314]   --->   Operation 503 'trunc' 'm126' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 504 [1/1] (0.00ns)   --->   "%specfucore_ln117 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln314, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:117]   --->   Operation 504 'specfucore' 'specfucore_ln117' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 505 [1/1] (7.85ns)   --->   "%mul_ln315 = mul i21 %zext_ln308, i21 %zext_ln308" [HLS/case_6/case_6.cc:315]   --->   Operation 505 'mul' 'mul_ln315' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 506 [1/1] (0.00ns)   --->   "%m127 = trunc i21 %mul_ln315" [HLS/case_6/case_6.cc:315]   --->   Operation 506 'trunc' 'm127' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 507 [1/1] (0.00ns)   --->   "%specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln315, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:118]   --->   Operation 507 'specfucore' 'specfucore_ln118' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i9 %m125" [HLS/case_6/case_6.cc:316]   --->   Operation 508 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 509 [1/1] (5.62ns)   --->   "%m128 = mul i12 %m122, i12 %sext_ln316" [HLS/case_6/case_6.cc:316]   --->   Operation 509 'mul' 'm128' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i12 %m128" [HLS/case_6/case_6.cc:317]   --->   Operation 510 'trunc' 'trunc_ln317' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln317_1 = trunc i17 %mul_ln314" [HLS/case_6/case_6.cc:317]   --->   Operation 511 'trunc' 'trunc_ln317_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i21 %mul_ln315" [HLS/case_6/case_6.cc:323]   --->   Operation 512 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln323_1 = trunc i12 %m128" [HLS/case_6/case_6.cc:323]   --->   Operation 513 'trunc' 'trunc_ln323_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %m124" [HLS/case_6/case_6.cc:321]   --->   Operation 514 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 515 [1/1] (6.42ns)   --->   "%mul_ln321 = mul i16 %zext_ln321, i16 %zext_ln321" [HLS/case_6/case_6.cc:321]   --->   Operation 515 'mul' 'mul_ln321' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 516 [1/1] (0.00ns)   --->   "%m133 = trunc i16 %mul_ln321" [HLS/case_6/case_6.cc:321]   --->   Operation 516 'trunc' 'm133' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 517 [1/1] (0.00ns)   --->   "%specfucore_ln124 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln321, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:124]   --->   Operation 517 'specfucore' 'specfucore_ln124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i8 %m133" [HLS/case_6/case_6.cc:370]   --->   Operation 518 'sext' 'sext_ln370' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln370 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln370" [HLS/case_6/case_6.cc:370]   --->   Operation 519 'write' 'write_ln370' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.85>
ST_37 : Operation 520 [1/1] (1.78ns)   --->   "%m129 = add i5 %trunc_ln317, i5 %trunc_ln317_1" [HLS/case_6/case_6.cc:317]   --->   Operation 520 'add' 'm129' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i12 %m128" [HLS/case_6/case_6.cc:318]   --->   Operation 521 'zext' 'zext_ln318_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i8 %m126" [HLS/case_6/case_6.cc:318]   --->   Operation 522 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 523 [1/1] (7.85ns)   --->   "%mul_ln318 = mul i17 %zext_ln318_1, i17 %sext_ln318" [HLS/case_6/case_6.cc:318]   --->   Operation 523 'mul' 'mul_ln318' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 524 [1/1] (0.00ns)   --->   "%m130 = trunc i17 %mul_ln318" [HLS/case_6/case_6.cc:318]   --->   Operation 524 'trunc' 'm130' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 525 [1/1] (0.00ns)   --->   "%specfucore_ln121 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln318, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:121]   --->   Operation 525 'specfucore' 'specfucore_ln121' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln323 = sext i5 %m129" [HLS/case_6/case_6.cc:323]   --->   Operation 526 'sext' 'sext_ln323' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln323 = add i6 %trunc_ln323, i6 %sext_ln323" [HLS/case_6/case_6.cc:323]   --->   Operation 527 'add' 'add_ln323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 528 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%m135 = add i6 %add_ln323, i6 %trunc_ln323_1" [HLS/case_6/case_6.cc:323]   --->   Operation 528 'add' 'm135' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 7.13>
ST_38 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i5 %m129" [HLS/case_6/case_6.cc:319]   --->   Operation 529 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 530 [1/1] (5.62ns)   --->   "%m131 = mul i12 %m122, i12 %sext_ln319" [HLS/case_6/case_6.cc:319]   --->   Operation 530 'mul' 'm131' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 531 [1/1] (0.00ns)   --->   "%m134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %m125, i1 0" [HLS/case_6/case_6.cc:322]   --->   Operation 531 'bitconcatenate' 'm134' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i10 %m127" [HLS/case_6/case_6.cc:324]   --->   Operation 532 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln324_1 = sext i8 %m130" [HLS/case_6/case_6.cc:324]   --->   Operation 533 'sext' 'sext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 534 [1/1] (7.13ns)   --->   "%mul_ln324 = mul i18 %sext_ln324, i18 %sext_ln324_1" [HLS/case_6/case_6.cc:324]   --->   Operation 534 'mul' 'mul_ln324' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 535 [1/1] (0.00ns)   --->   "%specfucore_ln127 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln324, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:127]   --->   Operation 535 'specfucore' 'specfucore_ln127' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 536 [1/1] (0.00ns)   --->   "%m136 = trunc i18 %mul_ln324" [HLS/case_6/case_6.cc:324]   --->   Operation 536 'trunc' 'm136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i8 %m130" [HLS/case_6/case_6.cc:326]   --->   Operation 537 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 538 [1/1] (1.73ns)   --->   "%m138 = add i10 %m134, i10 %sext_ln326" [HLS/case_6/case_6.cc:326]   --->   Operation 538 'add' 'm138' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln327, i1 0" [HLS/case_6/case_6.cc:327]   --->   Operation 539 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 540 [1/1] (1.91ns)   --->   "%m139 = add i8 %m130, i8 %trunc_ln1" [HLS/case_6/case_6.cc:327]   --->   Operation 540 'add' 'm139' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i6 %m135" [HLS/case_6/case_6.cc:329]   --->   Operation 541 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln329_1 = sext i10 %m138" [HLS/case_6/case_6.cc:329]   --->   Operation 542 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 543 [1/1] (4.52ns)   --->   "%m141 = mul i11 %sext_ln329_1, i11 %sext_ln329" [HLS/case_6/case_6.cc:329]   --->   Operation 543 'mul' 'm141' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.85>
ST_39 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i12 %m128" [HLS/case_6/case_6.cc:318]   --->   Operation 544 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i10 %m136" [HLS/case_6/case_6.cc:325]   --->   Operation 545 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln325_1 = sext i10 %m136" [HLS/case_6/case_6.cc:325]   --->   Operation 546 'sext' 'sext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 547 [1/1] (7.85ns)   --->   "%mul_ln325 = mul i22 %zext_ln318, i22 %sext_ln325_1" [HLS/case_6/case_6.cc:325]   --->   Operation 547 'mul' 'mul_ln325' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 548 [1/1] (0.00ns)   --->   "%m137 = trunc i22 %mul_ln325" [HLS/case_6/case_6.cc:325]   --->   Operation 548 'trunc' 'm137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%specfucore_ln128 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln325, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:128]   --->   Operation 549 'specfucore' 'specfucore_ln128' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln328 = sext i10 %m134" [HLS/case_6/case_6.cc:328]   --->   Operation 550 'sext' 'sext_ln328' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln328_1 = sext i12 %m131" [HLS/case_6/case_6.cc:328]   --->   Operation 551 'sext' 'sext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 552 [1/1] (5.62ns)   --->   "%m140 = mul i15 %sext_ln328_1, i15 %sext_ln328" [HLS/case_6/case_6.cc:328]   --->   Operation 552 'mul' 'm140' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 553 [1/1] (7.13ns)   --->   "%mul_ln331 = mul i20 %sext_ln325, i20 %sext_ln325" [HLS/case_6/case_6.cc:331]   --->   Operation 553 'mul' 'mul_ln331' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 554 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln331, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:134]   --->   Operation 554 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 555 [1/1] (0.00ns)   --->   "%m143 = trunc i20 %mul_ln331" [HLS/case_6/case_6.cc:331]   --->   Operation 555 'trunc' 'm143' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i10 %m138" [HLS/case_6/case_6.cc:332]   --->   Operation 556 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i11 %m141" [HLS/case_6/case_6.cc:332]   --->   Operation 557 'sext' 'sext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 558 [1/1] (7.49ns)   --->   "%mul_ln332 = mul i21 %sext_ln332_1, i21 %sext_ln332" [HLS/case_6/case_6.cc:332]   --->   Operation 558 'mul' 'mul_ln332' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 559 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln332, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:135]   --->   Operation 559 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 560 [1/1] (0.00ns)   --->   "%m144 = trunc i21 %mul_ln332" [HLS/case_6/case_6.cc:332]   --->   Operation 560 'trunc' 'm144' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln334 = trunc i15 %m140" [HLS/case_6/case_6.cc:334]   --->   Operation 561 'trunc' 'trunc_ln334' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i12 %m137" [HLS/case_6/case_6.cc:371]   --->   Operation 562 'sext' 'sext_ln371' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 563 [1/1] (0.00ns)   --->   "%write_ln371 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln371" [HLS/case_6/case_6.cc:371]   --->   Operation 563 'write' 'write_ln371' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln372 = sext i10 %m143" [HLS/case_6/case_6.cc:372]   --->   Operation 564 'sext' 'sext_ln372' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 565 [1/1] (0.00ns)   --->   "%write_ln372 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln372" [HLS/case_6/case_6.cc:372]   --->   Operation 565 'write' 'write_ln372' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i13 %m144" [HLS/case_6/case_6.cc:373]   --->   Operation 566 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 567 [1/1] (0.00ns)   --->   "%write_ln373 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln373" [HLS/case_6/case_6.cc:373]   --->   Operation 567 'write' 'write_ln373' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 8.91>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i15 %m140" [HLS/case_6/case_6.cc:330]   --->   Operation 568 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i8 %m139" [HLS/case_6/case_6.cc:330]   --->   Operation 569 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 570 [1/1] (8.91ns)   --->   "%mul_ln330 = mul i17 %zext_ln330, i17 %sext_ln330" [HLS/case_6/case_6.cc:330]   --->   Operation 570 'mul' 'mul_ln330' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 571 [1/1] (0.00ns)   --->   "%m142 = trunc i17 %mul_ln330" [HLS/case_6/case_6.cc:330]   --->   Operation 571 'trunc' 'm142' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 572 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln330, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:133]   --->   Operation 572 'specfucore' 'specfucore_ln133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln334 = sext i11 %m141" [HLS/case_6/case_6.cc:334]   --->   Operation 573 'sext' 'sext_ln334' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 574 [1/1] (5.61ns)   --->   "%m146 = mul i13 %trunc_ln334, i13 %sext_ln334" [HLS/case_6/case_6.cc:334]   --->   Operation 574 'mul' 'm146' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln335 = trunc i13 %m146" [HLS/case_6/case_6.cc:335]   --->   Operation 575 'trunc' 'trunc_ln335' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 8.20>
ST_41 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i11 %m141" [HLS/case_6/case_6.cc:332]   --->   Operation 576 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i13 %m146" [HLS/case_6/case_6.cc:335]   --->   Operation 577 'zext' 'zext_ln335_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln335_3 = zext i13 %m146" [HLS/case_6/case_6.cc:335]   --->   Operation 578 'zext' 'zext_ln335_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 579 [1/1] (8.20ns)   --->   "%mul_ln335 = mul i19 %zext_ln335_3, i19 %zext_ln335_3" [HLS/case_6/case_6.cc:335]   --->   Operation 579 'mul' 'mul_ln335' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 580 [1/1] (0.00ns)   --->   "%m147 = trunc i19 %mul_ln335" [HLS/case_6/case_6.cc:335]   --->   Operation 580 'trunc' 'm147' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 581 [1/1] (0.00ns)   --->   "%specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln335, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:138]   --->   Operation 581 'specfucore' 'specfucore_ln138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 582 [1/1] (8.20ns)   --->   "%mul_ln337 = mul i17 %zext_ln335_2, i17 %zext_ln332" [HLS/case_6/case_6.cc:337]   --->   Operation 582 'mul' 'mul_ln337' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 583 [1/1] (0.00ns)   --->   "%m149 = trunc i17 %mul_ln337" [HLS/case_6/case_6.cc:337]   --->   Operation 583 'trunc' 'm149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 584 [1/1] (0.00ns)   --->   "%specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln337, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:140]   --->   Operation 584 'specfucore' 'specfucore_ln140' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 6.42>
ST_42 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i8 %m142" [HLS/case_6/case_6.cc:333]   --->   Operation 585 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 586 [1/1] (6.42ns)   --->   "%m145 = mul i16 %sext_ln333, i16 %sext_ln333" [HLS/case_6/case_6.cc:333]   --->   Operation 586 'mul' 'm145' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 587 [1/1] (0.00ns)   --->   "%specfucore_ln136 = specfucore void @_ssdm_op_SpecFUCore, i16 %m145, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:136]   --->   Operation 587 'specfucore' 'specfucore_ln136' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i4 %trunc_ln335" [HLS/case_6/case_6.cc:335]   --->   Operation 588 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln338 = sext i9 %m147" [HLS/case_6/case_6.cc:338]   --->   Operation 589 'sext' 'sext_ln338' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 590 [1/1] (1.67ns)   --->   "%add_ln338 = add i13 %trunc_ln334, i13 %sext_ln338" [HLS/case_6/case_6.cc:338]   --->   Operation 590 'add' 'add_ln338' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 591 [1/1] (2.25ns) (grouped into DSP with root node m151)   --->   "%m150 = add i13 %add_ln338, i13 %m146" [HLS/case_6/case_6.cc:338]   --->   Operation 591 'add' 'm150' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i8 %m142" [HLS/case_6/case_6.cc:342]   --->   Operation 592 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 593 [4/4] (1.05ns) (root node of the DSP)   --->   "%m151 = mul i13 %m150, i13 %sext_ln342" [HLS/case_6/case_6.cc:342]   --->   Operation 593 'mul' 'm151' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i8 %m149" [HLS/case_6/case_6.cc:340]   --->   Operation 594 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 595 [1/1] (6.42ns)   --->   "%mul_ln340 = mul i9 %zext_ln335_1, i9 %zext_ln340" [HLS/case_6/case_6.cc:340]   --->   Operation 595 'mul' 'mul_ln340' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%m152 = trunc i9 %mul_ln340" [HLS/case_6/case_6.cc:340]   --->   Operation 596 'trunc' 'm152' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (0.00ns)   --->   "%specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln340, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:143]   --->   Operation 597 'specfucore' 'specfucore_ln143' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 9.27>
ST_43 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i13 %m146" [HLS/case_6/case_6.cc:335]   --->   Operation 598 'zext' 'zext_ln335' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 599 [3/4] (1.05ns) (root node of the DSP)   --->   "%m151 = mul i13 %m150, i13 %sext_ln342" [HLS/case_6/case_6.cc:342]   --->   Operation 599 'mul' 'm151' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i16 %m145" [HLS/case_6/case_6.cc:341]   --->   Operation 600 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 601 [1/1] (9.27ns)   --->   "%mul_ln341 = mul i21 %zext_ln341, i21 %zext_ln335" [HLS/case_6/case_6.cc:341]   --->   Operation 601 'mul' 'mul_ln341' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 602 [1/1] (0.00ns)   --->   "%m153 = trunc i21 %mul_ln341" [HLS/case_6/case_6.cc:341]   --->   Operation 602 'trunc' 'm153' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 603 [1/1] (0.00ns)   --->   "%specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln341, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:144]   --->   Operation 603 'specfucore' 'specfucore_ln144' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i4 %m152" [HLS/case_6/case_6.cc:344]   --->   Operation 604 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 605 [1/1] (4.34ns)   --->   "%mul_ln344 = mul i8 %zext_ln344, i8 %zext_ln344" [HLS/case_6/case_6.cc:344]   --->   Operation 605 'mul' 'mul_ln344' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 606 [1/1] (0.00ns)   --->   "%m156 = trunc i8 %mul_ln344" [HLS/case_6/case_6.cc:344]   --->   Operation 606 'trunc' 'm156' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 607 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln344, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:147]   --->   Operation 607 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i21 %mul_ln341" [HLS/case_6/case_6.cc:349]   --->   Operation 608 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.13>
ST_44 : Operation 609 [2/4] (1.05ns) (root node of the DSP)   --->   "%m151 = mul i13 %m150, i13 %sext_ln342" [HLS/case_6/case_6.cc:342]   --->   Operation 609 'mul' 'm151' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i10 %m153" [HLS/case_6/case_6.cc:343]   --->   Operation 610 'sext' 'sext_ln343' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln343_1 = sext i9 %m147" [HLS/case_6/case_6.cc:343]   --->   Operation 611 'sext' 'sext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 612 [1/1] (7.13ns)   --->   "%mul_ln343 = mul i19 %sext_ln343, i19 %sext_ln343_1" [HLS/case_6/case_6.cc:343]   --->   Operation 612 'mul' 'mul_ln343' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 613 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln343, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:146]   --->   Operation 613 'specfucore' 'specfucore_ln146' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 614 [1/1] (0.00ns)   --->   "%m155 = trunc i19 %mul_ln343" [HLS/case_6/case_6.cc:343]   --->   Operation 614 'trunc' 'm155' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i4 %m156" [HLS/case_6/case_6.cc:345]   --->   Operation 615 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i8 %m149" [HLS/case_6/case_6.cc:345]   --->   Operation 616 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 617 [1/1] (4.17ns)   --->   "%m157 = mul i12 %sext_ln345_1, i12 %sext_ln345" [HLS/case_6/case_6.cc:345]   --->   Operation 617 'mul' 'm157' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i19 %mul_ln343" [HLS/case_6/case_6.cc:349]   --->   Operation 618 'trunc' 'trunc_ln349_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i12 %m157" [HLS/case_6/case_6.cc:374]   --->   Operation 619 'sext' 'sext_ln374' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 620 [1/1] (0.00ns)   --->   "%write_ln374 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln374" [HLS/case_6/case_6.cc:374]   --->   Operation 620 'write' 'write_ln374' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.56>
ST_45 : Operation 621 [1/4] (0.00ns) (root node of the DSP)   --->   "%m151 = mul i13 %m150, i13 %sext_ln342" [HLS/case_6/case_6.cc:342]   --->   Operation 621 'mul' 'm151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 622 [1/1] (5.61ns)   --->   "%m154 = mul i13 %m151, i13 %m151" [HLS/case_6/case_6.cc:342]   --->   Operation 622 'mul' 'm154' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i14 %m155" [HLS/case_6/case_6.cc:347]   --->   Operation 623 'zext' 'zext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln348_1 = sext i4 %m156" [HLS/case_6/case_6.cc:348]   --->   Operation 624 'sext' 'sext_ln348_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 625 [1/1] (8.56ns)   --->   "%mul_ln348 = mul i17 %zext_ln347_1, i17 %sext_ln348_1" [HLS/case_6/case_6.cc:348]   --->   Operation 625 'mul' 'mul_ln348' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln355 = trunc i17 %mul_ln348" [HLS/case_6/case_6.cc:355]   --->   Operation 626 'trunc' 'trunc_ln355' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 627 [1/1] (0.00ns)   --->   "%specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln348, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:151]   --->   Operation 627 'specfucore' 'specfucore_ln151' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 628 [1/1] (4.17ns)   --->   "%m161 = mul i8 %trunc_ln349_1, i8 %trunc_ln349" [HLS/case_6/case_6.cc:349]   --->   Operation 628 'mul' 'm161' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = trunc i8 %m161" [HLS/case_6/case_6.cc:357]   --->   Operation 629 'trunc' 'trunc_ln357_1' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 8.56>
ST_46 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln340 = sext i8 %m149" [HLS/case_6/case_6.cc:340]   --->   Operation 630 'sext' 'sext_ln340' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i13 %m151" [HLS/case_6/case_6.cc:346]   --->   Operation 631 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 632 [1/1] (8.20ns)   --->   "%mul_ln346 = mul i21 %zext_ln346, i21 %sext_ln340" [HLS/case_6/case_6.cc:346]   --->   Operation 632 'mul' 'mul_ln346' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 633 [1/1] (0.00ns)   --->   "%m158 = trunc i21 %mul_ln346" [HLS/case_6/case_6.cc:346]   --->   Operation 633 'trunc' 'm158' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 634 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln346, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:149]   --->   Operation 634 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln347 = sext i14 %m155" [HLS/case_6/case_6.cc:347]   --->   Operation 635 'sext' 'sext_ln347' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln347_1 = sext i13 %m154" [HLS/case_6/case_6.cc:347]   --->   Operation 636 'sext' 'sext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 637 [1/1] (8.56ns)   --->   "%mul_ln347 = mul i27 %sext_ln347, i27 %sext_ln347_1" [HLS/case_6/case_6.cc:347]   --->   Operation 637 'mul' 'mul_ln347' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 638 [1/1] (0.00ns)   --->   "%specfucore_ln150 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:150]   --->   Operation 638 'specfucore' 'specfucore_ln150' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 639 [1/1] (0.00ns)   --->   "%m159 = trunc i27 %mul_ln347" [HLS/case_6/case_6.cc:347]   --->   Operation 639 'trunc' 'm159' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 640 [1/1] (0.00ns)   --->   "%specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:153]   --->   Operation 640 'specfucore' 'specfucore_ln153' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 641 [1/1] (0.00ns)   --->   "%m162 = trunc i27 %mul_ln347" [HLS/case_6/case_6.cc:350]   --->   Operation 641 'trunc' 'm162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 642 [1/1] (0.00ns)   --->   "%specfucore_ln154 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:154]   --->   Operation 642 'specfucore' 'specfucore_ln154' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 643 [1/1] (0.00ns)   --->   "%m163 = trunc i27 %mul_ln347" [HLS/case_6/case_6.cc:351]   --->   Operation 643 'trunc' 'm163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 644 [1/1] (4.17ns)   --->   "%m167 = mul i8 %trunc_ln355, i8 %m161" [HLS/case_6/case_6.cc:355]   --->   Operation 644 'mul' 'm167' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i8 %m159" [HLS/case_6/case_6.cc:375]   --->   Operation 645 'sext' 'sext_ln375' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 646 [1/1] (0.00ns)   --->   "%write_ln375 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln375" [HLS/case_6/case_6.cc:375]   --->   Operation 646 'write' 'write_ln375' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln376 = sext i14 %m162" [HLS/case_6/case_6.cc:376]   --->   Operation 647 'sext' 'sext_ln376' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 648 [1/1] (0.00ns)   --->   "%write_ln376 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln376" [HLS/case_6/case_6.cc:376]   --->   Operation 648 'write' 'write_ln376' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln377 = sext i9 %m163" [HLS/case_6/case_6.cc:377]   --->   Operation 649 'sext' 'sext_ln377' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 650 [1/1] (0.00ns)   --->   "%write_ln377 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln377" [HLS/case_6/case_6.cc:377]   --->   Operation 650 'write' 'write_ln377' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.56>
ST_47 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i14 %m155" [HLS/case_6/case_6.cc:347]   --->   Operation 651 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i4 %m156" [HLS/case_6/case_6.cc:348]   --->   Operation 652 'sext' 'sext_ln348' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i11 %m158" [HLS/case_6/case_6.cc:352]   --->   Operation 653 'sext' 'sext_ln352' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln352_1 = sext i11 %m158" [HLS/case_6/case_6.cc:352]   --->   Operation 654 'sext' 'sext_ln352_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 655 [1/1] (8.56ns)   --->   "%mul_ln352 = mul i25 %zext_ln347, i25 %sext_ln352_1" [HLS/case_6/case_6.cc:352]   --->   Operation 655 'mul' 'mul_ln352' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 656 [1/1] (0.00ns)   --->   "%m164 = trunc i25 %mul_ln352" [HLS/case_6/case_6.cc:352]   --->   Operation 656 'trunc' 'm164' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 657 [1/1] (0.00ns)   --->   "%specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln352, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:155]   --->   Operation 657 'specfucore' 'specfucore_ln155' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 658 [1/1] (7.49ns)   --->   "%mul_ln353 = mul i15 %sext_ln352, i15 %sext_ln348" [HLS/case_6/case_6.cc:353]   --->   Operation 658 'mul' 'mul_ln353' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 659 [1/1] (0.00ns)   --->   "%specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln353, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:156]   --->   Operation 659 'specfucore' 'specfucore_ln156' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 660 [1/1] (0.00ns)   --->   "%m165 = trunc i15 %mul_ln353" [HLS/case_6/case_6.cc:353]   --->   Operation 660 'trunc' 'm165' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i8 %m161" [HLS/case_6/case_6.cc:354]   --->   Operation 661 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 662 [1/1] (7.49ns)   --->   "%mul_ln354 = mul i15 %sext_ln352, i15 %zext_ln354" [HLS/case_6/case_6.cc:354]   --->   Operation 662 'mul' 'mul_ln354' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i15 %mul_ln354" [HLS/case_6/case_6.cc:357]   --->   Operation 663 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 664 [1/1] (0.00ns)   --->   "%specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln354, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:157]   --->   Operation 664 'specfucore' 'specfucore_ln157' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i8 %m161" [HLS/case_6/case_6.cc:358]   --->   Operation 665 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln358_1 = sext i8 %m167" [HLS/case_6/case_6.cc:358]   --->   Operation 666 'sext' 'sext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 667 [1/1] (4.17ns)   --->   "%mul_ln358 = mul i14 %sext_ln358, i14 %sext_ln358_1" [HLS/case_6/case_6.cc:358]   --->   Operation 667 'mul' 'mul_ln358' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln378 = sext i13 %m164" [HLS/case_6/case_6.cc:378]   --->   Operation 668 'sext' 'sext_ln378' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln378 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln378" [HLS/case_6/case_6.cc:378]   --->   Operation 669 'write' 'write_ln378' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i12 %m165" [HLS/case_6/case_6.cc:379]   --->   Operation 670 'sext' 'sext_ln379' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln379 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln379" [HLS/case_6/case_6.cc:379]   --->   Operation 671 'write' 'write_ln379' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 5.60>
ST_48 : Operation 672 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_80" [HLS/case_6/case_6.cc:6]   --->   Operation 672 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 673 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 673 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 674 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 674 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 675 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 675 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 676 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 676 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 677 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 677 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 678 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 678 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 679 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 679 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 681 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 681 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 683 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 683 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 684 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 684 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 685 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 685 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 687 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 687 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 689 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 689 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 690 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 690 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 691 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 691 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 693 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 693 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 695 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 695 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 696 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 696 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 697 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 697 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 698 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 698 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 699 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 699 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 700 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 700 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 701 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 701 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 702 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 702 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 703 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 703 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 704 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 704 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 705 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 705 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 706 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 706 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 707 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 707 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 708 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 708 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 709 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 709 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 710 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 710 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 711 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 711 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 712 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 712 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 713 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 713 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 714 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 714 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 715 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 715 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 716 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 716 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 717 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 717 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 719 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 719 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 720 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 720 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 721 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 721 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 723 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 723 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 725 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 725 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 727 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18"   --->   Operation 727 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 729 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19"   --->   Operation 729 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 731 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20"   --->   Operation 731 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 732 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 732 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 733 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21"   --->   Operation 733 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 734 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0"   --->   Operation 734 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 735 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [HLS/case_6/case_6.cc:199]   --->   Operation 735 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 736 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin1" [HLS/case_6/case_6.cc:200]   --->   Operation 736 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 737 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [HLS/case_6/case_6.cc:202]   --->   Operation 737 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 738 [1/1] (0.00ns)   --->   "%rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin2" [HLS/case_6/case_6.cc:203]   --->   Operation 738 'specregionend' 'rend200' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 739 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [HLS/case_6/case_6.cc:203]   --->   Operation 739 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 740 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin3" [HLS/case_6/case_6.cc:204]   --->   Operation 740 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 741 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [HLS/case_6/case_6.cc:204]   --->   Operation 741 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 742 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin4" [HLS/case_6/case_6.cc:205]   --->   Operation 742 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 743 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [HLS/case_6/case_6.cc:206]   --->   Operation 743 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 744 [1/1] (0.00ns)   --->   "%rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin6" [HLS/case_6/case_6.cc:207]   --->   Operation 744 'specregionend' 'rend194' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 745 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [HLS/case_6/case_6.cc:207]   --->   Operation 745 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 746 [1/1] (0.00ns)   --->   "%rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin8" [HLS/case_6/case_6.cc:208]   --->   Operation 746 'specregionend' 'rend192' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 747 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [HLS/case_6/case_6.cc:212]   --->   Operation 747 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 748 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin10" [HLS/case_6/case_6.cc:213]   --->   Operation 748 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 749 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [HLS/case_6/case_6.cc:214]   --->   Operation 749 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 750 [1/1] (0.00ns)   --->   "%rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin11" [HLS/case_6/case_6.cc:215]   --->   Operation 750 'specregionend' 'rend186' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 751 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_6/case_6.cc:220]   --->   Operation 751 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 752 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin12" [HLS/case_6/case_6.cc:221]   --->   Operation 752 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_6/case_6.cc:221]   --->   Operation 753 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 754 [1/1] (0.00ns)   --->   "%rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14" [HLS/case_6/case_6.cc:222]   --->   Operation 754 'specregionend' 'rend176' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 755 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_6/case_6.cc:225]   --->   Operation 755 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 756 [1/1] (0.00ns)   --->   "%rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin16" [HLS/case_6/case_6.cc:226]   --->   Operation 756 'specregionend' 'rend174' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 757 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_6/case_6.cc:226]   --->   Operation 757 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 758 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin18" [HLS/case_6/case_6.cc:227]   --->   Operation 758 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_6/case_6.cc:231]   --->   Operation 759 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 760 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin20" [HLS/case_6/case_6.cc:232]   --->   Operation 760 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [HLS/case_6/case_6.cc:234]   --->   Operation 761 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 762 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin22" [HLS/case_6/case_6.cc:235]   --->   Operation 762 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 763 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_6/case_6.cc:236]   --->   Operation 763 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 764 [1/1] (0.00ns)   --->   "%rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin24" [HLS/case_6/case_6.cc:237]   --->   Operation 764 'specregionend' 'rend164' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 765 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [HLS/case_6/case_6.cc:239]   --->   Operation 765 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 766 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin25" [HLS/case_6/case_6.cc:240]   --->   Operation 766 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 767 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [HLS/case_6/case_6.cc:240]   --->   Operation 767 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 768 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin26" [HLS/case_6/case_6.cc:241]   --->   Operation 768 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 769 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [HLS/case_6/case_6.cc:242]   --->   Operation 769 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 770 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin28" [HLS/case_6/case_6.cc:243]   --->   Operation 770 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 771 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_6/case_6.cc:243]   --->   Operation 771 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 772 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin30" [HLS/case_6/case_6.cc:244]   --->   Operation 772 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 773 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_6/case_6.cc:245]   --->   Operation 773 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 774 [1/1] (0.00ns)   --->   "%rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin32" [HLS/case_6/case_6.cc:246]   --->   Operation 774 'specregionend' 'rend152' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 775 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_6/case_6.cc:249]   --->   Operation 775 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 776 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin33" [HLS/case_6/case_6.cc:250]   --->   Operation 776 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 777 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_6/case_6.cc:250]   --->   Operation 777 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 778 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin34" [HLS/case_6/case_6.cc:251]   --->   Operation 778 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 779 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_6/case_6.cc:252]   --->   Operation 779 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 780 [1/1] (0.00ns)   --->   "%rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin35" [HLS/case_6/case_6.cc:253]   --->   Operation 780 'specregionend' 'rend144' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 781 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_6/case_6.cc:255]   --->   Operation 781 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 782 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin36" [HLS/case_6/case_6.cc:256]   --->   Operation 782 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 783 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [HLS/case_6/case_6.cc:257]   --->   Operation 783 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 784 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin38" [HLS/case_6/case_6.cc:258]   --->   Operation 784 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 785 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_6/case_6.cc:258]   --->   Operation 785 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 786 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin39" [HLS/case_6/case_6.cc:259]   --->   Operation 786 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 787 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [HLS/case_6/case_6.cc:259]   --->   Operation 787 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 788 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin40" [HLS/case_6/case_6.cc:260]   --->   Operation 788 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 789 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_6/case_6.cc:261]   --->   Operation 789 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 790 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin42" [HLS/case_6/case_6.cc:262]   --->   Operation 790 'specregionend' 'rend128' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 791 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_6/case_6.cc:262]   --->   Operation 791 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 792 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin44" [HLS/case_6/case_6.cc:263]   --->   Operation 792 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 793 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_6/case_6.cc:265]   --->   Operation 793 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 794 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin46" [HLS/case_6/case_6.cc:266]   --->   Operation 794 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 795 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_6/case_6.cc:270]   --->   Operation 795 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 796 [1/1] (0.00ns)   --->   "%rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin48" [HLS/case_6/case_6.cc:271]   --->   Operation 796 'specregionend' 'rend110' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 797 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_6/case_6.cc:271]   --->   Operation 797 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 798 [1/1] (0.00ns)   --->   "%rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin50" [HLS/case_6/case_6.cc:272]   --->   Operation 798 'specregionend' 'rend108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 799 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_6/case_6.cc:273]   --->   Operation 799 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 800 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin52" [HLS/case_6/case_6.cc:274]   --->   Operation 800 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 801 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_6/case_6.cc:274]   --->   Operation 801 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 802 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin54" [HLS/case_6/case_6.cc:275]   --->   Operation 802 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 803 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_6/case_6.cc:276]   --->   Operation 803 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 804 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin56" [HLS/case_6/case_6.cc:277]   --->   Operation 804 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 805 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_6/case_6.cc:278]   --->   Operation 805 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 806 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin58" [HLS/case_6/case_6.cc:279]   --->   Operation 806 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 807 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_6/case_6.cc:279]   --->   Operation 807 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 808 [1/1] (0.00ns)   --->   "%rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin60" [HLS/case_6/case_6.cc:280]   --->   Operation 808 'specregionend' 'rend98' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 809 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_6/case_6.cc:281]   --->   Operation 809 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 810 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin62" [HLS/case_6/case_6.cc:282]   --->   Operation 810 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 811 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_6/case_6.cc:283]   --->   Operation 811 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 812 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin64" [HLS/case_6/case_6.cc:284]   --->   Operation 812 'specregionend' 'rend90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 813 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_6/case_6.cc:284]   --->   Operation 813 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 814 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin65" [HLS/case_6/case_6.cc:285]   --->   Operation 814 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 815 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_6/case_6.cc:285]   --->   Operation 815 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 816 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin66" [HLS/case_6/case_6.cc:286]   --->   Operation 816 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 817 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_6/case_6.cc:287]   --->   Operation 817 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 818 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin67" [HLS/case_6/case_6.cc:288]   --->   Operation 818 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 819 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_6/case_6.cc:288]   --->   Operation 819 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 820 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin68" [HLS/case_6/case_6.cc:289]   --->   Operation 820 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 821 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_6/case_6.cc:290]   --->   Operation 821 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 822 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin70" [HLS/case_6/case_6.cc:291]   --->   Operation 822 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 823 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_6/case_6.cc:293]   --->   Operation 823 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 824 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin72" [HLS/case_6/case_6.cc:294]   --->   Operation 824 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 825 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_6/case_6.cc:294]   --->   Operation 825 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 826 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin74" [HLS/case_6/case_6.cc:295]   --->   Operation 826 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 827 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_6/case_6.cc:295]   --->   Operation 827 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 828 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin73" [HLS/case_6/case_6.cc:296]   --->   Operation 828 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 829 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_6/case_6.cc:297]   --->   Operation 829 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 830 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin69" [HLS/case_6/case_6.cc:298]   --->   Operation 830 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 831 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_6/case_6.cc:302]   --->   Operation 831 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 832 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin63" [HLS/case_6/case_6.cc:303]   --->   Operation 832 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 833 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_6/case_6.cc:303]   --->   Operation 833 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 834 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin61" [HLS/case_6/case_6.cc:304]   --->   Operation 834 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 835 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_6/case_6.cc:304]   --->   Operation 835 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 836 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin59" [HLS/case_6/case_6.cc:305]   --->   Operation 836 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 837 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_6/case_6.cc:305]   --->   Operation 837 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 838 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin57" [HLS/case_6/case_6.cc:306]   --->   Operation 838 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 839 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_6/case_6.cc:307]   --->   Operation 839 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 840 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin55" [HLS/case_6/case_6.cc:308]   --->   Operation 840 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 841 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_6/case_6.cc:308]   --->   Operation 841 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 842 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin53" [HLS/case_6/case_6.cc:309]   --->   Operation 842 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 843 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_6/case_6.cc:311]   --->   Operation 843 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 844 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin51" [HLS/case_6/case_6.cc:312]   --->   Operation 844 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 845 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_6/case_6.cc:312]   --->   Operation 845 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 846 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin47" [HLS/case_6/case_6.cc:313]   --->   Operation 846 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 847 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_6/case_6.cc:313]   --->   Operation 847 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 848 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin45" [HLS/case_6/case_6.cc:314]   --->   Operation 848 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 849 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_6/case_6.cc:314]   --->   Operation 849 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 850 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin43" [HLS/case_6/case_6.cc:315]   --->   Operation 850 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 851 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_6/case_6.cc:317]   --->   Operation 851 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 852 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin41" [HLS/case_6/case_6.cc:318]   --->   Operation 852 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 853 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_6/case_6.cc:320]   --->   Operation 853 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 854 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin37" [HLS/case_6/case_6.cc:321]   --->   Operation 854 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 855 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_6/case_6.cc:323]   --->   Operation 855 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 856 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin31" [HLS/case_6/case_6.cc:324]   --->   Operation 856 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 857 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_6/case_6.cc:324]   --->   Operation 857 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 858 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin29" [HLS/case_6/case_6.cc:325]   --->   Operation 858 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 859 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_6/case_6.cc:329]   --->   Operation 859 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 860 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin23" [HLS/case_6/case_6.cc:330]   --->   Operation 860 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 861 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_6/case_6.cc:330]   --->   Operation 861 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 862 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin21" [HLS/case_6/case_6.cc:331]   --->   Operation 862 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 863 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_6/case_6.cc:331]   --->   Operation 863 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 864 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin19" [HLS/case_6/case_6.cc:332]   --->   Operation 864 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 865 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_6/case_6.cc:332]   --->   Operation 865 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 866 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin17" [HLS/case_6/case_6.cc:333]   --->   Operation 866 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 867 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_6/case_6.cc:334]   --->   Operation 867 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 868 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin15" [HLS/case_6/case_6.cc:335]   --->   Operation 868 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 869 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_6/case_6.cc:336]   --->   Operation 869 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 870 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin13" [HLS/case_6/case_6.cc:337]   --->   Operation 870 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 871 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_6/case_6.cc:339]   --->   Operation 871 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 872 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin9" [HLS/case_6/case_6.cc:340]   --->   Operation 872 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 873 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_6/case_6.cc:340]   --->   Operation 873 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 874 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin7" [HLS/case_6/case_6.cc:341]   --->   Operation 874 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 875 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_6/case_6.cc:342]   --->   Operation 875 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 876 [1/1] (0.00ns)   --->   "%rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin75" [HLS/case_6/case_6.cc:343]   --->   Operation 876 'specregionend' 'rend182' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 877 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_6/case_6.cc:343]   --->   Operation 877 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 878 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin76" [HLS/case_6/case_6.cc:344]   --->   Operation 878 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 879 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_6/case_6.cc:345]   --->   Operation 879 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 880 [1/1] (0.00ns)   --->   "%rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin77" [HLS/case_6/case_6.cc:346]   --->   Operation 880 'specregionend' 'rend138' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 881 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_6/case_6.cc:346]   --->   Operation 881 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 882 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78" [HLS/case_6/case_6.cc:347]   --->   Operation 882 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 883 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_6/case_6.cc:347]   --->   Operation 883 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 884 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin79" [HLS/case_6/case_6.cc:348]   --->   Operation 884 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 885 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_6/case_6.cc:349]   --->   Operation 885 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 886 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin71" [HLS/case_6/case_6.cc:350]   --->   Operation 886 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 887 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_6/case_6.cc:350]   --->   Operation 887 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 888 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin49" [HLS/case_6/case_6.cc:351]   --->   Operation 888 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 889 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_6/case_6.cc:351]   --->   Operation 889 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 890 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin27" [HLS/case_6/case_6.cc:352]   --->   Operation 890 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 891 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_6/case_6.cc:352]   --->   Operation 891 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 892 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin5" [HLS/case_6/case_6.cc:353]   --->   Operation 892 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 893 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_6/case_6.cc:353]   --->   Operation 893 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 894 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin" [HLS/case_6/case_6.cc:354]   --->   Operation 894 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 895 [1/1] (1.87ns)   --->   "%m169 = add i7 %trunc_ln357, i7 %trunc_ln357_1" [HLS/case_6/case_6.cc:357]   --->   Operation 895 'add' 'm169' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 896 [1/1] (5.60ns)   --->   "%m170 = mul i14 %mul_ln358, i14 %sext_ln358_1" [HLS/case_6/case_6.cc:358]   --->   Operation 896 'mul' 'm170' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i7 %m169" [HLS/case_6/case_6.cc:380]   --->   Operation 897 'sext' 'sext_ln380' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 898 [1/1] (0.00ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln380" [HLS/case_6/case_6.cc:380]   --->   Operation 898 'write' 'write_ln380' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln381 = sext i14 %m170" [HLS/case_6/case_6.cc:381]   --->   Operation 899 'sext' 'sext_ln381' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 900 [1/1] (0.00ns)   --->   "%write_ln381 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln381" [HLS/case_6/case_6.cc:381]   --->   Operation 900 'write' 'write_ln381' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 901 [1/1] (0.00ns)   --->   "%ret_ln384 = ret" [HLS/case_6/case_6.cc:384]   --->   Operation 901 'ret' 'ret_ln384' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.782ns
The critical path consists of the following:
	wire read operation ('in_data_6_read', HLS/case_6/case_6.cc:30) on port 'in_data_6' (HLS/case_6/case_6.cc:30) [101]  (0.000 ns)
	'mul' operation 13 bit ('mul_ln200', HLS/case_6/case_6.cc:200) [116]  (6.782 ns)

 <State 2>: 6.782ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln203', HLS/case_6/case_6.cc:203) [128]  (6.782 ns)

 <State 3>: 7.290ns
The critical path consists of the following:
	wire read operation ('in_data_4_read', HLS/case_6/case_6.cc:26) on port 'in_data_4' (HLS/case_6/case_6.cc:26) [97]  (0.000 ns)
	'add' operation 13 bit ('m11', HLS/case_6/case_6.cc:202) [111]  (1.679 ns)
	'mul' operation 13 bit ('m14', HLS/case_6/case_6.cc:202) [123]  (5.610 ns)

 <State 4>: 8.207ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln207', HLS/case_6/case_6.cc:207) [152]  (8.207 ns)

 <State 5>: 6.782ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln205', HLS/case_6/case_6.cc:205) [143]  (6.782 ns)

 <State 6>: 5.630ns
The critical path consists of the following:
	'mul' operation 11 bit ('m26', HLS/case_6/case_6.cc:214) [182]  (5.630 ns)

 <State 7>: 6.426ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln213', HLS/case_6/case_6.cc:213) [175]  (6.426 ns)

 <State 8>: 7.494ns
The critical path consists of the following:
	'mul' operation 22 bit ('mul_ln215', HLS/case_6/case_6.cc:215) [186]  (7.494 ns)

 <State 9>: 7.250ns
The critical path consists of the following:
	'mul' operation 15 bit ('m36', HLS/case_6/case_6.cc:224) [220]  (5.630 ns)
	'mul' operation 3 bit ('m37', HLS/case_6/case_6.cc:225) [223]  (1.620 ns)

 <State 10>: 7.205ns
The critical path consists of the following:
	'mul' operation 9 bit ('mul_ln222', HLS/case_6/case_6.cc:222) [211]  (4.865 ns)
	'mul' operation 4 bit ('m40', HLS/case_6/case_6.cc:228) [238]  (2.340 ns)

 <State 11>: 5.880ns
The critical path consists of the following:
	'add' operation 13 bit of DSP[242] ('m42', HLS/case_6/case_6.cc:230) [242]  (2.100 ns)
	'mul' operation 6 bit ('m43', HLS/case_6/case_6.cc:231) [245]  (3.780 ns)

 <State 12>: 8.207ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln232', HLS/case_6/case_6.cc:232) [250]  (8.207 ns)

 <State 13>: 8.207ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln235', HLS/case_6/case_6.cc:235) [262]  (8.207 ns)

 <State 14>: 7.138ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln241', HLS/case_6/case_6.cc:241) [290]  (7.138 ns)

 <State 15>: 8.919ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln246', HLS/case_6/case_6.cc:246) [314]  (8.919 ns)

 <State 16>: 7.138ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln250', HLS/case_6/case_6.cc:250) [328]  (7.138 ns)

 <State 17>: 1.050ns
The critical path consists of the following:
	'mul' operation 6 bit of DSP[338] ('m64', HLS/case_6/case_6.cc:252) [338]  (1.050 ns)

 <State 18>: 5.385ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln253', HLS/case_6/case_6.cc:253) [341]  (5.385 ns)

 <State 19>: 3.490ns
The critical path consists of the following:
	'mul' operation 5 bit ('m66', HLS/case_6/case_6.cc:254) [347]  (3.490 ns)

 <State 20>: 6.426ns
The critical path consists of the following:
	'mul' operation 14 bit ('mul_ln258', HLS/case_6/case_6.cc:258) [367]  (6.426 ns)

 <State 21>: 6.782ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln262', HLS/case_6/case_6.cc:262) [388]  (6.782 ns)

 <State 22>: 6.645ns
The critical path consists of the following:
	'add' operation 5 bit ('m77', HLS/case_6/case_6.cc:265) [399]  (1.780 ns)
	'mul' operation 9 bit ('mul_ln272', HLS/case_6/case_6.cc:272) [421]  (4.865 ns)

 <State 23>: 6.782ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln271', HLS/case_6/case_6.cc:271) [414]  (6.782 ns)

 <State 24>: 5.905ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln277', HLS/case_6/case_6.cc:277) [444]  (5.905 ns)

 <State 25>: 6.426ns
The critical path consists of the following:
	'mul' operation 12 bit ('m91', HLS/case_6/case_6.cc:279) [455]  (6.426 ns)

 <State 26>: 7.851ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln282', HLS/case_6/case_6.cc:282) [472]  (7.851 ns)

 <State 27>: 7.494ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln285', HLS/case_6/case_6.cc:285) [487]  (7.494 ns)

 <State 28>: 7.851ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln286', HLS/case_6/case_6.cc:286) [493]  (7.851 ns)

 <State 29>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln295', HLS/case_6/case_6.cc:295) [538]  (7.851 ns)

 <State 30>: 8.207ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln294', HLS/case_6/case_6.cc:294) [533]  (8.207 ns)

 <State 31>: 5.905ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln304', HLS/case_6/case_6.cc:304) [578]  (5.905 ns)

 <State 32>: 7.851ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln303', HLS/case_6/case_6.cc:303) [571]  (7.851 ns)

 <State 33>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln308', HLS/case_6/case_6.cc:308) [598]  (7.851 ns)

 <State 34>: 7.851ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln309', HLS/case_6/case_6.cc:309) [607]  (7.851 ns)

 <State 35>: 7.851ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln312', HLS/case_6/case_6.cc:312) [616]  (7.851 ns)

 <State 36>: 7.851ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln314', HLS/case_6/case_6.cc:314) [629]  (7.851 ns)

 <State 37>: 7.851ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln318', HLS/case_6/case_6.cc:318) [647]  (7.851 ns)

 <State 38>: 7.138ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln324', HLS/case_6/case_6.cc:324) [668]  (7.138 ns)

 <State 39>: 7.851ns
The critical path consists of the following:
	'mul' operation 22 bit ('mul_ln325', HLS/case_6/case_6.cc:325) [675]  (7.851 ns)

 <State 40>: 8.919ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln330', HLS/case_6/case_6.cc:330) [693]  (8.919 ns)

 <State 41>: 8.207ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln335', HLS/case_6/case_6.cc:335) [724]  (8.207 ns)

 <State 42>: 6.426ns
The critical path consists of the following:
	'mul' operation 16 bit ('m145', HLS/case_6/case_6.cc:333) [712]  (6.426 ns)

 <State 43>: 9.275ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln341', HLS/case_6/case_6.cc:341) [747]  (9.275 ns)

 <State 44>: 7.138ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln343', HLS/case_6/case_6.cc:343) [755]  (7.138 ns)

 <State 45>: 8.563ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln348', HLS/case_6/case_6.cc:348) [786]  (8.563 ns)

 <State 46>: 8.563ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln347', HLS/case_6/case_6.cc:347) [779]  (8.563 ns)

 <State 47>: 8.563ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln352', HLS/case_6/case_6.cc:352) [804]  (8.563 ns)

 <State 48>: 5.600ns
The critical path consists of the following:
	'mul' operation 14 bit ('m170', HLS/case_6/case_6.cc:358) [825]  (5.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
