#=========================================================================
# ECE 5745 VLSI FLOW
#=========================================================================

# This is the target cycle time in nanoseconds

clock_period = 1

# PyMTL build directory, relative to the root of the project

pymtl_build_dir = designs/

# Verilog source directory

vsrc = diffeq1.v
