module T_FF(T,clk,reset,Q); 
input T,
clk,reset;  
output reg Q;
always @(posedge clk or posedge reset) begin 
if(reset) 
Q<=0; 
else if(T) 
Q<=~Q;  
end 
endmodule 