#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027e5cd35a70 .scope module, "register_test" "register_test" 2 3;
 .timescale 0 0;
P_0000027e5ccf91b0 .param/l "WIDTH" 1 2 5, +C4<00000000000000000000000000001000>;
v0000027e5ccfa690_0 .var "clk", 0 0;
v0000027e5ccfa730_0 .var "data_in", 7 0;
v0000027e5cd94840_0 .net "data_out", 7 0, v0000027e5cd35c00_0;  1 drivers
v0000027e5cd948e0_0 .var "load", 0 0;
v0000027e5cd94980_0 .var "rst", 0 0;
E_0000027e5ccf8ef0 .event negedge, v0000027e5ccf67b0_0;
S_0000027e5cd45fe0 .scope task, "expect" "expect" 2 26, 2 26 0, S_0000027e5cd35a70;
 .timescale 0 0;
v0000027e5ccf6b80_0 .var "exp_out", 7 0;
TD_register_test.expect ;
    %load/vec4 v0000027e5cd94840_0;
    %load/vec4 v0000027e5ccf6b80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 29 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 30 "$display", "At time %0d rst=%b load=%b data_in=%b data_out=%b", $time, v0000027e5cd94980_0, v0000027e5cd948e0_0, v0000027e5ccfa730_0, v0000027e5cd94840_0 {0 0 0};
    %vpi_call 2 32 "$display", "data_out should be %b", v0000027e5ccf6b80_0 {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 36 "$display", "At time %0d rst=%b load=%b data_in=%b data_out=%b", $time, v0000027e5cd94980_0, v0000027e5cd948e0_0, v0000027e5ccfa730_0, v0000027e5cd94840_0 {0 0 0};
T_0.1 ;
    %end;
S_0000027e5cd46170 .scope module, "register_inst" "register" 2 17, 3 1 0, S_0000027e5cd35a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000027e5ccf8770 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0000027e5ccf67b0_0 .net "clk", 0 0, v0000027e5ccfa690_0;  1 drivers
v0000027e5ccfb360_0 .net "data_in", 7 0, v0000027e5ccfa730_0;  1 drivers
v0000027e5cd35c00_0 .var "data_out", 7 0;
v0000027e5cd46300_0 .net "load", 0 0, v0000027e5cd948e0_0;  1 drivers
v0000027e5cd463a0_0 .net "rst", 0 0, v0000027e5cd94980_0;  1 drivers
E_0000027e5ccf90f0 .event posedge, v0000027e5ccf67b0_0;
    .scope S_0000027e5cd46170;
T_1 ;
    %wait E_0000027e5ccf90f0;
    %load/vec4 v0000027e5cd463a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027e5cd35c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027e5cd46300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000027e5ccfb360_0;
    %assign/vec4 v0000027e5cd35c00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027e5cd35c00_0;
    %assign/vec4 v0000027e5cd35c00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027e5cd35a70;
T_2 ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5ccfa690_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e5ccfa690_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0000027e5cd35a70;
T_3 ;
    %wait E_0000027e5ccf8ef0;
    %vpi_call 2 44 "$dumpfile", "register_test.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e5cd35a70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e5cd94980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5cd948e0_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027e5ccfa730_0, 0, 8;
    %wait E_0000027e5ccf8ef0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027e5ccf6b80_0, 0, 8;
    %fork TD_register_test.expect, S_0000027e5cd45fe0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e5cd94980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5cd948e0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027e5ccfa730_0, 0, 8;
    %wait E_0000027e5ccf8ef0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027e5ccf6b80_0, 0, 8;
    %fork TD_register_test.expect, S_0000027e5cd45fe0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e5cd94980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5cd948e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000027e5ccfa730_0, 0, 8;
    %wait E_0000027e5ccf8ef0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000027e5ccf6b80_0, 0, 8;
    %fork TD_register_test.expect, S_0000027e5cd45fe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5cd94980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e5cd948e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000027e5ccfa730_0, 0, 8;
    %wait E_0000027e5ccf8ef0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027e5ccf6b80_0, 0, 8;
    %fork TD_register_test.expect, S_0000027e5cd45fe0;
    %join;
    %vpi_call 2 51 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_test.v";
    "./register.v";
