# introduction
This part of the experiment implements a 5-level pipeline CPU, which can run RISC-V instructions on the FPGA.
All the code is under the pipeline folder, report.pdf is the experiment report, and the 流水线CPU设计.pdf is a guide design manual.

## data path
![image](https://github.com/user-attachments/assets/ba091415-3410-4736-898d-d33197e9554d)
![image](https://github.com/user-attachments/assets/e7306c3b-7191-47f9-a2a3-00b588b32760)
