## ----------------------------------------------------------------------------
## The confidential and proprietary information contained in this file may
## only be used by a person authorised under and to the extent permitted
## by a subsisting licensing agreement from ARM Limited.
##
## (C) COPYRIGHT 2008-2009 ARM Limited
## ALL RIGHTS RESERVED
##
## This entire notice must be reproduced on all copies of this file
## and copies of this file may only be made by a person if such person is
## permitted to do so under the terms of a subsisting license agreement
## from ARM Limited.
##
## SVN Information
##
## Revision :  
## Release Information : Cortex-M0-AT510-r0p0-01rel0
##
## -----------------------------------------------------------------------------
## Purpose       : Common Power Format for Cortex-M0 IK System
## -----------------------------------------------------------------------------

set_cpf_version 1.0
set_power_unit  uW
set_time_unit   ns
set_design      CM0IKMCU

set_hierarchy_separator "/"

################################################################################
# Create power domains
################################################################################

create_power_domain -name TOP -default

create_power_domain -name PD_SYS -instances {u_sys/u_timing/u_imp/u_cortexm0/u_top/u_sys \
                                             u_sys/u_ahb_interconnect \
                                             u_sys/u_ahb_def_slv \
                                             u_sys/u_ahb2sram \
                                             u_sys/u_rom \
                                             u_sys/u_stclken \
                                             u_sys/u_system_rom_table} \
                                 -shutoff_condition {mcu_syspwrdown}

create_power_domain -name PD_DBG -instances {u_sys/u_timing/u_imp/u_cortexm0/u_top/u_dbg \
                                             u_sys/u_timing/u_dap/u_ap} \
                                 -shutoff_condition {mcu_dbgpwrdown}

################################################################################
# Create and logically connect power ports and nets
################################################################################

create_power_nets  -nets VDD     -voltage 1.0
create_ground_nets -nets VSS     -voltage 0.0
create_power_nets  -nets VDD_SYS -voltage 1.0
create_power_nets  -nets VDD_DBG -voltage 1.0

create_global_connection -net VDD -pins VDD
create_global_connection -net VSS -pins VSS

################################################################################
# Assign power supplies to power domains
################################################################################

update_power_domain -name TOP    -internal_power_net VDD     -internal_ground_net VSS
update_power_domain -name PD_SYS -internal_power_net VDD_SYS -internal_ground_net VSS \
                    -min_power_up_time 12.0 -max_power_up_time 65.0
update_power_domain -name PD_DBG -internal_power_net VDD_DBG -internal_ground_net VSS \
                    -min_power_up_time 12.0 -max_power_up_time 65.0

################################################################################
# Create Power Switches
################################################################################

create_power_switch_rule -name uswitch1 -domain PD_SYS -external_power_net VDD
create_power_switch_rule -name uswitch2 -domain PD_DBG -external_power_net VDD

update_power_switch_rule -name uswitch1 -enable_condition_1 !mcu_syspwrdown \
                         -acknowledge_receiver pmu_syspwrdownack
update_power_switch_rule -name uswitch2 -enable_condition_1 !mcu_dbgpwrdown \
                         -acknowledge_receiver pmu_dbgpwrdownack

################################################################################
# Set Isolation Controls
################################################################################

create_isolation_rule -name iso_lo1 -from PD_SYS \
                      -isolation_condition !mcu_sysisolaten -to TOP \
                      -isolation_output low -isolation_target from

create_isolation_rule -name iso_hi1 -from PD_SYS \
                      -isolation_condition !mcu_sysisolaten \
                      -pins {u_sys/u_timing/u_imp/u_cortexm0/u_top/u_sys/sleeping_o \
                             u_sys/u_timing/u_imp/u_cortexm0/u_top/u_sys/sleep_deep_o} \
                      -isolation_output high -isolation_target from

create_isolation_rule -name iso_lo2 -from PD_DBG \
                      -isolation_condition !mcu_dbgisolaten \
                      -isolation_output low -isolation_target from

################################################################################
# Set Retention
################################################################################

create_state_retention_rule -name ret_sys \
                            -instances {u_sys/u_timing/u_imp/u_cortexm0/u_top/u_sys \
                                        u_sys/u_ahb_interconnect \
                                        u_sys/u_ahb_def_slv \
                                        u_sys/u_ahb2sram \
                                        u_sys/u_stclken} \
                            -restore_edge mcu_sysretainn -save_edge !mcu_sysretainn

################################################################################
# Define port states
################################################################################

create_nominal_condition -name on  -voltage 1.0
create_nominal_condition -name off -voltage 0.0

################################################################################
# Define power state table
################################################################################

create_power_mode -name run -domain_conditions {TOP@on PD_SYS@on  PD_DBG@off}
create_power_mode -name slp -domain_conditions {TOP@on PD_SYS@off PD_DBG@off}
create_power_mode -name dbg -domain_conditions {TOP@on PD_SYS@on  PD_DBG@on} -default

################################################################################
# Technology details (not needed for simulation)
# Can be in a separate CPF file which is sourced here.
################################################################################

end_design
