Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jun 29 15:31:09 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.403      -68.676                     31                  137        0.160        0.000                      0                  137        3.000        0.000                       0                    96  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_i                       {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0         {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                             7.251        0.000                      0                   21        0.199        0.000                      0                   21        4.500        0.000                       0                    12  
clk_wiz_0_inst/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_clk_wiz_0               2.966        0.000                      0                  116        0.160        0.000                      0                  116        4.500        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_i              clk_out_clk_wiz_0       -2.403      -68.676                     31                   31        7.025        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.842ns (32.069%)  route 1.784ns (67.931%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 f  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.811     4.113    rst_driver_inst/cnt_reg[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     4.412 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.973     5.385    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.509 r  rst_driver_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.509    rst_driver_inst/plusOp[6]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233    12.596    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    12.759    rst_driver_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.842ns (32.192%)  route 1.774ns (67.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 f  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.811     4.113    rst_driver_inst/cnt_reg[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     4.412 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.963     5.375    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     5.499 r  rst_driver_inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     5.499    rst_driver_inst/plusOp[8]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233    12.596    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    12.763    rst_driver_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.868ns (32.735%)  route 1.784ns (67.265%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 f  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.811     4.113    rst_driver_inst/cnt_reg[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     4.412 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.973     5.385    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.150     5.535 r  rst_driver_inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.535    rst_driver_inst/plusOp[7]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233    12.596    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[7]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.118    12.800    rst_driver_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.870ns (32.910%)  route 1.774ns (67.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 f  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.811     4.113    rst_driver_inst/cnt_reg[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     4.412 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.963     5.375    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.152     5.527 r  rst_driver_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     5.527    rst_driver_inst/plusOp[9]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233    12.596    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[9]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.118    12.800    rst_driver_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/rst_power_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.842ns (36.066%)  route 1.493ns (63.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 f  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.811     4.113    rst_driver_inst/cnt_reg[2]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     4.412 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.682     5.094    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.124     5.218 r  rst_driver_inst/rst_power_on_i_1/O
                         net (fo=1, routed)           0.000     5.218    rst_driver_inst/rst_power_on_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
                         clock pessimism              0.251    12.861    
                         clock uncertainty           -0.035    12.826    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.032    12.858    rst_driver_inst/rst_power_on_reg
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.718ns (40.918%)  route 1.037ns (59.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 r  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           1.037     4.339    rst_driver_inst/cnt_reg[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.299     4.638 r  rst_driver_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.638    rst_driver_inst/plusOp[3]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
                         clock pessimism              0.273    12.883    
                         clock uncertainty           -0.035    12.848    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.031    12.879    rst_driver_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.746ns (41.846%)  route 1.037ns (58.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     3.302 r  rst_driver_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           1.037     4.339    rst_driver_inst/cnt_reg[2]
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.327     4.666 r  rst_driver_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.666    rst_driver_inst/plusOp[4]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[4]/C
                         clock pessimism              0.273    12.883    
                         clock uncertainty           -0.035    12.848    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075    12.923    rst_driver_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.580ns (38.909%)  route 0.911ns (61.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.911     4.250    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  rst_driver_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.374    rst_driver_inst/plusOp[1]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
                         clock pessimism              0.273    12.883    
                         clock uncertainty           -0.035    12.848    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.029    12.877    rst_driver_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.608ns (40.035%)  route 0.911ns (59.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.911     4.250    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.152     4.402 r  rst_driver_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.402    rst_driver_inst/plusOp[2]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
                         clock pessimism              0.273    12.883    
                         clock uncertainty           -0.035    12.848    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075    12.923    rst_driver_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.586%)  route 0.885ns (60.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 12.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.224    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.348 r  rst_driver_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.348    rst_driver_inst/plusOp[5]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.248    12.610    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[5]/C
                         clock pessimism              0.273    12.883    
                         clock uncertainty           -0.035    12.848    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.032    12.880    rst_driver_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  8.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/rst_power_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.107%)  route 0.115ns (31.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.594     0.795    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148     0.943 f  rst_driver_inst/cnt_reg[7]/Q
                         net (fo=4, routed)           0.115     1.058    rst_driver_inst/cnt_reg[7]
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.098     1.156 r  rst_driver_inst/rst_power_on_i_1/O
                         net (fo=1, routed)           0.000     1.156    rst_driver_inst/rst_power_on_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.696     1.084    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
                         clock pessimism             -0.218     0.866    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     0.958    rst_driver_inst/rst_power_on_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.223%)  route 0.157ns (45.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598     0.799    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.940 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.157     1.097    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.045     1.142 r  rst_driver_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.142    rst_driver_inst/plusOp[5]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.696     1.084    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[5]/C
                         clock pessimism             -0.285     0.799    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.092     0.891    rst_driver_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598     0.799    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.940 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.184     1.123    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.043     1.166 r  rst_driver_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.166    rst_driver_inst/plusOp[4]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.696     1.084    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[4]/C
                         clock pessimism             -0.285     0.799    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.107     0.906    rst_driver_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.594     0.795    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.145    rst_driver_inst/cnt_reg[6]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.043     1.188 r  rst_driver_inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.188    rst_driver_inst/plusOp[7]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.695     1.083    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[7]/C
                         clock pessimism             -0.288     0.795    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131     0.926    rst_driver_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.594     0.795    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.145    rst_driver_inst/cnt_reg[6]
    SLICE_X2Y39          LUT5 (Prop_lut5_I1_O)        0.043     1.188 r  rst_driver_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.188    rst_driver_inst/plusOp[9]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.695     1.083    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[9]/C
                         clock pessimism             -0.288     0.795    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131     0.926    rst_driver_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598     0.799    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.940 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.195     1.134    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.042     1.176 r  rst_driver_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.176    rst_driver_inst/plusOp[2]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.696     1.084    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
                         clock pessimism             -0.285     0.799    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.107     0.906    rst_driver_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.594     0.795    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.145    rst_driver_inst/cnt_reg[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.190 r  rst_driver_inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.190    rst_driver_inst/plusOp[8]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.695     1.083    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
                         clock pessimism             -0.288     0.795    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     0.916    rst_driver_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.594     0.795    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.145    rst_driver_inst/cnt_reg[6]
    SLICE_X2Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.190 r  rst_driver_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.190    rst_driver_inst/plusOp[6]
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.695     1.083    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
                         clock pessimism             -0.288     0.795    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     0.915    rst_driver_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598     0.799    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.940 r  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.183     1.122    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.045     1.167 r  rst_driver_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.167    rst_driver_inst/plusOp[3]
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.696     1.084    rst_driver_inst/clk_i
    SLICE_X0Y39          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
                         clock pessimism             -0.285     0.799    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.092     0.891    rst_driver_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.791%)  route 0.189ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598     0.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.940 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=18, routed)          0.189     1.128    rst_driver_inst/rst_power_on_reg_0
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.695     1.083    rst_driver_inst/clk_i
    SLICE_X2Y39          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
                         clock pessimism             -0.218     0.865    
    SLICE_X2Y39          FDRE (Hold_fdre_C_CE)       -0.016     0.849    rst_driver_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39  rst_driver_inst/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39  rst_driver_inst/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39  rst_driver_inst/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39  rst_driver_inst/cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39  rst_driver_inst/cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39  rst_driver_inst/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39  rst_driver_inst/cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in
  To Clock:  clk_wiz_0_inst/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[2]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.009%)  route 1.183ns (66.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345    -0.385    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[5]/C
                         clock pessimism              0.516     2.825    
                         clock uncertainty           -0.074     2.751    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     2.582    spi_driver_inst/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.583ns (33.049%)  route 1.181ns (66.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 2.307 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.343    -0.387    spi_driver_inst/data_rx
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516     2.307    spi_driver_inst/clk_out
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
                         clock pessimism              0.516     2.823    
                         clock uncertainty           -0.074     2.749    
    SLICE_X2Y38          FDRE (Setup_fdre_C_CE)      -0.169     2.580    spi_driver_inst/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.583ns (33.049%)  route 1.181ns (66.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.693ns = ( 2.307 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/nss_reg/Q
                         net (fo=5, routed)           0.838    -0.854    spi_driver_inst/nss
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.124    -0.730 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.343    -0.387    spi_driver_inst/data_rx
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516     2.307    spi_driver_inst/clk_out
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[7]/C
                         clock pessimism              0.516     2.823    
                         clock uncertainty           -0.074     2.749    
    SLICE_X2Y38          FDRE (Setup_fdre_C_CE)      -0.169     2.580    spi_driver_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 spi_driver_inst/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.583ns (35.770%)  route 1.047ns (64.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 2.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/sck_reg/Q
                         net (fo=8, routed)           0.697    -0.995    spi_driver_inst/sck
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.124    -0.871 r  spi_driver_inst/data_tx[7]_i_1/O
                         net (fo=8, routed)           0.350    -0.521    spi_driver_inst/data_tx[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515     2.306    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/C
                         clock pessimism              0.501     2.807    
                         clock uncertainty           -0.074     2.733    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205     2.528    spi_driver_inst/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 spi_driver_inst/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.583ns (35.770%)  route 1.047ns (64.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 2.306 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                  IBUF                         0.000     0.000 f  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -5.507 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.884    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.788 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.637    -2.151    spi_driver_inst/clk_out
    SLICE_X0Y40          FDRE                                         r  spi_driver_inst/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    -1.692 f  spi_driver_inst/sck_reg/Q
                         net (fo=8, routed)           0.697    -0.995    spi_driver_inst/sck
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.124    -0.871 r  spi_driver_inst/data_tx[7]_i_1/O
                         net (fo=8, routed)           0.350    -0.521    spi_driver_inst/data_tx[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515     2.306    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/C
                         clock pessimism              0.501     2.807    
                         clock uncertainty           -0.074     2.733    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205     2.528    spi_driver_inst/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     4.431 r  spi_driver_inst/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.056     4.487    spi_driver_inst/Q[2]
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
                         clock pessimism              0.420     4.267    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.060     4.327    spi_driver_inst/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.327    
                         arrival time                           4.487    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/spi_data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     4.431 r  spi_driver_inst/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.063     4.495    control_inst/spi_data_o_reg[7]_0[0]
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    control_inst/clk_out
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[0]/C
                         clock pessimism              0.433     4.280    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.046     4.326    control_inst/spi_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.326    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_vld_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/spi_data_vld_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.136%)  route 0.135ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    spi_driver_inst/clk_out
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/data_vld_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     4.408 r  spi_driver_inst/data_vld_o_reg/Q
                         net (fo=9, routed)           0.135     4.543    control_inst/E[0]
    SLICE_X4Y41          FDRE                                         r  control_inst/spi_data_vld_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    control_inst/clk_out
    SLICE_X4Y41          FDRE                                         r  control_inst/spi_data_vld_o_reg/C
                         clock pessimism              0.455     4.301    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.070     4.371    control_inst/spi_data_vld_o_reg
  -------------------------------------------------------------------
                         required time                         -4.371    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 4.266 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568     4.266    spi_driver_inst/clk_out
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     4.430 r  spi_driver_inst/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.070     4.500    spi_driver_inst/Q[6]
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    spi_driver_inst/clk_out
    SLICE_X2Y38          FDRE                                         r  spi_driver_inst/data_rx_reg[7]/C
                         clock pessimism              0.420     4.266    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.060     4.326    spi_driver_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.326    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 3.869 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 4.288 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.590     4.288    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     4.429 r  led_driver_inst/cnt_reg[23]/Q
                         net (fo=2, routed)           0.121     4.550    led_driver_inst/cnt_reg[23]
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.860     3.869    led_driver_inst/clk_out
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[1]/C
                         clock pessimism              0.432     4.301    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.059     4.360    led_driver_inst/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 3.869 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 4.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.591     4.289    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     4.430 r  led_driver_inst/cnt_reg[25]/Q
                         net (fo=2, routed)           0.122     4.552    led_driver_inst/cnt_reg[25]
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.860     3.869    led_driver_inst/clk_out
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[3]/C
                         clock pessimism              0.434     4.303    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.052     4.355    led_driver_inst/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.993%)  route 0.073ns (33.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.148     4.415 r  spi_driver_inst/data_rx_reg[3]/Q
                         net (fo=2, routed)           0.073     4.488    spi_driver_inst/Q[3]
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
                         clock pessimism              0.420     4.267    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.023     4.290    spi_driver_inst/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.488    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/spi_data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     4.431 r  spi_driver_inst/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.128     4.560    control_inst/spi_data_o_reg[7]_0[4]
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    control_inst/clk_out
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[4]/C
                         clock pessimism              0.433     4.280    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.075     4.355    control_inst/spi_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 control_inst/spi_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    control_inst/clk_out
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     4.408 r  control_inst/spi_data_o_reg[3]/Q
                         net (fo=1, routed)           0.164     4.572    spi_driver_inst/buffer_tx_reg[7]_0[3]
    SLICE_X2Y40          FDRE                                         r  spi_driver_inst/buffer_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X2Y40          FDRE                                         r  spi_driver_inst/buffer_tx_reg[3]/C
                         clock pessimism              0.436     4.283    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.076     4.359    spi_driver_inst/buffer_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.572    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 control_inst/spi_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.374%)  route 0.116ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 4.267 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569     4.267    control_inst/clk_out
    SLICE_X3Y41          FDRE                                         r  control_inst/spi_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     4.395 r  control_inst/spi_data_o_reg[7]/Q
                         net (fo=1, routed)           0.116     4.512    spi_driver_inst/buffer_tx_reg[7]_0[7]
    SLICE_X2Y40          FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X2Y40          FDRE                                         r  spi_driver_inst/buffer_tx_reg[7]/C
                         clock pessimism              0.436     4.283    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.011     4.294    spi_driver_inst/buffer_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.294    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41      control_inst/spi_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41      control_inst/spi_data_o_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_out_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack       -2.403ns,  Total Violation      -68.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.069%)  route 0.868ns (59.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 2.306 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.518     3.857    spi_driver_inst/rst_pin
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.124     3.981 r  spi_driver_inst/data_tx[7]_i_1/O
                         net (fo=8, routed)           0.350     4.331    spi_driver_inst/data_tx[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515     2.306    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/C
                         clock pessimism              0.000     2.306    
                         clock uncertainty           -0.173     2.133    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205     1.928    spi_driver_inst/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.928    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.580ns (40.069%)  route 0.868ns (59.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 2.306 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.518     3.857    spi_driver_inst/rst_pin
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.124     3.981 r  spi_driver_inst/data_tx[7]_i_1/O
                         net (fo=8, routed)           0.350     4.331    spi_driver_inst/data_tx[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515     2.306    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/C
                         clock pessimism              0.000     2.306    
                         clock uncertainty           -0.173     2.133    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205     1.928    spi_driver_inst/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          1.928    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.704ns (43.844%)  route 0.902ns (56.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 2.308 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=18, routed)          0.463     3.802    spi_driver_inst/bit_cnt_reg[0]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.124     3.926 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.439     4.365    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.124     4.489 r  spi_driver_inst/data_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     4.489    spi_driver_inst/data_tx[6]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517     2.308    spi_driver_inst/clk_out
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[6]/C
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.173     2.135    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)        0.031     2.166    spi_driver_inst/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.704ns (43.954%)  route 0.898ns (56.046%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.692ns = ( 2.308 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=18, routed)          0.463     3.802    spi_driver_inst/bit_cnt_reg[0]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.124     3.926 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.435     4.361    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.124     4.485 r  spi_driver_inst/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.485    spi_driver_inst/data_tx[2]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517     2.308    spi_driver_inst/clk_out
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[2]/C
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.173     2.135    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)        0.029     2.164    spi_driver_inst/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.164    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.704ns (44.115%)  route 0.892ns (55.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -5.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.694ns = ( 2.306 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=18, routed)          0.463     3.802    spi_driver_inst/bit_cnt_reg[0]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.124     3.926 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.429     4.355    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124     4.479 r  spi_driver_inst/data_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     4.479    spi_driver_inst/data_tx[1]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515     2.306    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[1]/C
                         clock pessimism              0.000     2.306    
                         clock uncertainty           -0.173     2.133    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.032     2.165    spi_driver_inst/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.165    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.833%)  route 0.806ns (58.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.462     3.801    spi_driver_inst/rst_pin
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.925 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.270    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.173     2.136    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     1.967    spi_driver_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.833%)  route 0.806ns (58.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.462     3.801    spi_driver_inst/rst_pin
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.925 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.270    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.173     2.136    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     1.967    spi_driver_inst/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.833%)  route 0.806ns (58.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.462     3.801    spi_driver_inst/rst_pin
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.925 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.270    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[2]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.173     2.136    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     1.967    spi_driver_inst/data_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.833%)  route 0.806ns (58.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.462     3.801    spi_driver_inst/rst_pin
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.925 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.270    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.173     2.136    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     1.967    spi_driver_inst/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.833%)  route 0.806ns (58.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 2.309 - 5.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.451     2.883    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     3.339 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.462     3.801    spi_driver_inst/rst_pin
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     3.925 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.270    spi_driver_inst/data_rx
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518     2.309    spi_driver_inst/clk_out
    SLICE_X2Y41          FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.173     2.136    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169     1.967    spi_driver_inst/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                 -2.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.025ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/tx_empty_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.041%)  route 0.152ns (44.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.152    11.091    rst_driver_inst/rst_pin
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.045    11.136 r  rst_driver_inst/tx_empty_old_i_1/O
                         net (fo=1, routed)           0.000    11.136    spi_driver_inst/tx_empty_old_reg_0
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/tx_empty_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/tx_empty_old_reg/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.091     4.111    spi_driver_inst/tx_empty_old_reg
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                          11.136    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.049ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.447%)  route 0.176ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.176    11.115    spi_driver_inst/rst_pin
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.045    11.160 r  spi_driver_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    11.160    spi_driver_inst/bit_cnt[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  spi_driver_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    spi_driver_inst/clk_out
    SLICE_X3Y39          FDRE                                         r  spi_driver_inst/bit_cnt_reg[0]/C
                         clock pessimism              0.000     3.846    
                         clock uncertainty            0.173     4.019    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092     4.111    spi_driver_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                          11.160    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.074ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/sck_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.957%)  route 0.202ns (52.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=18, routed)          0.202    11.141    rst_driver_inst/rst_power_on_reg_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.045    11.186 r  rst_driver_inst/sck_old_i_1/O
                         net (fo=1, routed)           0.000    11.186    spi_driver_inst/sck_old_reg_0
    SLICE_X1Y41          FDRE                                         r  spi_driver_inst/sck_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X1Y41          FDRE                                         r  spi_driver_inst/sck_old_reg/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     4.112    spi_driver_inst/sck_old_reg
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                          11.186    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.152ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/tx_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.602%)  route 0.235ns (50.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.151    11.090    rst_driver_inst/rst_pin
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045    11.135 r  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.084    11.219    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.045    11.264 r  spi_driver_inst/tx_empty_i_1/O
                         net (fo=1, routed)           0.000    11.264    spi_driver_inst/tx_empty_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/tx_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/tx_empty_reg/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     4.112    spi_driver_inst/tx_empty_reg
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                          11.264    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.155ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_vld_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.469ns  (logic 0.231ns (49.284%)  route 0.238ns (50.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.151    11.090    rst_driver_inst/rst_pin
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045    11.135 f  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.087    11.222    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.045    11.267 r  spi_driver_inst/data_vld_o_i_1/O
                         net (fo=1, routed)           0.000    11.267    spi_driver_inst/data_vld_o_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/data_vld_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X3Y40          FDRE                                         r  spi_driver_inst/data_vld_o_reg/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     4.112    spi_driver_inst/data_vld_o_reg
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                          11.267    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.178ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/miso_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.506ns  (logic 0.237ns (46.805%)  route 0.269ns (53.195%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.163    11.103    spi_driver_inst/rst_pin
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    11.148 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.106    11.254    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.051    11.305 r  spi_driver_inst/miso_i_1/O
                         net (fo=1, routed)           0.000    11.305    spi_driver_inst/miso_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/miso_reg/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107     4.127    spi_driver_inst/miso_reg
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                          11.305    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.187ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.231ns (46.167%)  route 0.269ns (53.833%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 3.847 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.163    11.103    spi_driver_inst/rst_pin
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    11.148 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.106    11.254    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.045    11.299 r  spi_driver_inst/data_tx[5]_i_1/O
                         net (fo=1, routed)           0.000    11.299    spi_driver_inst/data_tx[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838     3.847    spi_driver_inst/clk_out
    SLICE_X1Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[5]/C
                         clock pessimism              0.000     3.847    
                         clock uncertainty            0.173     4.020    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092     4.112    spi_driver_inst/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                          11.299    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.206ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.530%)  route 0.288ns (55.470%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.151    11.090    rst_driver_inst/rst_pin
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045    11.135 f  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.137    11.272    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.045    11.317 r  spi_driver_inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.317    spi_driver_inst/bit_cnt[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  spi_driver_inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    spi_driver_inst/clk_out
    SLICE_X3Y39          FDRE                                         r  spi_driver_inst/bit_cnt_reg[1]/C
                         clock pessimism              0.000     3.846    
                         clock uncertainty            0.173     4.019    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092     4.111    spi_driver_inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                          11.317    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.212ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.006%)  route 0.294ns (55.994%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 f  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.151    11.090    rst_driver_inst/rst_pin
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045    11.135 f  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=4, routed)           0.143    11.278    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.045    11.323 r  spi_driver_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    11.323    spi_driver_inst/bit_cnt[2]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    spi_driver_inst/clk_out
    SLICE_X3Y38          FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/C
                         clock pessimism              0.000     3.846    
                         clock uncertainty            0.173     4.019    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.092     4.111    spi_driver_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                          11.323    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.236ns  (arrival time - required time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.564ns  (logic 0.235ns (41.698%)  route 0.329ns (58.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 3.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.799ns = ( 10.799 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.598    10.799    rst_driver_inst/clk_i
    SLICE_X1Y39          FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    10.940 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=7, routed)           0.163    11.103    spi_driver_inst/rst_pin
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    11.148 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=8, routed)           0.165    11.313    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.049    11.362 r  spi_driver_inst/data_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    11.362    spi_driver_inst/data_tx[4]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=78, routed)          0.837     3.846    spi_driver_inst/clk_out
    SLICE_X5Y40          FDRE                                         r  spi_driver_inst/data_tx_reg[4]/C
                         clock pessimism              0.000     3.846    
                         clock uncertainty            0.173     4.019    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.107     4.126    spi_driver_inst/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                          11.362    
  -------------------------------------------------------------------
                         slack                                  7.236    





