clk_en_0
~~~~~~~~

.. _table_clk_en_0:
.. table:: clk_en_0, Offset Address: 0x000
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_en_0_0           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_a53 (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_en_0_1           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cpu_axi0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_en_0_2           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cpu_gic (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_en_0_3           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_xtal_a53 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_en_0_4           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_tpu (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_en_0_6           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ahb_rom (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_en_0_7           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ddr_axi_reg (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_en_0_8           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_rtc_25m (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_en_0_9           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_tempsen (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | clk_en_0_10          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_saradc (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_en_0_11          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_efuse (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_en_0_12          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_efuse (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_en_0_14          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_xtal_misc (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_en_0_15          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4_emmc (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_en_0_16          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_emmc (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | clk_en_0_17          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_100k_emmc (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | clk_en_0_18          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4_sd0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_en_0_19          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sd0 (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_en_0_20          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_100k_sd0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_en_0_21          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4_sd1 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 22   | clk_en_0_22          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sd1 (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_en_0_23          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_100k_sd1 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_en_0_24          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_spi_nand (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 25   | clk_en_0_25          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_500m_eth0 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | clk_en_0_26          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4_eth0 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 28:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | clk_en_0_29          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_gpio (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | clk_en_0_30          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_gpio_intr (1:  |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | clk_en_0_31          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_gpio_db (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+

clk_en_1
~~~~~~~~

.. _table_clk_en_1:
.. table:: clk_en_1, Offset Address: 0x004
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_en_1_0           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ahb_sf (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_en_1_1           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sdma_axi (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_en_1_2           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sdma_aud0 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_en_1_3           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sdma_aud1 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_en_1_4           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sdma_aud2 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_en_1_5           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sdma_aud3 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_en_1_6           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_en_1_7           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_wdt (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_en_1_8           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_pwm (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_en_1_9           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_spi0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | clk_en_1_10          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_spi1 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_en_1_11          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_spi2 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_en_1_12          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_spi3 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | clk_en_1_13          | R/W   | Resvered               | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_en_1_14          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_uart0 (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_en_1_15          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_uart0 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_en_1_16          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_uart1 (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | clk_en_1_17          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_uart1 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | clk_en_1_18          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_uart2 (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_en_1_19          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_uart2 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_en_1_20          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_uart3 (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_en_1_21          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_uart3 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 22   | clk_en_1_22          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_uart4 (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_en_1_23          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_uart4 (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_en_1_24          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2s0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 25   | clk_en_1_25          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2s1 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | clk_en_1_26          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2s2 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | clk_en_1_27          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2s3 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 28   | clk_en_1_28          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4_usb (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | clk_en_1_29          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_usb (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

clk_en_2
~~~~~~~~

.. _table_clk_en_2:
.. table:: clk_en_2, Offset Address: 0x008
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_en_2_1           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi4 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_en_2_2           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi6 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_en_2_3           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_dsi_esc (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_en_2_4           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi_vip (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_en_2_5           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_src_vip_sys_0 (1:  |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_en_2_6           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_src_vip_sys_1 (1:  |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_en_2_7           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_disp_src_vip (1:   |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_en_2_8           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_axi_video_codec    |      |
	|      |                      |       | (1: Enable; 0: Gate)   |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_en_2_9           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_vc_src0 (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | clk_en_2_10          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_h264c (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_en_2_11          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_h265c (1: Enable;  |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_en_2_12          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_jpeg (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | clk_en_2_13          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_jpeg (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_en_2_14          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_h264c (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_en_2_15          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_h265c (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_en_2_16          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cam0 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | clk_en_2_17          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cam1 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | clk_en_2_18          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_csi_mac0_vip (1:   |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_en_2_19          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_csi_mac1_vip (1:   |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_en_2_20          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_isp_top_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_en_2_21          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_img_d_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 22   | clk_en_2_22          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_img_v_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_en_2_23          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sc_top_vip (1:     |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_en_2_24          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sc_d_vip (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 25   | clk_en_2_25          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sc_v1_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | clk_en_2_26          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sc_v2_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | clk_en_2_27          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_sc_v3_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 28   | clk_en_2_28          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ldc_vip (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | clk_en_2_29          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_bt_vip (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | clk_en_2_30          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_disp_vip (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | clk_en_2_31          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_dsi_mac_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+

clk_en_3
~~~~~~~~

.. _table_clk_en_3:
.. table:: clk_en_3, Offset Address: 0x00c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_en_3_0           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_lvds0_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_en_3_1           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_lvds1_vip (1:      |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_en_3_2           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_csi0_rx_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_en_3_3           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_csi1_rx_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_en_3_4           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_pad_vi_vip (1:     |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_en_3_5           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_1m (1: Enable; 0:  |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_en_3_6           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_spi (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_en_3_7           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_i2c (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_en_3_8           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_pm (1: Enable; 0:  |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_en_3_9           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer0 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | clk_en_3_10          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer1 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_en_3_11          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer2 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_en_3_12          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer3 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | clk_en_3_13          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer4 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_en_3_14          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer5 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_en_3_15          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer6 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_en_3_16          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_timer7 (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | clk_en_3_17          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c0 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | clk_en_3_18          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c1 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_en_3_19          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c2 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_en_3_20          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c3 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_en_3_21          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_i2c4 (1:       |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 22   | clk_en_3_22          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_wgn (1: Enable; 0: |      |
	|      |                      |       | Gate)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_en_3_23          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_wgn0 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_en_3_24          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_wgn1 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 25   | clk_en_3_25          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_wgn2 (1: Enable;   |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | clk_en_3_26          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_keyscan (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | clk_en_3_27          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ahb_sf1 (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 28   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | clk_en_3_29          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_src_vip_sys_2 (1:  |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | clk_en_3_30          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_pad_vi1_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | clk_en_3_31          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cfg_reg_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+

clk_en_4
~~~~~~~~

.. _table_clk_en_4:
.. table:: clk_en_4, Offset Address: 0x010
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_en_4_0           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cfg_reg_vc (1:     |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_en_4_1           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_audsrc (1: Enable; |      |
	|      |                      |       | 0: Gate)               |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_en_4_2           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_apb_audsrc (1:     |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_en_4_4           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_pwm_src (1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_en_4_5           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ap_debug(1:        |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_en_4_6           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_rtcsys_src_0 (1:   |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_en_4_7           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_pad_vi2_vip (1:    |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_en_4_8           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_csi_be_vip (1:     |      |
	|      |                      |       | Enable; 0: Gate)       |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_en_4_9           | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_vip_ip0_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | clk_en_4_10          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_vip_ip1_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_en_4_11          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_vip_ip2_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_en_4_12          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_vip_ip3_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | clk_en_4_13          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_c906_0_en          |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_en_4_14          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_c906_1_en          |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_en_4_15          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_src_vip_sys_3_en   |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_en_4_16          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_src_vip_sys_4_en   |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | clk_en_4_17          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_ive_vip_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | clk_en_4_18          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_raw_vip_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_en_4_19          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_osdc_vip_en        |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_en_4_20          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_fbc_vip_en         |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_en_4_21          | R/W   | Clock Enable for       | 0x1  |
	|      |                      |       | clk_cam0_vip_en        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

clk_sel_0
~~~~~~~~~

.. _table_clk_sel_0:
.. table:: clk_sel_0, Offset Address: 0x020
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_sel_0_0          | R/W   | Clock Select for A53's | 0x0  |
	|      |                      |       | clock clk_a53          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: Select              |      |
	|      |                      |       | div_clk_a53_0 as clock |      |
	|      |                      |       | source                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: Select              |      |
	|      |                      |       | div_clk_a53_1 as clock |      |
	|      |                      |       | source                 |      |
	+------+----------------------+-------+------------------------+------+
	| 22:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_sel_0_23         | R/W   | Clock Select for       | 0x0  |
	|      |                      |       | C906's clock           |      |
	|      |                      |       | clk_c906_0             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: Select              |      |
	|      |                      |       | div_clk_c906_0_0 as    |      |
	|      |                      |       | clock source           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: Select              |      |
	|      |                      |       | div_clk_c906_0_1 as    |      |
	|      |                      |       | clock source           |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_sel_0_24         | R/W   | Clock Select for       | 0x0  |
	|      |                      |       | C906's clock           |      |
	|      |                      |       | clk_c906_1             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: Select              |      |
	|      |                      |       | div_clk_c906_1_0 as    |      |
	|      |                      |       | clock source           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: Select              |      |
	|      |                      |       | div_clk_c906_1_1 as    |      |
	|      |                      |       | clock source           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:25| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

clk_byp_0
~~~~~~~~~

.. _table_clk_byp_0:
.. table:: clk_byp_0, Offset Address: 0x030
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | clk_byp_0_0          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for A53's clock        |      |
	|      |                      |       | clk_a53                |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_byp_0_1          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for A53's clock        |      |
	|      |                      |       | clk_cpu_axi0           |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_byp_0_2          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for A53's clock        |      |
	|      |                      |       | clk_cpu_gic            |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_byp_0_3          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for TPU's clock        |      |
	|      |                      |       | clk_tpu                |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_byp_0_5          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for EMMC's clock       |      |
	|      |                      |       | clk_emmc               |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_byp_0_6          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for SD's clock clk_sd0 |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_byp_0_7          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for SD's clock clk_sd1 |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_byp_0_8          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for SPI_NAND's clock   |      |
	|      |                      |       | clk_spi_nand           |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_byp_0_9          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for ETH0's clock       |      |
	|      |                      |       | clk_500m_eth0          |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | clk_byp_0_11         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for AUDIO's clock      |      |
	|      |                      |       | clk_aud0               |      |
	+------+----------------------+-------+------------------------+------+
	| 12   | clk_byp_0_12         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for AUDIO's clock      |      |
	|      |                      |       | clk_aud1               |      |
	+------+----------------------+-------+------------------------+------+
	| 13   | clk_byp_0_13         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for AUDIO's clock      |      |
	|      |                      |       | clk_aud2               |      |
	+------+----------------------+-------+------------------------+------+
	| 14   | clk_byp_0_14         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for AUDIO's clock      |      |
	|      |                      |       | clk_aud3               |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | clk_byp_0_15         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for PWM's clock        |      |
	|      |                      |       | clk_pwm_src            |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | clk_byp_0_16         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for TOP's clock        |      |
	|      |                      |       | clk_cam0_200           |      |
	+------+----------------------+-------+------------------------+------+
	| 18:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | clk_byp_0_19         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for FABRIC_AXI4's      |      |
	|      |                      |       | clock clk_axi4         |      |
	+------+----------------------+-------+------------------------+------+
	| 20   | clk_byp_0_20         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for FABRIC_AXI6's      |      |
	|      |                      |       | clock clk_axi6         |      |
	+------+----------------------+-------+------------------------+------+
	| 21   | clk_byp_0_21         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_dsi_esc            |      |
	+------+----------------------+-------+------------------------+------+
	| 22   | clk_byp_0_22         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_axi_vip            |      |
	+------+----------------------+-------+------------------------+------+
	| 23   | clk_byp_0_23         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_src_vip_sys_0      |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | clk_byp_0_24         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_src_vip_sys_1      |      |
	+------+----------------------+-------+------------------------+------+
	| 25   | clk_byp_0_25         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_disp_src_vip       |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | clk_byp_0_26         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for Video_subsys's     |      |
	|      |                      |       | clock                  |      |
	|      |                      |       | clk_axi_video_codec    |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | clk_byp_0_27         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for Video_subsys's     |      |
	|      |                      |       | clock clk_vc_src0      |      |
	+------+----------------------+-------+------------------------+------+
	| 29:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | clk_byp_0_30         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for SPI's clock        |      |
	|      |                      |       | clk_spi                |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | clk_byp_0_31         | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for IIC's clock        |      |
	|      |                      |       | clk_i2c                |      |
	+------+----------------------+-------+------------------------+------+

clk_byp_1
~~~~~~~~~

.. _table_clk_byp_1:
.. table:: clk_byp_1, Offset Address: 0x034
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | clk_byp_1_1          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_src_vip_sys_2      |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | clk_byp_1_2          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for AUDSRC's clock     |      |
	|      |                      |       | clk_audsrc             |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | clk_byp_1_3          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for Video_subsys's     |      |
	|      |                      |       | clock clk_vc_src2      |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | clk_byp_1_4          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for clk_ap_debug       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | clk_byp_1_5          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for clk_src_rtc_sys_0  |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | clk_byp_1_6          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for c906_0             |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | clk_byp_1_7          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for c906_1             |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | clk_byp_1_8          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_src_vip_sys_3      |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | clk_byp_1_9          | R/W   | Clock Bypass to xtal   | 0x1  |
	|      |                      |       | for VIP_SYS's clock    |      |
	|      |                      |       | clk_src_vip_sys_4      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

div_clk_a53_0
~~~~~~~~~~~~~

.. _table_div_clk_a53_0:
.. table:: div_clk_a53_0, Offset Address: 0x040
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_a53_0        | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0201 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : tpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : mpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_a53_1
~~~~~~~~~~~~~

.. _table_div_clk_a53_1:
.. table:: div_clk_a53_1, Offset Address: 0x044
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_a53_1        | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_cpu_axi0
~~~~~~~~~~~~~~~~

.. _table_div_clk_cpu_axi0:
.. table:: div_clk_cpu_axi0, Offset Address: 0x048
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_cpu_axi0     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_cpu_gic
~~~~~~~~~~~~~~~

.. _table_div_clk_cpu_gic:
.. table:: div_clk_cpu_gic, Offset Address: 0x050
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_cpu_gic      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_tpu
~~~~~~~~~~~

.. _table_div_clk_tpu:
.. table:: div_clk_tpu, Offset Address: 0x054
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_tpu          | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0301 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : tpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_emmc
~~~~~~~~~~~~

.. _table_div_clk_emmc:
.. table:: div_clk_emmc, Offset Address: 0x064
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_emmc         | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_100k_emmc
~~~~~~~~~~~~~~~~~

.. _table_div_clk_100k_emmc:
.. table:: div_clk_100k_emmc, Offset Address: 0x06c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_100k_emmc    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sd0
~~~~~~~~~~~

.. _table_div_clk_sd0:
.. table:: div_clk_sd0, Offset Address: 0x070
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sd0          | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_100k_sd0
~~~~~~~~~~~~~~~~

.. _table_div_clk_100k_sd0:
.. table:: div_clk_100k_sd0, Offset Address: 0x078
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_100k_sd0     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sd1
~~~~~~~~~~~

.. _div_clk_sd1:
.. table:: div_clk_sd1, Offset Address: 0x07c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sd1          | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_100k_sd1
~~~~~~~~~~~~~~~~

.. _table_div_clk_100k_sd1:
.. table:: div_clk_100k_sd1, Offset Address: 0x084
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_100k_sd1     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_spi_nand
~~~~~~~~~~~~~~~~

.. _table_div_clk_spi_nand:
.. table:: div_clk_spi_nand, Offset Address: 0x088
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_spi_nand     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_500m_eth0
~~~~~~~~~~~~~~~~~

.. _table_div_clk_500m_eth0:
.. table:: div_clk_500m_eth0, Offset Address: 0x08c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_500m_eth0    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_gpio_db
~~~~~~~~~~~~~~~

.. _table_div_clk_gpio_db:
.. table:: div_clk_gpio_db, Offset Address: 0x094
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_gpio_db      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sdma_aud0
~~~~~~~~~~~~~~~~~

.. _table_div_clk_sdma_aud0:
.. table:: div_clk_sdma_aud0, Offset Address: 0x098
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sdma_aud0    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : a24k               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sdma_aud1
~~~~~~~~~~~~~~~~~

.. _table_div_clk_sdma_aud1:
.. table:: div_clk_sdma_aud1, Offset Address: 0x09c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sdma_aud1    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : a24k               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sdma_aud2
~~~~~~~~~~~~~~~~~

.. _table_div_clk_sdma_aud2:
.. table:: div_clk_sdma_aud2, Offset Address: 0x0a0
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sdma_aud2    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : a24k               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_sdma_aud3
~~~~~~~~~~~~~~~~~

.. _table_div_clk_sdma_aud3:
.. table:: div_clk_sdma_aud3, Offset Address: 0x0a4
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_sdma_aud3    | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : a24k               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_cam0_200
~~~~~~~~~~~~~~~~

.. _table_div_clk_cam0_200:
.. table:: div_clk_cam0_200, Offset Address: 0x0a8
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_cam0_200     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : xtal               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_axi4
~~~~~~~~~~~~

.. _table_div_clk_axi4:
.. table:: div_clk_axi4, Offset Address: 0x0b8
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_axi4         | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_axi6
~~~~~~~~~~~~

.. _table_div_clk_axi6:
.. table:: div_clk_axi6, Offset Address: 0x0bc
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_axi6         | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_dsi_esc
~~~~~~~~~~~~~~~

.. _table_div_clk_dsi_esc:
.. table:: div_clk_dsi_esc, Offset Address: 0x0c4
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_dsi_esc      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_axi_vip
~~~~~~~~~~~~~~~

.. _table_div_clk_axi_vip:
.. table:: div_clk_axi_vip, Offset Address: 0x0c8
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_axi_vip      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_src_vip_sys_0
~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_src_vip_sys_0:
.. table:: div_clk_src_vip_sys_0, Offset Address: 0x0d0
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_vip_sys_0 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0301 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_src_vip_sys_1
~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_src_vip_sys_1:
.. table:: div_clk_src_vip_sys_1, Offset Address: 0x0d8
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_vip_sys_1 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0301 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_disp_src_vip
~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_disp_src_vip:
.. table:: div_clk_disp_src_vip, Offset Address: 0x0e0
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_disp_src_vip | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_axi_video_codec
~~~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_axi_video_codec:
.. table:: div_clk_axi_video_codec, Offset Address: 0x0e4
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div\                 | R/W   | [0] Divider Reset      | 0x   |
	|      | _clk_axi_video_codec |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0101 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : cam1pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_vc_src0
~~~~~~~~~~~~~~~

.. _table_div_clk_vc_src0:
.. table:: div_clk_vc_src0, Offset Address: 0x0ec
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_vc_src0      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0101 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : cam1pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_1m
~~~~~~~~~~

.. _table_div_clk_1m:
.. table:: div_clk_1m, Offset Address: 0x0fc
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_1m           | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_spi
~~~~~~~~~~~

.. _table_div_clk_spi:
.. table:: div_clk_spi, Offset Address: 0x100
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_spi          | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_i2c
~~~~~~~~~~~

.. _table_div_clk_i2c:
.. table:: div_clk_i2c, Offset Address: 0x104
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_i2c          | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_src_vip_sys_2
~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_src_vip_sys_2:
.. table:: div_clk_src_vip_sys_2, Offset Address: 0x110
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_vip_sys_2 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0201 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_audsrc
~~~~~~~~~~~~~~

.. _table_div_clk_audsrc:
.. table:: div_clk_audsrc, Offset Address: 0x118
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_audsrc       | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : a24k               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_pwm_src_0
~~~~~~~~~~~~~~~~~

.. _table_div_clk_pwm_src_0:
.. table:: div_clk_pwm_src_0, Offset Address: 0x120
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_pwm_src      | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : disppll            |      |
	+------+----------------------+-------+------------------------+------+

div_clk_ap_debug
~~~~~~~~~~~~~~~~

.. _table_div_clk_ap_debug:
.. table:: div_clk_ap_debug, Offset Address: 0x128
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_ap_debug     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_rtcsys_src_0
~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_rtcsys_src_0:
.. table:: div_clk_rtcsys_src_0, Offset Address: 0x12c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_rtc_sys_0 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	+------+----------------------+-------+------------------------+------+

div_clk_c906_0_0
~~~~~~~~~~~~~~~~

.. _table_div_clk_c906_0_0:
.. table:: div_clk_c906_0_0, Offset Address: 0x130
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_c906_0_0     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0201 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [1] High Wide Control  |      |
	|      |                      |       | (when Divider Factor   |      |
	|      |                      |       | is odd) 0: Low level   |      |
	|      |                      |       | of the clock is wider  |      |
	|      |                      |       | 1: High level of the   |      |
	|      |                      |       | clock is wider         |      |
	|      |                      |       |                        |      |
	|      |                      |       | [2] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select High Wide   |      |
	|      |                      |       | Control from Register  |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select High   |      |
	|      |                      |       | Wide from this         |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : tpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : mpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_c906_0_1
~~~~~~~~~~~~~~~~

.. _table_div_clk_c906_0_1:
.. table:: div_clk_c906_0_1, Offset Address: 0x134
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_c906_0_1     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_c906_1_0
~~~~~~~~~~~~~~~~

.. _table_div_clk_c906_1_0:
.. table:: div_clk_c906_1_0l, Offset Address: 0x138
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_c906_1_0     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [1] High Wide Control  |      |
	|      |                      |       | (when Divider Factor   |      |
	|      |                      |       | is odd) 0: Low level   |      |
	|      |                      |       | of the clock is wider  |      |
	|      |                      |       | 1: High level of the   |      |
	|      |                      |       | clock is wider         |      |
	|      |                      |       |                        |      |
	|      |                      |       | [2] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select High Wide   |      |
	|      |                      |       | Control from Register  |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select High   |      |
	|      |                      |       | Wide from this         |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : tpll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : apll               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : mpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_c906_1_1
~~~~~~~~~~~~~~~~

.. _table_div_clk_c906_1_1:
.. table:: div_clk_c906_1_1, Offset Address: 0x13c
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | div_clk_c906_1_1     | R/W   | [0] Divider Reset      | 0x   |
	|      |                      |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       | 0 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_src_vip_sys_3
~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_src_vip_sys_3:
.. table:: div_clk_src_vip_sys_3, Offset Address: 0x140
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_vip_sys_3 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0001 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+

div_clk_src_vip_sys_4
~~~~~~~~~~~~~~~~~~~~~

.. _table_div_clk_src_vip_sys_4:
.. table:: div_clk_src_vip_sys_4, Offset Address: 0x144
	:widths: 1 3 2 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | d\                   | R/W   | [0] Divider Reset      | 0x   |
	|      | iv_clk_src_vip_sys_4 |       | Control 0: Assert      | 0000 |
	|      |                      |       | Reset 1: De-assert     | 0201 |
	|      |                      |       | Reset                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | [3] Select Divide      |      |
	|      |                      |       | Factor from Register   |      |
	|      |                      |       | 0: Select initial      |      |
	|      |                      |       | value 1: Select Divide |      |
	|      |                      |       | Factor from this       |      |
	|      |                      |       | register               |      |
	|      |                      |       |                        |      |
	|      |                      |       | [20:16] Clock Divider  |      |
	|      |                      |       | Factor                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] clk_src          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : mipimpll           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : cam0pll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : disppll            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : fpll               |      |
	+------+----------------------+-------+------------------------+------+
