Info: Start Nativelink Simulation process
Info: NativeLink has detected VHDL design -- VHDL simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  max10
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  Command Line
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File CPU_run_msim_rtl_vhdl.do already exists - backing up current file as CPU_run_msim_rtl_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # do CPU_run_msim_rtl_vhdl.do
ModelSim-Altera Info: # if {[file exists rtl_work]} {
ModelSim-Altera Info: # 	vdel -lib rtl_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib rtl_work
ModelSim-Altera Info: # vmap work rtl_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work rtl_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/ALU.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:24 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/ALU.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity ALU
ModelSim-Altera Info: # -- Compiling architecture arch of ALU
ModelSim-Altera Info: # End time: 23:40:24 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/RegisterFile.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:24 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/RegisterFile.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_textio
ModelSim-Altera Info: # -- Compiling entity RegisterFile
ModelSim-Altera Info: # -- Compiling architecture behave of RegisterFile
ModelSim-Altera Info: # End time: 23:40:24 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Branch_Calc.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:24 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Branch_Calc.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity Branch_Calc
ModelSim-Altera Info: # -- Compiling architecture arch of Branch_Calc
ModelSim-Altera Info: # End time: 23:40:24 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Data_mem.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:24 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Data_mem.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_textio
ModelSim-Altera Info: # -- Compiling entity Data_Mem
ModelSim-Altera Info: # -- Compiling architecture bhv of Data_Mem
ModelSim-Altera Info: # End time: 23:40:24 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Decode_Mult.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:24 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Decode_Mult.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity Dec_Mult
ModelSim-Altera Info: # -- Compiling architecture arch of Dec_Mult
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/CPU.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/CPU.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity CPU
ModelSim-Altera Info: # -- Compiling architecture bhv of CPU
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Execute.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Execute.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity Execute_stage
ModelSim-Altera Info: # -- Compiling architecture bhv of Execute_stage
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Incrementer.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Incrementer.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity Increment
ModelSim-Altera Info: # -- Compiling architecture arch of Increment
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Inst_mem.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Inst_mem.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_textio
ModelSim-Altera Info: # -- Compiling entity Inst_Mem
ModelSim-Altera Info: # -- Compiling architecture bhv of Inst_Mem
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/Instruction_Decoder.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/Instruction_Decoder.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity Ins_decode
ModelSim-Altera Info: # -- Compiling architecture arch of Ins_decode
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {E:/Code/EE309_Working/TestBench.vhdl}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # vcom -93 -work work E:/Code/EE309_Working/TestBench.vhdl 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity TestBench
ModelSim-Altera Info: # -- Compiling architecture bhv of TestBench
ModelSim-Altera Info: # End time: 23:40:25 on May 11,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TestBench
ModelSim-Altera Info: # vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" TestBench 
ModelSim-Altera Info: # Start time: 23:40:25 on May 11,2023
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading work.testbench(bhv)
ModelSim-Altera Info: # Loading work.cpu(bhv)
ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)
ModelSim-Altera Info: # Loading work.inst_mem(bhv)
ModelSim-Altera Info: # Loading work.increment(arch)
ModelSim-Altera Info: # Loading work.ins_decode(arch)
ModelSim-Altera Info: # Loading work.dec_mult(arch)
ModelSim-Altera Info: # Loading work.branch_calc(arch)
ModelSim-Altera Info: # Loading work.registerfile(behave)
ModelSim-Altera Info: # Loading work.execute_stage(bhv)
ModelSim-Altera Info: # Loading work.alu(arch)
ModelSim-Altera Info: # Loading work.data_mem(bhv)
ModelSim-Altera Warning: # ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/RF/PC_out(15 downto 0) has no driver.
ModelSim-Altera Info: # This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
ModelSim-Altera Warning: # ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/Port2(15 downto 0) has no driver.
ModelSim-Altera Info: # This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
ModelSim-Altera Info: # 
ModelSim-Altera Info: #add wave *
ModelSim-Altera Info: #view structure
ModelSim-Altera Info: #view signals
ModelSim-Altera Info: # run 5 us
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/Instructions
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/Instructions
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/Instructions
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/Instructions
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 125 ns  Iteration: 4  Instance: /testbench/dut_instance/Instructions
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 325 ns  Iteration: 3  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 325 ns  Iteration: 4  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 325 ns  Iteration: 5  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 325 ns  Iteration: 6  Instance: /testbench/dut_instance/Data
ModelSim-Altera Warning: # ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
ModelSim-Altera Info: #    Time: 325 ns  Iteration: 7  Instance: /testbench/dut_instance/Data
ModelSim-Altera Info: # quit -f
ModelSim-Altera Info: # End time: 23:40:26 on May 11,2023, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 14
Info: NativeLink simulation flow was successful
