#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 27 11:19:36 2019
# Process ID: 13784
# Current directory: D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/IP/xilinx.com_user_myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 302.246 ; gain = 52.270
Command: link_design -top design_1_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp' for cell 'design_1_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Netlist 29-17] Analyzing 2664 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1275.121 ; gain = 565.645
Finished Parsing XDC File [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 960 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 800 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1275.172 ; gain = 972.926
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1275.172 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a40133ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1287.598 ; gain = 12.426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 175ccc7a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11951a21e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 363 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec8d5893

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 225 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec8d5893

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: de063828

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: de063828

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1287.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: de063828

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: de063828

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1287.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de063828

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.598 ; gain = 12.426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1287.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1287.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4e0eef3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1287.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1287.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2' is driving clock pin of 64 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[35] {FDRE}
	design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[47] {FDRE}
	design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[16] {FDRE}
	design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[14] {FDRE}
	design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[15] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b45e4c42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.598 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a06cdb55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a06cdb55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.422 ; gain = 69.824
Phase 1 Placer Initialization | Checksum: a06cdb55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12f286e04

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1357.422 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 141f0b1bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.422 ; gain = 69.824
Phase 2 Global Placement | Checksum: 7551df4b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7551df4b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b9ac1320

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177479c5b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 153a13114

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 234aea409

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18d02eb5c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d02eb5c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.422 ; gain = 69.824
Phase 3 Detail Placement | Checksum: 18d02eb5c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1357.422 ; gain = 69.824

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2269708c6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2269708c6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1379.531 ; gain = 91.934
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21bd51115

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1379.531 ; gain = 91.934
Phase 4.1 Post Commit Optimization | Checksum: 21bd51115

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1379.531 ; gain = 91.934

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21bd51115

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1379.531 ; gain = 91.934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21bd51115

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1379.531 ; gain = 91.934

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17efac271

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1379.531 ; gain = 91.934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17efac271

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1379.531 ; gain = 91.934
Ending Placer Task | Checksum: aa872581

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1379.531 ; gain = 91.934
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 1379.531 ; gain = 91.934
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1385.523 ; gain = 5.992
INFO: [Common 17-1381] The checkpoint 'D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1385.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1385.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1385.523 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 538b6096 ConstDB: 0 ShapeSum: 56fbc4eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a6def1fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1414.773 ; gain = 29.250
Post Restoration Checksum: NetGraph: b8a655b3 NumContArr: ee389c47 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a6def1fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1414.773 ; gain = 29.250

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a6def1fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.961 ; gain = 34.438

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a6def1fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.961 ; gain = 34.438
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b091d37b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.156 ; gain = 53.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.916  | TNS=0.000  | WHS=-0.932 | THS=-256.363|

Phase 2 Router Initialization | Checksum: 1697128a9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.191 ; gain = 75.668

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22b90e2bf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2568
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.605  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13b78e1e8

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1466.930 ; gain = 81.406
Phase 4 Rip-up And Reroute | Checksum: 13b78e1e8

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e2594a85

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1466.930 ; gain = 81.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.605  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e2594a85

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e2594a85

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1466.930 ; gain = 81.406
Phase 5 Delay and Skew Optimization | Checksum: e2594a85

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9a9e0121

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1466.930 ; gain = 81.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.605  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125d4555c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1466.930 ; gain = 81.406
Phase 6 Post Hold Fix | Checksum: 125d4555c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.8285 %
  Global Horizontal Routing Utilization  = 19.4899 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14dee5714

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14dee5714

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12254185c

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1466.930 ; gain = 81.406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.605  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12254185c

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1466.930 ; gain = 81.406
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 1466.930 ; gain = 81.406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1466.930 ; gain = 81.406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1466.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1606.906 ; gain = 139.977
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.719 ; gain = 39.813
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2/O, cell design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/myip_0/inst/risc_v/TIMER/cnt[63]_i_2 is driving clock pin of 64 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[0] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[10] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[11] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[12] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[13] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[14] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[15] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[16] {FDRE}
    design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[17] {FDRE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2096.570 ; gain = 446.844
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 11:23:43 2019...
