                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module System_TOP
System_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf Final_System.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Projects/System/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells
lappend search_path /home/IC/Projects/System/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells /home/IC/Projects/System/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
read_file -format verilog  TOP/System_TOP.v
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/System/rtl/TOP/System_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/TOP/System_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/TOP/System_TOP.db:System_TOP'
Loaded 1 design.
Current design is 'System_TOP'.
System_TOP
read_file -format verilog  UART/TOP/UART_TOP.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TOP/UART.db:UART'
Loaded 1 design.
Current design is 'UART'.
UART
read_file -format verilog  UART/TX/UART_TX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/UART_TX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format sverilog UART/TX/TX_FSM.sv
Loading sverilog file '/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv
Warning:  /home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv:22: Using default enum base size of 32. (VER-533)

Statistics for case statements in always block at line 46 in file
	'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 90 in file
	'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 33 in file
		'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/TX_FSM.db:TX_FSM'
Loaded 1 design.
Current design is 'TX_FSM'.
TX_FSM
read_file -format verilog  UART/TX/Serializer.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/Serializer.v
Warning:  /home/IC/Projects/System/rtl/UART/TX/Serializer.v:34: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Serializer line 16 in file
		'/home/IC/Projects/System/rtl/UART/TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     IN_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format verilog  UART/TX/Parity_Calc.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v

Inferred memory devices in process
	in routine Parity_Calc line 17 in file
		'/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     IN_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.db:Parity_Calc'
Loaded 1 design.
Current design is 'Parity_Calc'.
Parity_Calc
read_file -format verilog  UART/TX/MUX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/MUX.v
Warning:  /home/IC/Projects/System/rtl/UART/TX/MUX.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'/home/IC/Projects/System/rtl/UART/TX/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 11 in file
		'/home/IC/Projects/System/rtl/UART/TX/MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/MUX.db:MUX'
Loaded 1 design.
Current design is 'MUX'.
MUX
read_file -format verilog  UART/RX/UART_RX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/UART_RX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
read_file -format sverilog UART/RX/RX_FSM.sv
Loading sverilog file '/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:24: Using default enum base size of 32. (VER-533)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:70: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:82: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:91: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:89: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 49 in file
	'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 110 in file
	'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 36 in file
		'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/RX_FSM.db:RX_FSM'
Loaded 1 design.
Current design is 'RX_FSM'.
RX_FSM
read_file -format verilog  UART/RX/edge_bit_counter.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 14 in file
		'/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format verilog  UART/RX/data_sampling.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/data_sampling.v

Inferred memory devices in process
	in routine data_sampling line 17 in file
		'/home/IC/Projects/System/rtl/UART/RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bit2_sampled_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bit3_sampled_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bit1_sampled_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format verilog  UART/RX/deserializer.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System/rtl/UART/RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        i_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format verilog  UART/RX/parity_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/parity_check.v

Inferred memory devices in process
	in routine parity_check line 22 in file
		'/home/IC/Projects/System/rtl/UART/RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    parr_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format verilog  UART/RX/strt_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/strt_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/strt_check.v

Inferred memory devices in process
	in routine strt_check line 14 in file
		'/home/IC/Projects/System/rtl/UART/RX/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/strt_check.db:strt_check'
Loaded 1 design.
Current design is 'strt_check'.
strt_check
read_file -format verilog  UART/RX/stop_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/stop_check.v

Inferred memory devices in process
	in routine stp_check line 13 in file
		'/home/IC/Projects/System/rtl/UART/RX/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/stp_check.db:stp_check'
Loaded 1 design.
Current design is 'stp_check'.
stp_check
read_file -format verilog  DATA_SYNC/DATA_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 20 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pulse_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 40 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format verilog  PULSE_GEN/PULSE_GEN.v
Loading verilog file '/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v

Inferred memory devices in process
	in routine PULSE_GEN line 14 in file
		'/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.db:PULSE_GEN'
Loaded 1 design.
Current design is 'PULSE_GEN'.
PULSE_GEN
read_file -format sverilog System_Control/SYS_CTRL.sv
Loading sverilog file '/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv
Warning:  /home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv:35: Using default enum base size of 32. (VER-533)

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 230 in file
	'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           244            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 57 in file
		'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 349 in file
		'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Temp_Address_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format verilog  RegFile/Register_File.v
Loading verilog file '/home/IC/Projects/System/rtl/RegFile/Register_File.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/RegFile/Register_File.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/rtl/RegFile/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/RegFile/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format verilog  ALU/ALU.v
Loading verilog file '/home/IC/Projects/System/rtl/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ALU/ALU.v

Statistics for case statements in always block at line 32 in file
	'/home/IC/Projects/System/rtl/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 18 in file
		'/home/IC/Projects/System/rtl/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format verilog  Clock_Gating/CLK_GATE.v
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format verilog  RST_SYNC/RST_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 11 in file
		'/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format verilog  ASYNC_FIFO/ASYC_FIFO.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYNC_FIFO.db:ASYNC_FIFO'
Loaded 1 design.
Current design is 'ASYNC_FIFO'.
ASYNC_FIFO
read_file -format verilog  ASYNC_FIFO/FIFO_MEM_CNTRL.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 26 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/43 |   8    |    8    |      3       | N  |
============================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.db:FIFO_MEM_CNTRL'
Loaded 1 design.
Current design is 'FIFO_MEM_CNTRL'.
FIFO_MEM_CNTRL
read_file -format verilog  ASYNC_FIFO/FIFO_RD.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v
Warning:  /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v:24: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_RD line 15 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      raddr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.db:FIFO_RD'
Loaded 1 design.
Current design is 'FIFO_RD'.
FIFO_RD
read_file -format verilog  ASYNC_FIFO/DF_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v

Inferred memory devices in process
	in routine DF_SYNC line 14 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.db:DF_SYNC'
Loaded 1 design.
Current design is 'DF_SYNC'.
DF_SYNC
read_file -format verilog  ASYNC_FIFO/FIFO_WR.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v
Warning:  /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v:25: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_WR line 16 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_wr_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      Waddr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.db:FIFO_WR'
Loaded 1 design.
Current design is 'FIFO_WR'.
FIFO_WR
read_file -format verilog  Clock_Divider/CLKDiv.v
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v

Inferred memory devices in process
	in routine CLKDiv line 22 in file
		'/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.db:CLKDiv'
Loaded 1 design.
Current design is 'CLKDiv'.
CLKDiv
read_file -format verilog  CLK_DIV_MUX/CLKDIV_MUX.v
Loading verilog file '/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.db:CLKDIV_MUX'
Loaded 1 design.
Current design is 'CLKDIV_MUX'.
CLKDIV_MUX
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'System_TOP'.
{System_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'System_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/System/rtl/TOP/System_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug 16 02:39:23 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                     2
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              19
    Cells do not drive (LINT-1)                                    19
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'CLKDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C499' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C505' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C512' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C515' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C124' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_MEM_CNTRL', port 'Rinc' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CNTRL', port 'R_addr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLKDIV_MUX'
  Processing 'CLKDiv_0'
  Processing 'DF_SYNC_0'
  Processing 'FIFO_RD'
  Processing 'FIFO_WR'
  Processing 'FIFO_MEM_CNTRL'
  Processing 'ASYNC_FIFO'
  Processing 'RST_SYNC_0'
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CTRL'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'PULSE_GEN'
  Processing 'DATA_SYNC'
  Processing 'stp_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'RX_FSM'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_RX'
  Processing 'MUX'
  Processing 'Parity_Calc'
  Processing 'Serializer'
  Processing 'TX_FSM'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'System_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CLKDiv_1_DW01_inc_0'
  Processing 'CLKDiv_1_DW01_cmp6_0'
  Processing 'CLKDiv_1_DW01_cmp6_1'
  Processing 'CLKDiv_1_DW01_dec_0'
  Processing 'CLKDiv_0_DW01_inc_0'
  Processing 'CLKDiv_0_DW01_cmp6_0'
  Processing 'CLKDiv_0_DW01_cmp6_1'
  Processing 'CLKDiv_0_DW01_dec_0'
  Processing 'FIFO_RD_DW01_inc_0'
  Processing 'FIFO_WR_DW01_inc_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_3'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'RX_FSM_DW01_cmp6_0'
  Processing 'Serializer_DW01_inc_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
  Processing 'edge_bit_counter_DW01_inc_1'
  Processing 'edge_bit_counter_DW02_mult_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  796913.2      0.00       0.0      56.2                          
    0:00:04  796913.2      0.00       0.0      56.2                          
    0:00:04  796913.2      0.00       0.0      56.2                          
    0:00:04  796913.2      0.00       0.0      56.2                          
    0:00:04  796913.2      0.00       0.0      56.2                          
    0:00:05  771043.9     10.27      17.9      36.5                          
    0:00:05  771375.7      6.42       9.2      35.7                          
    0:00:05  771781.5      9.06      15.8      19.1                          
    0:00:05  771915.6      7.58      11.0      19.1                          
    0:00:05  772362.7      7.36      11.0      15.6                          
    0:00:05  772932.1      7.63      11.7      15.6                          
    0:00:05  772645.1      7.46      11.2      15.6                          
    0:00:05  772985.1      7.50      11.3      15.6                          
    0:00:05  772954.5      7.46      11.2      15.6                          
    0:00:05  772954.5      7.48      11.2      15.6                          
    0:00:05  772954.5      7.48      11.2      15.6                          
    0:00:05  772935.6      7.48      11.2      15.6                          
    0:00:05  772935.6      7.48      11.2      15.6                          
    0:00:05  774373.3      7.48      11.2       4.5                          
    0:00:06  774514.5      7.48      11.2       2.9                          
    0:00:06  774520.4      7.48      11.2       2.6                          
    0:00:06  774529.8      7.48      11.2       2.5                          
    0:00:06  774529.8      7.48      11.2       2.5                          
    0:00:06  774529.8      7.48      11.2       2.5                          
    0:00:06  774529.8      7.48      11.2       2.5                          
    0:00:06  777701.8      0.00       0.0       2.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  777701.8      0.00       0.0       2.5                          
    0:00:06  777701.8      0.00       0.0       2.5                          
    0:00:06  775661.8      0.00       0.0      35.6                          
    0:00:06  775528.8      0.00       0.0      36.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  775528.8      0.00       0.0      36.2                          
    0:00:06  778121.8      0.00       0.0       8.9 DUT_REGFILE/REG3[3]      
    0:00:07  778797.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  778797.1      0.00       0.0       0.0                          
    0:00:07  778797.1      0.00       0.0       0.0                          
    0:00:07  772266.5      0.07       0.1       0.0                          
    0:00:07  770527.6      0.05       0.0       0.0                          
    0:00:07  769662.9      0.09       0.1       0.0                          
    0:00:07  769373.5      0.09       0.1       0.0                          
    0:00:07  769224.1      0.09       0.1       0.0                          
    0:00:07  769224.1      0.09       0.1       0.0                          
    0:00:07  769257.0      0.00       0.0       0.0                          
    0:00:07  768693.4      2.66       2.7       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  768662.8      2.97       3.0       0.0                          
    0:00:07  769695.8      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output Final_System.v
Writing verilog file '/home/IC/Projects/System/syn/Final_System.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module System_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output Final_System.ddc
Writing ddc file 'Final_System.ddc'.
1
write_sdc  -nosplit Final_System.sdc
1
write_sdf           Final_System.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/syn/Final_System.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 290 Mbytes.
Memory usage for this session 290 Mbytes.
CPU usage for this session 8 seconds ( 0.00 hours ).

Thank you...
