<interfaceDefinition version='1.2' language='vhdl' kind='component' name='FastSlow'>
  <useClause path='work.mes_composants.all' />
  <useClause path='ieee.NUMERIC_STD.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='M' type='INTEGER' kind='' baseType='integer' initializer='4' />

    </macroList>
    <portList>

      <port name='CLK' direction='in' type='STD_LOGIC' kind='' />
      <port name='Incwrite' direction='in' type='STD_LOGIC' kind='' />
      <port name='Incread' direction='in' type='STD_LOGIC' kind='' />
      <port name='Fast' direction='out' type='STD_LOGIC' kind='' />
      <port name='Slow' direction='out' type='STD_LOGIC' kind='' />

    </portList>
</interfaceDefinition>
