
CONTROL_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000029e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000120  00800060  000029e0  00002a74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800180  00800180  00002b94  2**0
                  ALLOC
  3 .stab         000028bc  00000000  00000000  00002b94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001463  00000000  00000000  00005450  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  000068b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  00006a53  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240c  00000000  00000000  00006c43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001377  00000000  00000000  0000904f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d8  00000000  00000000  0000a3c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b5a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f3  00000000  00000000  0000b760  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009ce  00000000  00000000  0000ba53  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c421  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 67 11 	jmp	0x22ce	; 0x22ce <__vector_4>
      14:	0c 94 34 11 	jmp	0x2268	; 0x2268 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 01 11 	jmp	0x2202	; 0x2202 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 ce 10 	jmp	0x219c	; 0x219c <__vector_9>
      28:	0c 94 9b 10 	jmp	0x2136	; 0x2136 <__vector_10>
      2c:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ee       	ldi	r30, 0xE0	; 224
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 39       	cpi	r26, 0x95	; 149
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 0b 	call	0x16ea	; 0x16ea <main>
      8a:	0c 94 ee 14 	jmp	0x29dc	; 0x29dc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b7 14 	jmp	0x296e	; 0x296e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d3 14 	jmp	0x29a6	; 0x29a6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 df 14 	jmp	0x29be	; 0x29be <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 df 14 	jmp	0x29be	; 0x29be <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b7 14 	jmp	0x296e	; 0x296e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d3 14 	jmp	0x29a6	; 0x29a6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 bf 14 	jmp	0x297e	; 0x297e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 db 14 	jmp	0x29b6	; 0x29b6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 df 14 	jmp	0x29be	; 0x29be <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 df 14 	jmp	0x29be	; 0x29be <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 c3 14 	jmp	0x2986	; 0x2986 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 df 14 	jmp	0x29be	; 0x29be <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 c0 14 	jmp	0x2980	; 0x2980 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 07 05 	call	0xa0e	; 0xa0e <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 dc 14 	jmp	0x29b8	; 0x29b8 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 c7 14 	jmp	0x298e	; 0x298e <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 e3 14 	jmp	0x29c6	; 0x29c6 <__epilogue_restores__+0x20>

00000a0e <__clzsi2>:
     a0e:	ef 92       	push	r14
     a10:	ff 92       	push	r15
     a12:	0f 93       	push	r16
     a14:	1f 93       	push	r17
     a16:	7b 01       	movw	r14, r22
     a18:	8c 01       	movw	r16, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	e8 16       	cp	r14, r24
     a1e:	80 e0       	ldi	r24, 0x00	; 0
     a20:	f8 06       	cpc	r15, r24
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	08 07       	cpc	r16, r24
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	18 07       	cpc	r17, r24
     a2a:	88 f4       	brcc	.+34     	; 0xa4e <__clzsi2+0x40>
     a2c:	8f ef       	ldi	r24, 0xFF	; 255
     a2e:	e8 16       	cp	r14, r24
     a30:	f1 04       	cpc	r15, r1
     a32:	01 05       	cpc	r16, r1
     a34:	11 05       	cpc	r17, r1
     a36:	31 f0       	breq	.+12     	; 0xa44 <__clzsi2+0x36>
     a38:	28 f0       	brcs	.+10     	; 0xa44 <__clzsi2+0x36>
     a3a:	88 e0       	ldi	r24, 0x08	; 8
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	b0 e0       	ldi	r27, 0x00	; 0
     a42:	17 c0       	rjmp	.+46     	; 0xa72 <__clzsi2+0x64>
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	a0 e0       	ldi	r26, 0x00	; 0
     a4a:	b0 e0       	ldi	r27, 0x00	; 0
     a4c:	12 c0       	rjmp	.+36     	; 0xa72 <__clzsi2+0x64>
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	e8 16       	cp	r14, r24
     a52:	80 e0       	ldi	r24, 0x00	; 0
     a54:	f8 06       	cpc	r15, r24
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	08 07       	cpc	r16, r24
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	18 07       	cpc	r17, r24
     a5e:	28 f0       	brcs	.+10     	; 0xa6a <__clzsi2+0x5c>
     a60:	88 e1       	ldi	r24, 0x18	; 24
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	a0 e0       	ldi	r26, 0x00	; 0
     a66:	b0 e0       	ldi	r27, 0x00	; 0
     a68:	04 c0       	rjmp	.+8      	; 0xa72 <__clzsi2+0x64>
     a6a:	80 e1       	ldi	r24, 0x10	; 16
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	a0 e0       	ldi	r26, 0x00	; 0
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	20 e2       	ldi	r18, 0x20	; 32
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	40 e0       	ldi	r20, 0x00	; 0
     a78:	50 e0       	ldi	r21, 0x00	; 0
     a7a:	28 1b       	sub	r18, r24
     a7c:	39 0b       	sbc	r19, r25
     a7e:	4a 0b       	sbc	r20, r26
     a80:	5b 0b       	sbc	r21, r27
     a82:	04 c0       	rjmp	.+8      	; 0xa8c <__clzsi2+0x7e>
     a84:	16 95       	lsr	r17
     a86:	07 95       	ror	r16
     a88:	f7 94       	ror	r15
     a8a:	e7 94       	ror	r14
     a8c:	8a 95       	dec	r24
     a8e:	d2 f7       	brpl	.-12     	; 0xa84 <__clzsi2+0x76>
     a90:	f7 01       	movw	r30, r14
     a92:	e8 59       	subi	r30, 0x98	; 152
     a94:	ff 4f       	sbci	r31, 0xFF	; 255
     a96:	80 81       	ld	r24, Z
     a98:	28 1b       	sub	r18, r24
     a9a:	31 09       	sbc	r19, r1
     a9c:	41 09       	sbc	r20, r1
     a9e:	51 09       	sbc	r21, r1
     aa0:	c9 01       	movw	r24, r18
     aa2:	1f 91       	pop	r17
     aa4:	0f 91       	pop	r16
     aa6:	ff 90       	pop	r15
     aa8:	ef 90       	pop	r14
     aaa:	08 95       	ret

00000aac <__pack_f>:
     aac:	df 92       	push	r13
     aae:	ef 92       	push	r14
     ab0:	ff 92       	push	r15
     ab2:	0f 93       	push	r16
     ab4:	1f 93       	push	r17
     ab6:	fc 01       	movw	r30, r24
     ab8:	e4 80       	ldd	r14, Z+4	; 0x04
     aba:	f5 80       	ldd	r15, Z+5	; 0x05
     abc:	06 81       	ldd	r16, Z+6	; 0x06
     abe:	17 81       	ldd	r17, Z+7	; 0x07
     ac0:	d1 80       	ldd	r13, Z+1	; 0x01
     ac2:	80 81       	ld	r24, Z
     ac4:	82 30       	cpi	r24, 0x02	; 2
     ac6:	48 f4       	brcc	.+18     	; 0xada <__pack_f+0x2e>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	a0 e1       	ldi	r26, 0x10	; 16
     ace:	b0 e0       	ldi	r27, 0x00	; 0
     ad0:	e8 2a       	or	r14, r24
     ad2:	f9 2a       	or	r15, r25
     ad4:	0a 2b       	or	r16, r26
     ad6:	1b 2b       	or	r17, r27
     ad8:	a5 c0       	rjmp	.+330    	; 0xc24 <__pack_f+0x178>
     ada:	84 30       	cpi	r24, 0x04	; 4
     adc:	09 f4       	brne	.+2      	; 0xae0 <__pack_f+0x34>
     ade:	9f c0       	rjmp	.+318    	; 0xc1e <__pack_f+0x172>
     ae0:	82 30       	cpi	r24, 0x02	; 2
     ae2:	21 f4       	brne	.+8      	; 0xaec <__pack_f+0x40>
     ae4:	ee 24       	eor	r14, r14
     ae6:	ff 24       	eor	r15, r15
     ae8:	87 01       	movw	r16, r14
     aea:	05 c0       	rjmp	.+10     	; 0xaf6 <__pack_f+0x4a>
     aec:	e1 14       	cp	r14, r1
     aee:	f1 04       	cpc	r15, r1
     af0:	01 05       	cpc	r16, r1
     af2:	11 05       	cpc	r17, r1
     af4:	19 f4       	brne	.+6      	; 0xafc <__pack_f+0x50>
     af6:	e0 e0       	ldi	r30, 0x00	; 0
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	96 c0       	rjmp	.+300    	; 0xc28 <__pack_f+0x17c>
     afc:	62 81       	ldd	r22, Z+2	; 0x02
     afe:	73 81       	ldd	r23, Z+3	; 0x03
     b00:	9f ef       	ldi	r25, 0xFF	; 255
     b02:	62 38       	cpi	r22, 0x82	; 130
     b04:	79 07       	cpc	r23, r25
     b06:	0c f0       	brlt	.+2      	; 0xb0a <__pack_f+0x5e>
     b08:	5b c0       	rjmp	.+182    	; 0xbc0 <__pack_f+0x114>
     b0a:	22 e8       	ldi	r18, 0x82	; 130
     b0c:	3f ef       	ldi	r19, 0xFF	; 255
     b0e:	26 1b       	sub	r18, r22
     b10:	37 0b       	sbc	r19, r23
     b12:	2a 31       	cpi	r18, 0x1A	; 26
     b14:	31 05       	cpc	r19, r1
     b16:	2c f0       	brlt	.+10     	; 0xb22 <__pack_f+0x76>
     b18:	20 e0       	ldi	r18, 0x00	; 0
     b1a:	30 e0       	ldi	r19, 0x00	; 0
     b1c:	40 e0       	ldi	r20, 0x00	; 0
     b1e:	50 e0       	ldi	r21, 0x00	; 0
     b20:	2a c0       	rjmp	.+84     	; 0xb76 <__pack_f+0xca>
     b22:	b8 01       	movw	r22, r16
     b24:	a7 01       	movw	r20, r14
     b26:	02 2e       	mov	r0, r18
     b28:	04 c0       	rjmp	.+8      	; 0xb32 <__pack_f+0x86>
     b2a:	76 95       	lsr	r23
     b2c:	67 95       	ror	r22
     b2e:	57 95       	ror	r21
     b30:	47 95       	ror	r20
     b32:	0a 94       	dec	r0
     b34:	d2 f7       	brpl	.-12     	; 0xb2a <__pack_f+0x7e>
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	04 c0       	rjmp	.+8      	; 0xb48 <__pack_f+0x9c>
     b40:	88 0f       	add	r24, r24
     b42:	99 1f       	adc	r25, r25
     b44:	aa 1f       	adc	r26, r26
     b46:	bb 1f       	adc	r27, r27
     b48:	2a 95       	dec	r18
     b4a:	d2 f7       	brpl	.-12     	; 0xb40 <__pack_f+0x94>
     b4c:	01 97       	sbiw	r24, 0x01	; 1
     b4e:	a1 09       	sbc	r26, r1
     b50:	b1 09       	sbc	r27, r1
     b52:	8e 21       	and	r24, r14
     b54:	9f 21       	and	r25, r15
     b56:	a0 23       	and	r26, r16
     b58:	b1 23       	and	r27, r17
     b5a:	00 97       	sbiw	r24, 0x00	; 0
     b5c:	a1 05       	cpc	r26, r1
     b5e:	b1 05       	cpc	r27, r1
     b60:	21 f0       	breq	.+8      	; 0xb6a <__pack_f+0xbe>
     b62:	81 e0       	ldi	r24, 0x01	; 1
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	a0 e0       	ldi	r26, 0x00	; 0
     b68:	b0 e0       	ldi	r27, 0x00	; 0
     b6a:	9a 01       	movw	r18, r20
     b6c:	ab 01       	movw	r20, r22
     b6e:	28 2b       	or	r18, r24
     b70:	39 2b       	or	r19, r25
     b72:	4a 2b       	or	r20, r26
     b74:	5b 2b       	or	r21, r27
     b76:	da 01       	movw	r26, r20
     b78:	c9 01       	movw	r24, r18
     b7a:	8f 77       	andi	r24, 0x7F	; 127
     b7c:	90 70       	andi	r25, 0x00	; 0
     b7e:	a0 70       	andi	r26, 0x00	; 0
     b80:	b0 70       	andi	r27, 0x00	; 0
     b82:	80 34       	cpi	r24, 0x40	; 64
     b84:	91 05       	cpc	r25, r1
     b86:	a1 05       	cpc	r26, r1
     b88:	b1 05       	cpc	r27, r1
     b8a:	39 f4       	brne	.+14     	; 0xb9a <__pack_f+0xee>
     b8c:	27 ff       	sbrs	r18, 7
     b8e:	09 c0       	rjmp	.+18     	; 0xba2 <__pack_f+0xf6>
     b90:	20 5c       	subi	r18, 0xC0	; 192
     b92:	3f 4f       	sbci	r19, 0xFF	; 255
     b94:	4f 4f       	sbci	r20, 0xFF	; 255
     b96:	5f 4f       	sbci	r21, 0xFF	; 255
     b98:	04 c0       	rjmp	.+8      	; 0xba2 <__pack_f+0xf6>
     b9a:	21 5c       	subi	r18, 0xC1	; 193
     b9c:	3f 4f       	sbci	r19, 0xFF	; 255
     b9e:	4f 4f       	sbci	r20, 0xFF	; 255
     ba0:	5f 4f       	sbci	r21, 0xFF	; 255
     ba2:	e0 e0       	ldi	r30, 0x00	; 0
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	20 30       	cpi	r18, 0x00	; 0
     ba8:	a0 e0       	ldi	r26, 0x00	; 0
     baa:	3a 07       	cpc	r19, r26
     bac:	a0 e0       	ldi	r26, 0x00	; 0
     bae:	4a 07       	cpc	r20, r26
     bb0:	a0 e4       	ldi	r26, 0x40	; 64
     bb2:	5a 07       	cpc	r21, r26
     bb4:	10 f0       	brcs	.+4      	; 0xbba <__pack_f+0x10e>
     bb6:	e1 e0       	ldi	r30, 0x01	; 1
     bb8:	f0 e0       	ldi	r31, 0x00	; 0
     bba:	79 01       	movw	r14, r18
     bbc:	8a 01       	movw	r16, r20
     bbe:	27 c0       	rjmp	.+78     	; 0xc0e <__pack_f+0x162>
     bc0:	60 38       	cpi	r22, 0x80	; 128
     bc2:	71 05       	cpc	r23, r1
     bc4:	64 f5       	brge	.+88     	; 0xc1e <__pack_f+0x172>
     bc6:	fb 01       	movw	r30, r22
     bc8:	e1 58       	subi	r30, 0x81	; 129
     bca:	ff 4f       	sbci	r31, 0xFF	; 255
     bcc:	d8 01       	movw	r26, r16
     bce:	c7 01       	movw	r24, r14
     bd0:	8f 77       	andi	r24, 0x7F	; 127
     bd2:	90 70       	andi	r25, 0x00	; 0
     bd4:	a0 70       	andi	r26, 0x00	; 0
     bd6:	b0 70       	andi	r27, 0x00	; 0
     bd8:	80 34       	cpi	r24, 0x40	; 64
     bda:	91 05       	cpc	r25, r1
     bdc:	a1 05       	cpc	r26, r1
     bde:	b1 05       	cpc	r27, r1
     be0:	39 f4       	brne	.+14     	; 0xbf0 <__pack_f+0x144>
     be2:	e7 fe       	sbrs	r14, 7
     be4:	0d c0       	rjmp	.+26     	; 0xc00 <__pack_f+0x154>
     be6:	80 e4       	ldi	r24, 0x40	; 64
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	a0 e0       	ldi	r26, 0x00	; 0
     bec:	b0 e0       	ldi	r27, 0x00	; 0
     bee:	04 c0       	rjmp	.+8      	; 0xbf8 <__pack_f+0x14c>
     bf0:	8f e3       	ldi	r24, 0x3F	; 63
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	a0 e0       	ldi	r26, 0x00	; 0
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	e8 0e       	add	r14, r24
     bfa:	f9 1e       	adc	r15, r25
     bfc:	0a 1f       	adc	r16, r26
     bfe:	1b 1f       	adc	r17, r27
     c00:	17 ff       	sbrs	r17, 7
     c02:	05 c0       	rjmp	.+10     	; 0xc0e <__pack_f+0x162>
     c04:	16 95       	lsr	r17
     c06:	07 95       	ror	r16
     c08:	f7 94       	ror	r15
     c0a:	e7 94       	ror	r14
     c0c:	31 96       	adiw	r30, 0x01	; 1
     c0e:	87 e0       	ldi	r24, 0x07	; 7
     c10:	16 95       	lsr	r17
     c12:	07 95       	ror	r16
     c14:	f7 94       	ror	r15
     c16:	e7 94       	ror	r14
     c18:	8a 95       	dec	r24
     c1a:	d1 f7       	brne	.-12     	; 0xc10 <__pack_f+0x164>
     c1c:	05 c0       	rjmp	.+10     	; 0xc28 <__pack_f+0x17c>
     c1e:	ee 24       	eor	r14, r14
     c20:	ff 24       	eor	r15, r15
     c22:	87 01       	movw	r16, r14
     c24:	ef ef       	ldi	r30, 0xFF	; 255
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	6e 2f       	mov	r22, r30
     c2a:	67 95       	ror	r22
     c2c:	66 27       	eor	r22, r22
     c2e:	67 95       	ror	r22
     c30:	90 2f       	mov	r25, r16
     c32:	9f 77       	andi	r25, 0x7F	; 127
     c34:	d7 94       	ror	r13
     c36:	dd 24       	eor	r13, r13
     c38:	d7 94       	ror	r13
     c3a:	8e 2f       	mov	r24, r30
     c3c:	86 95       	lsr	r24
     c3e:	49 2f       	mov	r20, r25
     c40:	46 2b       	or	r20, r22
     c42:	58 2f       	mov	r21, r24
     c44:	5d 29       	or	r21, r13
     c46:	b7 01       	movw	r22, r14
     c48:	ca 01       	movw	r24, r20
     c4a:	1f 91       	pop	r17
     c4c:	0f 91       	pop	r16
     c4e:	ff 90       	pop	r15
     c50:	ef 90       	pop	r14
     c52:	df 90       	pop	r13
     c54:	08 95       	ret

00000c56 <__unpack_f>:
     c56:	fc 01       	movw	r30, r24
     c58:	db 01       	movw	r26, r22
     c5a:	40 81       	ld	r20, Z
     c5c:	51 81       	ldd	r21, Z+1	; 0x01
     c5e:	22 81       	ldd	r18, Z+2	; 0x02
     c60:	62 2f       	mov	r22, r18
     c62:	6f 77       	andi	r22, 0x7F	; 127
     c64:	70 e0       	ldi	r23, 0x00	; 0
     c66:	22 1f       	adc	r18, r18
     c68:	22 27       	eor	r18, r18
     c6a:	22 1f       	adc	r18, r18
     c6c:	93 81       	ldd	r25, Z+3	; 0x03
     c6e:	89 2f       	mov	r24, r25
     c70:	88 0f       	add	r24, r24
     c72:	82 2b       	or	r24, r18
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	99 1f       	adc	r25, r25
     c7a:	99 27       	eor	r25, r25
     c7c:	99 1f       	adc	r25, r25
     c7e:	11 96       	adiw	r26, 0x01	; 1
     c80:	9c 93       	st	X, r25
     c82:	11 97       	sbiw	r26, 0x01	; 1
     c84:	21 15       	cp	r18, r1
     c86:	31 05       	cpc	r19, r1
     c88:	a9 f5       	brne	.+106    	; 0xcf4 <__unpack_f+0x9e>
     c8a:	41 15       	cp	r20, r1
     c8c:	51 05       	cpc	r21, r1
     c8e:	61 05       	cpc	r22, r1
     c90:	71 05       	cpc	r23, r1
     c92:	11 f4       	brne	.+4      	; 0xc98 <__unpack_f+0x42>
     c94:	82 e0       	ldi	r24, 0x02	; 2
     c96:	37 c0       	rjmp	.+110    	; 0xd06 <__unpack_f+0xb0>
     c98:	82 e8       	ldi	r24, 0x82	; 130
     c9a:	9f ef       	ldi	r25, 0xFF	; 255
     c9c:	13 96       	adiw	r26, 0x03	; 3
     c9e:	9c 93       	st	X, r25
     ca0:	8e 93       	st	-X, r24
     ca2:	12 97       	sbiw	r26, 0x02	; 2
     ca4:	9a 01       	movw	r18, r20
     ca6:	ab 01       	movw	r20, r22
     ca8:	67 e0       	ldi	r22, 0x07	; 7
     caa:	22 0f       	add	r18, r18
     cac:	33 1f       	adc	r19, r19
     cae:	44 1f       	adc	r20, r20
     cb0:	55 1f       	adc	r21, r21
     cb2:	6a 95       	dec	r22
     cb4:	d1 f7       	brne	.-12     	; 0xcaa <__unpack_f+0x54>
     cb6:	83 e0       	ldi	r24, 0x03	; 3
     cb8:	8c 93       	st	X, r24
     cba:	0d c0       	rjmp	.+26     	; 0xcd6 <__unpack_f+0x80>
     cbc:	22 0f       	add	r18, r18
     cbe:	33 1f       	adc	r19, r19
     cc0:	44 1f       	adc	r20, r20
     cc2:	55 1f       	adc	r21, r21
     cc4:	12 96       	adiw	r26, 0x02	; 2
     cc6:	8d 91       	ld	r24, X+
     cc8:	9c 91       	ld	r25, X
     cca:	13 97       	sbiw	r26, 0x03	; 3
     ccc:	01 97       	sbiw	r24, 0x01	; 1
     cce:	13 96       	adiw	r26, 0x03	; 3
     cd0:	9c 93       	st	X, r25
     cd2:	8e 93       	st	-X, r24
     cd4:	12 97       	sbiw	r26, 0x02	; 2
     cd6:	20 30       	cpi	r18, 0x00	; 0
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	38 07       	cpc	r19, r24
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	48 07       	cpc	r20, r24
     ce0:	80 e4       	ldi	r24, 0x40	; 64
     ce2:	58 07       	cpc	r21, r24
     ce4:	58 f3       	brcs	.-42     	; 0xcbc <__unpack_f+0x66>
     ce6:	14 96       	adiw	r26, 0x04	; 4
     ce8:	2d 93       	st	X+, r18
     cea:	3d 93       	st	X+, r19
     cec:	4d 93       	st	X+, r20
     cee:	5c 93       	st	X, r21
     cf0:	17 97       	sbiw	r26, 0x07	; 7
     cf2:	08 95       	ret
     cf4:	2f 3f       	cpi	r18, 0xFF	; 255
     cf6:	31 05       	cpc	r19, r1
     cf8:	79 f4       	brne	.+30     	; 0xd18 <__unpack_f+0xc2>
     cfa:	41 15       	cp	r20, r1
     cfc:	51 05       	cpc	r21, r1
     cfe:	61 05       	cpc	r22, r1
     d00:	71 05       	cpc	r23, r1
     d02:	19 f4       	brne	.+6      	; 0xd0a <__unpack_f+0xb4>
     d04:	84 e0       	ldi	r24, 0x04	; 4
     d06:	8c 93       	st	X, r24
     d08:	08 95       	ret
     d0a:	64 ff       	sbrs	r22, 4
     d0c:	03 c0       	rjmp	.+6      	; 0xd14 <__unpack_f+0xbe>
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	8c 93       	st	X, r24
     d12:	12 c0       	rjmp	.+36     	; 0xd38 <__unpack_f+0xe2>
     d14:	1c 92       	st	X, r1
     d16:	10 c0       	rjmp	.+32     	; 0xd38 <__unpack_f+0xe2>
     d18:	2f 57       	subi	r18, 0x7F	; 127
     d1a:	30 40       	sbci	r19, 0x00	; 0
     d1c:	13 96       	adiw	r26, 0x03	; 3
     d1e:	3c 93       	st	X, r19
     d20:	2e 93       	st	-X, r18
     d22:	12 97       	sbiw	r26, 0x02	; 2
     d24:	83 e0       	ldi	r24, 0x03	; 3
     d26:	8c 93       	st	X, r24
     d28:	87 e0       	ldi	r24, 0x07	; 7
     d2a:	44 0f       	add	r20, r20
     d2c:	55 1f       	adc	r21, r21
     d2e:	66 1f       	adc	r22, r22
     d30:	77 1f       	adc	r23, r23
     d32:	8a 95       	dec	r24
     d34:	d1 f7       	brne	.-12     	; 0xd2a <__unpack_f+0xd4>
     d36:	70 64       	ori	r23, 0x40	; 64
     d38:	14 96       	adiw	r26, 0x04	; 4
     d3a:	4d 93       	st	X+, r20
     d3c:	5d 93       	st	X+, r21
     d3e:	6d 93       	st	X+, r22
     d40:	7c 93       	st	X, r23
     d42:	17 97       	sbiw	r26, 0x07	; 7
     d44:	08 95       	ret

00000d46 <__fpcmp_parts_f>:
     d46:	1f 93       	push	r17
     d48:	dc 01       	movw	r26, r24
     d4a:	fb 01       	movw	r30, r22
     d4c:	9c 91       	ld	r25, X
     d4e:	92 30       	cpi	r25, 0x02	; 2
     d50:	08 f4       	brcc	.+2      	; 0xd54 <__fpcmp_parts_f+0xe>
     d52:	47 c0       	rjmp	.+142    	; 0xde2 <__fpcmp_parts_f+0x9c>
     d54:	80 81       	ld	r24, Z
     d56:	82 30       	cpi	r24, 0x02	; 2
     d58:	08 f4       	brcc	.+2      	; 0xd5c <__fpcmp_parts_f+0x16>
     d5a:	43 c0       	rjmp	.+134    	; 0xde2 <__fpcmp_parts_f+0x9c>
     d5c:	94 30       	cpi	r25, 0x04	; 4
     d5e:	51 f4       	brne	.+20     	; 0xd74 <__fpcmp_parts_f+0x2e>
     d60:	11 96       	adiw	r26, 0x01	; 1
     d62:	1c 91       	ld	r17, X
     d64:	84 30       	cpi	r24, 0x04	; 4
     d66:	99 f5       	brne	.+102    	; 0xdce <__fpcmp_parts_f+0x88>
     d68:	81 81       	ldd	r24, Z+1	; 0x01
     d6a:	68 2f       	mov	r22, r24
     d6c:	70 e0       	ldi	r23, 0x00	; 0
     d6e:	61 1b       	sub	r22, r17
     d70:	71 09       	sbc	r23, r1
     d72:	3f c0       	rjmp	.+126    	; 0xdf2 <__fpcmp_parts_f+0xac>
     d74:	84 30       	cpi	r24, 0x04	; 4
     d76:	21 f0       	breq	.+8      	; 0xd80 <__fpcmp_parts_f+0x3a>
     d78:	92 30       	cpi	r25, 0x02	; 2
     d7a:	31 f4       	brne	.+12     	; 0xd88 <__fpcmp_parts_f+0x42>
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	b9 f1       	breq	.+110    	; 0xdee <__fpcmp_parts_f+0xa8>
     d80:	81 81       	ldd	r24, Z+1	; 0x01
     d82:	88 23       	and	r24, r24
     d84:	89 f1       	breq	.+98     	; 0xde8 <__fpcmp_parts_f+0xa2>
     d86:	2d c0       	rjmp	.+90     	; 0xde2 <__fpcmp_parts_f+0x9c>
     d88:	11 96       	adiw	r26, 0x01	; 1
     d8a:	1c 91       	ld	r17, X
     d8c:	11 97       	sbiw	r26, 0x01	; 1
     d8e:	82 30       	cpi	r24, 0x02	; 2
     d90:	f1 f0       	breq	.+60     	; 0xdce <__fpcmp_parts_f+0x88>
     d92:	81 81       	ldd	r24, Z+1	; 0x01
     d94:	18 17       	cp	r17, r24
     d96:	d9 f4       	brne	.+54     	; 0xdce <__fpcmp_parts_f+0x88>
     d98:	12 96       	adiw	r26, 0x02	; 2
     d9a:	2d 91       	ld	r18, X+
     d9c:	3c 91       	ld	r19, X
     d9e:	13 97       	sbiw	r26, 0x03	; 3
     da0:	82 81       	ldd	r24, Z+2	; 0x02
     da2:	93 81       	ldd	r25, Z+3	; 0x03
     da4:	82 17       	cp	r24, r18
     da6:	93 07       	cpc	r25, r19
     da8:	94 f0       	brlt	.+36     	; 0xdce <__fpcmp_parts_f+0x88>
     daa:	28 17       	cp	r18, r24
     dac:	39 07       	cpc	r19, r25
     dae:	bc f0       	brlt	.+46     	; 0xdde <__fpcmp_parts_f+0x98>
     db0:	14 96       	adiw	r26, 0x04	; 4
     db2:	8d 91       	ld	r24, X+
     db4:	9d 91       	ld	r25, X+
     db6:	0d 90       	ld	r0, X+
     db8:	bc 91       	ld	r27, X
     dba:	a0 2d       	mov	r26, r0
     dbc:	24 81       	ldd	r18, Z+4	; 0x04
     dbe:	35 81       	ldd	r19, Z+5	; 0x05
     dc0:	46 81       	ldd	r20, Z+6	; 0x06
     dc2:	57 81       	ldd	r21, Z+7	; 0x07
     dc4:	28 17       	cp	r18, r24
     dc6:	39 07       	cpc	r19, r25
     dc8:	4a 07       	cpc	r20, r26
     dca:	5b 07       	cpc	r21, r27
     dcc:	18 f4       	brcc	.+6      	; 0xdd4 <__fpcmp_parts_f+0x8e>
     dce:	11 23       	and	r17, r17
     dd0:	41 f0       	breq	.+16     	; 0xde2 <__fpcmp_parts_f+0x9c>
     dd2:	0a c0       	rjmp	.+20     	; 0xde8 <__fpcmp_parts_f+0xa2>
     dd4:	82 17       	cp	r24, r18
     dd6:	93 07       	cpc	r25, r19
     dd8:	a4 07       	cpc	r26, r20
     dda:	b5 07       	cpc	r27, r21
     ddc:	40 f4       	brcc	.+16     	; 0xdee <__fpcmp_parts_f+0xa8>
     dde:	11 23       	and	r17, r17
     de0:	19 f0       	breq	.+6      	; 0xde8 <__fpcmp_parts_f+0xa2>
     de2:	61 e0       	ldi	r22, 0x01	; 1
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	05 c0       	rjmp	.+10     	; 0xdf2 <__fpcmp_parts_f+0xac>
     de8:	6f ef       	ldi	r22, 0xFF	; 255
     dea:	7f ef       	ldi	r23, 0xFF	; 255
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <__fpcmp_parts_f+0xac>
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	70 e0       	ldi	r23, 0x00	; 0
     df2:	cb 01       	movw	r24, r22
     df4:	1f 91       	pop	r17
     df6:	08 95       	ret

00000df8 <Buzzer_init>:
/*
 * Description :
 * Initialises the buzzer pin direction and turn off the buzzer.
 */
void Buzzer_init(void)
{
     df8:	df 93       	push	r29
     dfa:	cf 93       	push	r28
     dfc:	cd b7       	in	r28, 0x3d	; 61
     dfe:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection( BUZZER_PORT_ID, BUZZER_PIN_ID , PIN_OUTPUT);
     e00:	82 e0       	ldi	r24, 0x02	; 2
     e02:	67 e0       	ldi	r22, 0x07	; 7
     e04:	41 e0       	ldi	r20, 0x01	; 1
     e06:	0e 94 2b 08 	call	0x1056	; 0x1056 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID , LOGIC_LOW);
     e0a:	82 e0       	ldi	r24, 0x02	; 2
     e0c:	67 e0       	ldi	r22, 0x07	; 7
     e0e:	40 e0       	ldi	r20, 0x00	; 0
     e10:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
}
     e14:	cf 91       	pop	r28
     e16:	df 91       	pop	r29
     e18:	08 95       	ret

00000e1a <Buzzer_on>:
/*
 * Description :
 * Activates the buzzer.
 */
void Buzzer_on(void)
{
     e1a:	df 93       	push	r29
     e1c:	cf 93       	push	r28
     e1e:	cd b7       	in	r28, 0x3d	; 61
     e20:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID , LOGIC_HIGH);
     e22:	82 e0       	ldi	r24, 0x02	; 2
     e24:	67 e0       	ldi	r22, 0x07	; 7
     e26:	41 e0       	ldi	r20, 0x01	; 1
     e28:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
}
     e2c:	cf 91       	pop	r28
     e2e:	df 91       	pop	r29
     e30:	08 95       	ret

00000e32 <Buzzer_off>:
/*
 * Description :
 * Deactivates the buzzer.
 */
void Buzzer_off(void)
{
     e32:	df 93       	push	r29
     e34:	cf 93       	push	r28
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID , LOGIC_LOW);
     e3a:	82 e0       	ldi	r24, 0x02	; 2
     e3c:	67 e0       	ldi	r22, 0x07	; 7
     e3e:	40 e0       	ldi	r20, 0x00	; 0
     e40:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
}
     e44:	cf 91       	pop	r28
     e46:	df 91       	pop	r29
     e48:	08 95       	ret

00000e4a <DcMotor_Init>:
 * Description :
 * Initialises the DC motor by setting the direction for the motor pins and stopping the
 * motor at the beginning
 */
void DcMotor_Init(void)
{
     e4a:	df 93       	push	r29
     e4c:	cf 93       	push	r28
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
	 GPIO_setupPinDirection( IN1_PORT_ID , IN1_PIN_ID , PIN_OUTPUT);
     e52:	83 e0       	ldi	r24, 0x03	; 3
     e54:	66 e0       	ldi	r22, 0x06	; 6
     e56:	41 e0       	ldi	r20, 0x01	; 1
     e58:	0e 94 2b 08 	call	0x1056	; 0x1056 <GPIO_setupPinDirection>
     GPIO_setupPinDirection( IN2_PORT_ID , IN2_PIN_ID , PIN_OUTPUT);
     e5c:	83 e0       	ldi	r24, 0x03	; 3
     e5e:	67 e0       	ldi	r22, 0x07	; 7
     e60:	41 e0       	ldi	r20, 0x01	; 1
     e62:	0e 94 2b 08 	call	0x1056	; 0x1056 <GPIO_setupPinDirection>
     GPIO_setupPinDirection( ENABLE1_PORT_ID , ENABLE1_PIN_ID , PIN_OUTPUT);
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	63 e0       	ldi	r22, 0x03	; 3
     e6a:	41 e0       	ldi	r20, 0x01	; 1
     e6c:	0e 94 2b 08 	call	0x1056	; 0x1056 <GPIO_setupPinDirection>

	 GPIO_writePin( IN1_PORT_ID , IN1_PIN_ID, LOGIC_LOW);
     e70:	83 e0       	ldi	r24, 0x03	; 3
     e72:	66 e0       	ldi	r22, 0x06	; 6
     e74:	40 e0       	ldi	r20, 0x00	; 0
     e76:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
	 GPIO_writePin( IN2_PORT_ID , IN2_PIN_ID , LOGIC_LOW);
     e7a:	83 e0       	ldi	r24, 0x03	; 3
     e7c:	67 e0       	ldi	r22, 0x07	; 7
     e7e:	40 e0       	ldi	r20, 0x00	; 0
     e80:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>


}
     e84:	cf 91       	pop	r28
     e86:	df 91       	pop	r29
     e88:	08 95       	ret

00000e8a <DcMotor_Rotate>:
 * Description :
 * Controls the motor's state (Clockwise/Anti-Clockwise/Stop) and adjusts the speed based
 * on the input duty cycle
 */
void DcMotor_Rotate(DcMotor_State state , uint8 speed)
{
     e8a:	df 93       	push	r29
     e8c:	cf 93       	push	r28
     e8e:	00 d0       	rcall	.+0      	; 0xe90 <DcMotor_Rotate+0x6>
     e90:	00 d0       	rcall	.+0      	; 0xe92 <DcMotor_Rotate+0x8>
     e92:	cd b7       	in	r28, 0x3d	; 61
     e94:	de b7       	in	r29, 0x3e	; 62
     e96:	89 83       	std	Y+1, r24	; 0x01
     e98:	6a 83       	std	Y+2, r22	; 0x02
	 PWM_Timer0_Start(speed);
     e9a:	8a 81       	ldd	r24, Y+2	; 0x02
     e9c:	0e 94 23 10 	call	0x2046	; 0x2046 <PWM_Timer0_Start>
	 switch(state)
     ea0:	89 81       	ldd	r24, Y+1	; 0x01
     ea2:	28 2f       	mov	r18, r24
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	3c 83       	std	Y+4, r19	; 0x04
     ea8:	2b 83       	std	Y+3, r18	; 0x03
     eaa:	8b 81       	ldd	r24, Y+3	; 0x03
     eac:	9c 81       	ldd	r25, Y+4	; 0x04
     eae:	81 30       	cpi	r24, 0x01	; 1
     eb0:	91 05       	cpc	r25, r1
     eb2:	a1 f0       	breq	.+40     	; 0xedc <DcMotor_Rotate+0x52>
     eb4:	2b 81       	ldd	r18, Y+3	; 0x03
     eb6:	3c 81       	ldd	r19, Y+4	; 0x04
     eb8:	22 30       	cpi	r18, 0x02	; 2
     eba:	31 05       	cpc	r19, r1
     ebc:	d1 f0       	breq	.+52     	; 0xef2 <DcMotor_Rotate+0x68>
     ebe:	8b 81       	ldd	r24, Y+3	; 0x03
     ec0:	9c 81       	ldd	r25, Y+4	; 0x04
     ec2:	00 97       	sbiw	r24, 0x00	; 0
     ec4:	01 f5       	brne	.+64     	; 0xf06 <DcMotor_Rotate+0x7c>
		 {
		 case clockwise:
			 GPIO_writePin( IN1_PORT_ID , IN1_PIN_ID, LOGIC_HIGH);
     ec6:	83 e0       	ldi	r24, 0x03	; 3
     ec8:	66 e0       	ldi	r22, 0x06	; 6
     eca:	41 e0       	ldi	r20, 0x01	; 1
     ecc:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
			 GPIO_writePin( IN2_PORT_ID , IN2_PIN_ID , LOGIC_LOW);
     ed0:	83 e0       	ldi	r24, 0x03	; 3
     ed2:	67 e0       	ldi	r22, 0x07	; 7
     ed4:	40 e0       	ldi	r20, 0x00	; 0
     ed6:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
     eda:	15 c0       	rjmp	.+42     	; 0xf06 <DcMotor_Rotate+0x7c>
			 break;
		 case anticlockwise:
			 GPIO_writePin( IN1_PORT_ID , IN1_PIN_ID, LOGIC_LOW);
     edc:	83 e0       	ldi	r24, 0x03	; 3
     ede:	66 e0       	ldi	r22, 0x06	; 6
     ee0:	40 e0       	ldi	r20, 0x00	; 0
     ee2:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
		     GPIO_writePin( IN2_PORT_ID , IN2_PIN_ID , LOGIC_HIGH);
     ee6:	83 e0       	ldi	r24, 0x03	; 3
     ee8:	67 e0       	ldi	r22, 0x07	; 7
     eea:	41 e0       	ldi	r20, 0x01	; 1
     eec:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
     ef0:	0a c0       	rjmp	.+20     	; 0xf06 <DcMotor_Rotate+0x7c>
			 break;
		 case stop:
			 GPIO_writePin( IN1_PORT_ID , IN1_PIN_ID, LOGIC_LOW);
     ef2:	83 e0       	ldi	r24, 0x03	; 3
     ef4:	66 e0       	ldi	r22, 0x06	; 6
     ef6:	40 e0       	ldi	r20, 0x00	; 0
     ef8:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
			 GPIO_writePin( IN2_PORT_ID , IN2_PIN_ID , LOGIC_LOW);
     efc:	83 e0       	ldi	r24, 0x03	; 3
     efe:	67 e0       	ldi	r22, 0x07	; 7
     f00:	40 e0       	ldi	r20, 0x00	; 0
     f02:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
			 break;
		 }

}
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	0f 90       	pop	r0
     f0c:	0f 90       	pop	r0
     f0e:	cf 91       	pop	r28
     f10:	df 91       	pop	r29
     f12:	08 95       	ret

00000f14 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
     f14:	df 93       	push	r29
     f16:	cf 93       	push	r28
     f18:	00 d0       	rcall	.+0      	; 0xf1a <EEPROM_writeByte+0x6>
     f1a:	00 d0       	rcall	.+0      	; 0xf1c <EEPROM_writeByte+0x8>
     f1c:	cd b7       	in	r28, 0x3d	; 61
     f1e:	de b7       	in	r29, 0x3e	; 62
     f20:	9a 83       	std	Y+2, r25	; 0x02
     f22:	89 83       	std	Y+1, r24	; 0x01
     f24:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     f26:	0e 94 33 13 	call	0x2666	; 0x2666 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     f2a:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     f2e:	88 30       	cpi	r24, 0x08	; 8
     f30:	11 f0       	breq	.+4      	; 0xf36 <EEPROM_writeByte+0x22>
        return ERROR;
     f32:	1c 82       	std	Y+4, r1	; 0x04
     f34:	28 c0       	rjmp	.+80     	; 0xf86 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
     f36:	89 81       	ldd	r24, Y+1	; 0x01
     f38:	9a 81       	ldd	r25, Y+2	; 0x02
     f3a:	80 70       	andi	r24, 0x00	; 0
     f3c:	97 70       	andi	r25, 0x07	; 7
     f3e:	88 0f       	add	r24, r24
     f40:	89 2f       	mov	r24, r25
     f42:	88 1f       	adc	r24, r24
     f44:	99 0b       	sbc	r25, r25
     f46:	91 95       	neg	r25
     f48:	80 6a       	ori	r24, 0xA0	; 160
     f4a:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     f4e:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     f52:	88 31       	cpi	r24, 0x18	; 24
     f54:	11 f0       	breq	.+4      	; 0xf5a <EEPROM_writeByte+0x46>
        return ERROR; 
     f56:	1c 82       	std	Y+4, r1	; 0x04
     f58:	16 c0       	rjmp	.+44     	; 0xf86 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     f60:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     f64:	88 32       	cpi	r24, 0x28	; 40
     f66:	11 f0       	breq	.+4      	; 0xf6c <EEPROM_writeByte+0x58>
        return ERROR;
     f68:	1c 82       	std	Y+4, r1	; 0x04
     f6a:	0d c0       	rjmp	.+26     	; 0xf86 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
     f6c:	8b 81       	ldd	r24, Y+3	; 0x03
     f6e:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     f72:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     f76:	88 32       	cpi	r24, 0x28	; 40
     f78:	11 f0       	breq	.+4      	; 0xf7e <EEPROM_writeByte+0x6a>
        return ERROR;
     f7a:	1c 82       	std	Y+4, r1	; 0x04
     f7c:	04 c0       	rjmp	.+8      	; 0xf86 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
     f7e:	0e 94 43 13 	call	0x2686	; 0x2686 <TWI_stop>
	
    return SUCCESS;
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	8c 83       	std	Y+4, r24	; 0x04
     f86:	8c 81       	ldd	r24, Y+4	; 0x04
}
     f88:	0f 90       	pop	r0
     f8a:	0f 90       	pop	r0
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	cf 91       	pop	r28
     f92:	df 91       	pop	r29
     f94:	08 95       	ret

00000f96 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
     f96:	df 93       	push	r29
     f98:	cf 93       	push	r28
     f9a:	00 d0       	rcall	.+0      	; 0xf9c <EEPROM_readByte+0x6>
     f9c:	00 d0       	rcall	.+0      	; 0xf9e <EEPROM_readByte+0x8>
     f9e:	0f 92       	push	r0
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	9a 83       	std	Y+2, r25	; 0x02
     fa6:	89 83       	std	Y+1, r24	; 0x01
     fa8:	7c 83       	std	Y+4, r23	; 0x04
     faa:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
     fac:	0e 94 33 13 	call	0x2666	; 0x2666 <TWI_start>
    if (TWI_getStatus() != TWI_START)
     fb0:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     fb4:	88 30       	cpi	r24, 0x08	; 8
     fb6:	11 f0       	breq	.+4      	; 0xfbc <EEPROM_readByte+0x26>
        return ERROR;
     fb8:	1d 82       	std	Y+5, r1	; 0x05
     fba:	44 c0       	rjmp	.+136    	; 0x1044 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
     fbc:	89 81       	ldd	r24, Y+1	; 0x01
     fbe:	9a 81       	ldd	r25, Y+2	; 0x02
     fc0:	80 70       	andi	r24, 0x00	; 0
     fc2:	97 70       	andi	r25, 0x07	; 7
     fc4:	88 0f       	add	r24, r24
     fc6:	89 2f       	mov	r24, r25
     fc8:	88 1f       	adc	r24, r24
     fca:	99 0b       	sbc	r25, r25
     fcc:	91 95       	neg	r25
     fce:	80 6a       	ori	r24, 0xA0	; 160
     fd0:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     fd4:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     fd8:	88 31       	cpi	r24, 0x18	; 24
     fda:	11 f0       	breq	.+4      	; 0xfe0 <EEPROM_readByte+0x4a>
        return ERROR;
     fdc:	1d 82       	std	Y+5, r1	; 0x05
     fde:	32 c0       	rjmp	.+100    	; 0x1044 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
     fe0:	89 81       	ldd	r24, Y+1	; 0x01
     fe2:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
     fe6:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     fea:	88 32       	cpi	r24, 0x28	; 40
     fec:	11 f0       	breq	.+4      	; 0xff2 <EEPROM_readByte+0x5c>
        return ERROR;
     fee:	1d 82       	std	Y+5, r1	; 0x05
     ff0:	29 c0       	rjmp	.+82     	; 0x1044 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
     ff2:	0e 94 33 13 	call	0x2666	; 0x2666 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
     ff6:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
     ffa:	80 31       	cpi	r24, 0x10	; 16
     ffc:	11 f0       	breq	.+4      	; 0x1002 <EEPROM_readByte+0x6c>
        return ERROR;
     ffe:	1d 82       	std	Y+5, r1	; 0x05
    1000:	21 c0       	rjmp	.+66     	; 0x1044 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1002:	89 81       	ldd	r24, Y+1	; 0x01
    1004:	9a 81       	ldd	r25, Y+2	; 0x02
    1006:	80 70       	andi	r24, 0x00	; 0
    1008:	97 70       	andi	r25, 0x07	; 7
    100a:	88 0f       	add	r24, r24
    100c:	89 2f       	mov	r24, r25
    100e:	88 1f       	adc	r24, r24
    1010:	99 0b       	sbc	r25, r25
    1012:	91 95       	neg	r25
    1014:	81 6a       	ori	r24, 0xA1	; 161
    1016:	0e 94 4e 13 	call	0x269c	; 0x269c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    101a:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
    101e:	80 34       	cpi	r24, 0x40	; 64
    1020:	11 f0       	breq	.+4      	; 0x1026 <EEPROM_readByte+0x90>
        return ERROR;
    1022:	1d 82       	std	Y+5, r1	; 0x05
    1024:	0f c0       	rjmp	.+30     	; 0x1044 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1026:	0e 94 78 13 	call	0x26f0	; 0x26f0 <TWI_readByteWithNACK>
    102a:	eb 81       	ldd	r30, Y+3	; 0x03
    102c:	fc 81       	ldd	r31, Y+4	; 0x04
    102e:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1030:	0e 94 8b 13 	call	0x2716	; 0x2716 <TWI_getStatus>
    1034:	88 35       	cpi	r24, 0x58	; 88
    1036:	11 f0       	breq	.+4      	; 0x103c <EEPROM_readByte+0xa6>
        return ERROR;
    1038:	1d 82       	std	Y+5, r1	; 0x05
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    103c:	0e 94 43 13 	call	0x2686	; 0x2686 <TWI_stop>

    return SUCCESS;
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	8d 83       	std	Y+5, r24	; 0x05
    1044:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1046:	0f 90       	pop	r0
    1048:	0f 90       	pop	r0
    104a:	0f 90       	pop	r0
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0
    1050:	cf 91       	pop	r28
    1052:	df 91       	pop	r29
    1054:	08 95       	ret

00001056 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1056:	df 93       	push	r29
    1058:	cf 93       	push	r28
    105a:	00 d0       	rcall	.+0      	; 0x105c <GPIO_setupPinDirection+0x6>
    105c:	00 d0       	rcall	.+0      	; 0x105e <GPIO_setupPinDirection+0x8>
    105e:	0f 92       	push	r0
    1060:	cd b7       	in	r28, 0x3d	; 61
    1062:	de b7       	in	r29, 0x3e	; 62
    1064:	89 83       	std	Y+1, r24	; 0x01
    1066:	6a 83       	std	Y+2, r22	; 0x02
    1068:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    106a:	8a 81       	ldd	r24, Y+2	; 0x02
    106c:	88 30       	cpi	r24, 0x08	; 8
    106e:	08 f0       	brcs	.+2      	; 0x1072 <GPIO_setupPinDirection+0x1c>
    1070:	d5 c0       	rjmp	.+426    	; 0x121c <GPIO_setupPinDirection+0x1c6>
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	84 30       	cpi	r24, 0x04	; 4
    1076:	08 f0       	brcs	.+2      	; 0x107a <GPIO_setupPinDirection+0x24>
    1078:	d1 c0       	rjmp	.+418    	; 0x121c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	28 2f       	mov	r18, r24
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	3d 83       	std	Y+5, r19	; 0x05
    1082:	2c 83       	std	Y+4, r18	; 0x04
    1084:	8c 81       	ldd	r24, Y+4	; 0x04
    1086:	9d 81       	ldd	r25, Y+5	; 0x05
    1088:	81 30       	cpi	r24, 0x01	; 1
    108a:	91 05       	cpc	r25, r1
    108c:	09 f4       	brne	.+2      	; 0x1090 <GPIO_setupPinDirection+0x3a>
    108e:	43 c0       	rjmp	.+134    	; 0x1116 <GPIO_setupPinDirection+0xc0>
    1090:	2c 81       	ldd	r18, Y+4	; 0x04
    1092:	3d 81       	ldd	r19, Y+5	; 0x05
    1094:	22 30       	cpi	r18, 0x02	; 2
    1096:	31 05       	cpc	r19, r1
    1098:	2c f4       	brge	.+10     	; 0x10a4 <GPIO_setupPinDirection+0x4e>
    109a:	8c 81       	ldd	r24, Y+4	; 0x04
    109c:	9d 81       	ldd	r25, Y+5	; 0x05
    109e:	00 97       	sbiw	r24, 0x00	; 0
    10a0:	71 f0       	breq	.+28     	; 0x10be <GPIO_setupPinDirection+0x68>
    10a2:	bc c0       	rjmp	.+376    	; 0x121c <GPIO_setupPinDirection+0x1c6>
    10a4:	2c 81       	ldd	r18, Y+4	; 0x04
    10a6:	3d 81       	ldd	r19, Y+5	; 0x05
    10a8:	22 30       	cpi	r18, 0x02	; 2
    10aa:	31 05       	cpc	r19, r1
    10ac:	09 f4       	brne	.+2      	; 0x10b0 <GPIO_setupPinDirection+0x5a>
    10ae:	5f c0       	rjmp	.+190    	; 0x116e <GPIO_setupPinDirection+0x118>
    10b0:	8c 81       	ldd	r24, Y+4	; 0x04
    10b2:	9d 81       	ldd	r25, Y+5	; 0x05
    10b4:	83 30       	cpi	r24, 0x03	; 3
    10b6:	91 05       	cpc	r25, r1
    10b8:	09 f4       	brne	.+2      	; 0x10bc <GPIO_setupPinDirection+0x66>
    10ba:	85 c0       	rjmp	.+266    	; 0x11c6 <GPIO_setupPinDirection+0x170>
    10bc:	af c0       	rjmp	.+350    	; 0x121c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    10be:	8b 81       	ldd	r24, Y+3	; 0x03
    10c0:	81 30       	cpi	r24, 0x01	; 1
    10c2:	a1 f4       	brne	.+40     	; 0x10ec <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    10c4:	aa e3       	ldi	r26, 0x3A	; 58
    10c6:	b0 e0       	ldi	r27, 0x00	; 0
    10c8:	ea e3       	ldi	r30, 0x3A	; 58
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	48 2f       	mov	r20, r24
    10d0:	8a 81       	ldd	r24, Y+2	; 0x02
    10d2:	28 2f       	mov	r18, r24
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	02 2e       	mov	r0, r18
    10dc:	02 c0       	rjmp	.+4      	; 0x10e2 <GPIO_setupPinDirection+0x8c>
    10de:	88 0f       	add	r24, r24
    10e0:	99 1f       	adc	r25, r25
    10e2:	0a 94       	dec	r0
    10e4:	e2 f7       	brpl	.-8      	; 0x10de <GPIO_setupPinDirection+0x88>
    10e6:	84 2b       	or	r24, r20
    10e8:	8c 93       	st	X, r24
    10ea:	98 c0       	rjmp	.+304    	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    10ec:	aa e3       	ldi	r26, 0x3A	; 58
    10ee:	b0 e0       	ldi	r27, 0x00	; 0
    10f0:	ea e3       	ldi	r30, 0x3A	; 58
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	48 2f       	mov	r20, r24
    10f8:	8a 81       	ldd	r24, Y+2	; 0x02
    10fa:	28 2f       	mov	r18, r24
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	81 e0       	ldi	r24, 0x01	; 1
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	02 2e       	mov	r0, r18
    1104:	02 c0       	rjmp	.+4      	; 0x110a <GPIO_setupPinDirection+0xb4>
    1106:	88 0f       	add	r24, r24
    1108:	99 1f       	adc	r25, r25
    110a:	0a 94       	dec	r0
    110c:	e2 f7       	brpl	.-8      	; 0x1106 <GPIO_setupPinDirection+0xb0>
    110e:	80 95       	com	r24
    1110:	84 23       	and	r24, r20
    1112:	8c 93       	st	X, r24
    1114:	83 c0       	rjmp	.+262    	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1116:	8b 81       	ldd	r24, Y+3	; 0x03
    1118:	81 30       	cpi	r24, 0x01	; 1
    111a:	a1 f4       	brne	.+40     	; 0x1144 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    111c:	a7 e3       	ldi	r26, 0x37	; 55
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	e7 e3       	ldi	r30, 0x37	; 55
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	48 2f       	mov	r20, r24
    1128:	8a 81       	ldd	r24, Y+2	; 0x02
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 2e       	mov	r0, r18
    1134:	02 c0       	rjmp	.+4      	; 0x113a <GPIO_setupPinDirection+0xe4>
    1136:	88 0f       	add	r24, r24
    1138:	99 1f       	adc	r25, r25
    113a:	0a 94       	dec	r0
    113c:	e2 f7       	brpl	.-8      	; 0x1136 <GPIO_setupPinDirection+0xe0>
    113e:	84 2b       	or	r24, r20
    1140:	8c 93       	st	X, r24
    1142:	6c c0       	rjmp	.+216    	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1144:	a7 e3       	ldi	r26, 0x37	; 55
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	e7 e3       	ldi	r30, 0x37	; 55
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	48 2f       	mov	r20, r24
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	28 2f       	mov	r18, r24
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	81 e0       	ldi	r24, 0x01	; 1
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	02 2e       	mov	r0, r18
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <GPIO_setupPinDirection+0x10c>
    115e:	88 0f       	add	r24, r24
    1160:	99 1f       	adc	r25, r25
    1162:	0a 94       	dec	r0
    1164:	e2 f7       	brpl	.-8      	; 0x115e <GPIO_setupPinDirection+0x108>
    1166:	80 95       	com	r24
    1168:	84 23       	and	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	57 c0       	rjmp	.+174    	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	81 30       	cpi	r24, 0x01	; 1
    1172:	a1 f4       	brne	.+40     	; 0x119c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1174:	a4 e3       	ldi	r26, 0x34	; 52
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e4 e3       	ldi	r30, 0x34	; 52
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	02 2e       	mov	r0, r18
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <GPIO_setupPinDirection+0x13c>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	0a 94       	dec	r0
    1194:	e2 f7       	brpl	.-8      	; 0x118e <GPIO_setupPinDirection+0x138>
    1196:	84 2b       	or	r24, r20
    1198:	8c 93       	st	X, r24
    119a:	40 c0       	rjmp	.+128    	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    119c:	a4 e3       	ldi	r26, 0x34	; 52
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e4 e3       	ldi	r30, 0x34	; 52
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	48 2f       	mov	r20, r24
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	28 2f       	mov	r18, r24
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	02 2e       	mov	r0, r18
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <GPIO_setupPinDirection+0x164>
    11b6:	88 0f       	add	r24, r24
    11b8:	99 1f       	adc	r25, r25
    11ba:	0a 94       	dec	r0
    11bc:	e2 f7       	brpl	.-8      	; 0x11b6 <GPIO_setupPinDirection+0x160>
    11be:	80 95       	com	r24
    11c0:	84 23       	and	r24, r20
    11c2:	8c 93       	st	X, r24
    11c4:	2b c0       	rjmp	.+86     	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	81 30       	cpi	r24, 0x01	; 1
    11ca:	a1 f4       	brne	.+40     	; 0x11f4 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    11cc:	a1 e3       	ldi	r26, 0x31	; 49
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e1 e3       	ldi	r30, 0x31	; 49
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	48 2f       	mov	r20, r24
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	28 2f       	mov	r18, r24
    11dc:	30 e0       	ldi	r19, 0x00	; 0
    11de:	81 e0       	ldi	r24, 0x01	; 1
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	02 2e       	mov	r0, r18
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <GPIO_setupPinDirection+0x194>
    11e6:	88 0f       	add	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	0a 94       	dec	r0
    11ec:	e2 f7       	brpl	.-8      	; 0x11e6 <GPIO_setupPinDirection+0x190>
    11ee:	84 2b       	or	r24, r20
    11f0:	8c 93       	st	X, r24
    11f2:	14 c0       	rjmp	.+40     	; 0x121c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    11f4:	a1 e3       	ldi	r26, 0x31	; 49
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	e1 e3       	ldi	r30, 0x31	; 49
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	48 2f       	mov	r20, r24
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	02 2e       	mov	r0, r18
    120c:	02 c0       	rjmp	.+4      	; 0x1212 <GPIO_setupPinDirection+0x1bc>
    120e:	88 0f       	add	r24, r24
    1210:	99 1f       	adc	r25, r25
    1212:	0a 94       	dec	r0
    1214:	e2 f7       	brpl	.-8      	; 0x120e <GPIO_setupPinDirection+0x1b8>
    1216:	80 95       	com	r24
    1218:	84 23       	and	r24, r20
    121a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    121c:	0f 90       	pop	r0
    121e:	0f 90       	pop	r0
    1220:	0f 90       	pop	r0
    1222:	0f 90       	pop	r0
    1224:	0f 90       	pop	r0
    1226:	cf 91       	pop	r28
    1228:	df 91       	pop	r29
    122a:	08 95       	ret

0000122c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    122c:	df 93       	push	r29
    122e:	cf 93       	push	r28
    1230:	00 d0       	rcall	.+0      	; 0x1232 <GPIO_writePin+0x6>
    1232:	00 d0       	rcall	.+0      	; 0x1234 <GPIO_writePin+0x8>
    1234:	0f 92       	push	r0
    1236:	cd b7       	in	r28, 0x3d	; 61
    1238:	de b7       	in	r29, 0x3e	; 62
    123a:	89 83       	std	Y+1, r24	; 0x01
    123c:	6a 83       	std	Y+2, r22	; 0x02
    123e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1240:	8a 81       	ldd	r24, Y+2	; 0x02
    1242:	88 30       	cpi	r24, 0x08	; 8
    1244:	08 f0       	brcs	.+2      	; 0x1248 <GPIO_writePin+0x1c>
    1246:	d5 c0       	rjmp	.+426    	; 0x13f2 <GPIO_writePin+0x1c6>
    1248:	89 81       	ldd	r24, Y+1	; 0x01
    124a:	84 30       	cpi	r24, 0x04	; 4
    124c:	08 f0       	brcs	.+2      	; 0x1250 <GPIO_writePin+0x24>
    124e:	d1 c0       	rjmp	.+418    	; 0x13f2 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1250:	89 81       	ldd	r24, Y+1	; 0x01
    1252:	28 2f       	mov	r18, r24
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	3d 83       	std	Y+5, r19	; 0x05
    1258:	2c 83       	std	Y+4, r18	; 0x04
    125a:	8c 81       	ldd	r24, Y+4	; 0x04
    125c:	9d 81       	ldd	r25, Y+5	; 0x05
    125e:	81 30       	cpi	r24, 0x01	; 1
    1260:	91 05       	cpc	r25, r1
    1262:	09 f4       	brne	.+2      	; 0x1266 <GPIO_writePin+0x3a>
    1264:	43 c0       	rjmp	.+134    	; 0x12ec <GPIO_writePin+0xc0>
    1266:	2c 81       	ldd	r18, Y+4	; 0x04
    1268:	3d 81       	ldd	r19, Y+5	; 0x05
    126a:	22 30       	cpi	r18, 0x02	; 2
    126c:	31 05       	cpc	r19, r1
    126e:	2c f4       	brge	.+10     	; 0x127a <GPIO_writePin+0x4e>
    1270:	8c 81       	ldd	r24, Y+4	; 0x04
    1272:	9d 81       	ldd	r25, Y+5	; 0x05
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	71 f0       	breq	.+28     	; 0x1294 <GPIO_writePin+0x68>
    1278:	bc c0       	rjmp	.+376    	; 0x13f2 <GPIO_writePin+0x1c6>
    127a:	2c 81       	ldd	r18, Y+4	; 0x04
    127c:	3d 81       	ldd	r19, Y+5	; 0x05
    127e:	22 30       	cpi	r18, 0x02	; 2
    1280:	31 05       	cpc	r19, r1
    1282:	09 f4       	brne	.+2      	; 0x1286 <GPIO_writePin+0x5a>
    1284:	5f c0       	rjmp	.+190    	; 0x1344 <GPIO_writePin+0x118>
    1286:	8c 81       	ldd	r24, Y+4	; 0x04
    1288:	9d 81       	ldd	r25, Y+5	; 0x05
    128a:	83 30       	cpi	r24, 0x03	; 3
    128c:	91 05       	cpc	r25, r1
    128e:	09 f4       	brne	.+2      	; 0x1292 <GPIO_writePin+0x66>
    1290:	85 c0       	rjmp	.+266    	; 0x139c <GPIO_writePin+0x170>
    1292:	af c0       	rjmp	.+350    	; 0x13f2 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1294:	8b 81       	ldd	r24, Y+3	; 0x03
    1296:	81 30       	cpi	r24, 0x01	; 1
    1298:	a1 f4       	brne	.+40     	; 0x12c2 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    129a:	ab e3       	ldi	r26, 0x3B	; 59
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	eb e3       	ldi	r30, 0x3B	; 59
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	48 2f       	mov	r20, r24
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	81 e0       	ldi	r24, 0x01	; 1
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	02 2e       	mov	r0, r18
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <GPIO_writePin+0x8c>
    12b4:	88 0f       	add	r24, r24
    12b6:	99 1f       	adc	r25, r25
    12b8:	0a 94       	dec	r0
    12ba:	e2 f7       	brpl	.-8      	; 0x12b4 <GPIO_writePin+0x88>
    12bc:	84 2b       	or	r24, r20
    12be:	8c 93       	st	X, r24
    12c0:	98 c0       	rjmp	.+304    	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    12c2:	ab e3       	ldi	r26, 0x3B	; 59
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	eb e3       	ldi	r30, 0x3B	; 59
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	48 2f       	mov	r20, r24
    12ce:	8a 81       	ldd	r24, Y+2	; 0x02
    12d0:	28 2f       	mov	r18, r24
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	02 2e       	mov	r0, r18
    12da:	02 c0       	rjmp	.+4      	; 0x12e0 <GPIO_writePin+0xb4>
    12dc:	88 0f       	add	r24, r24
    12de:	99 1f       	adc	r25, r25
    12e0:	0a 94       	dec	r0
    12e2:	e2 f7       	brpl	.-8      	; 0x12dc <GPIO_writePin+0xb0>
    12e4:	80 95       	com	r24
    12e6:	84 23       	and	r24, r20
    12e8:	8c 93       	st	X, r24
    12ea:	83 c0       	rjmp	.+262    	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    12ec:	8b 81       	ldd	r24, Y+3	; 0x03
    12ee:	81 30       	cpi	r24, 0x01	; 1
    12f0:	a1 f4       	brne	.+40     	; 0x131a <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    12f2:	a8 e3       	ldi	r26, 0x38	; 56
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	e8 e3       	ldi	r30, 0x38	; 56
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	48 2f       	mov	r20, r24
    12fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	02 2e       	mov	r0, r18
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <GPIO_writePin+0xe4>
    130c:	88 0f       	add	r24, r24
    130e:	99 1f       	adc	r25, r25
    1310:	0a 94       	dec	r0
    1312:	e2 f7       	brpl	.-8      	; 0x130c <GPIO_writePin+0xe0>
    1314:	84 2b       	or	r24, r20
    1316:	8c 93       	st	X, r24
    1318:	6c c0       	rjmp	.+216    	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    131a:	a8 e3       	ldi	r26, 0x38	; 56
    131c:	b0 e0       	ldi	r27, 0x00	; 0
    131e:	e8 e3       	ldi	r30, 0x38	; 56
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	80 81       	ld	r24, Z
    1324:	48 2f       	mov	r20, r24
    1326:	8a 81       	ldd	r24, Y+2	; 0x02
    1328:	28 2f       	mov	r18, r24
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	02 2e       	mov	r0, r18
    1332:	02 c0       	rjmp	.+4      	; 0x1338 <GPIO_writePin+0x10c>
    1334:	88 0f       	add	r24, r24
    1336:	99 1f       	adc	r25, r25
    1338:	0a 94       	dec	r0
    133a:	e2 f7       	brpl	.-8      	; 0x1334 <GPIO_writePin+0x108>
    133c:	80 95       	com	r24
    133e:	84 23       	and	r24, r20
    1340:	8c 93       	st	X, r24
    1342:	57 c0       	rjmp	.+174    	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1344:	8b 81       	ldd	r24, Y+3	; 0x03
    1346:	81 30       	cpi	r24, 0x01	; 1
    1348:	a1 f4       	brne	.+40     	; 0x1372 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    134a:	a5 e3       	ldi	r26, 0x35	; 53
    134c:	b0 e0       	ldi	r27, 0x00	; 0
    134e:	e5 e3       	ldi	r30, 0x35	; 53
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	48 2f       	mov	r20, r24
    1356:	8a 81       	ldd	r24, Y+2	; 0x02
    1358:	28 2f       	mov	r18, r24
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	02 2e       	mov	r0, r18
    1362:	02 c0       	rjmp	.+4      	; 0x1368 <GPIO_writePin+0x13c>
    1364:	88 0f       	add	r24, r24
    1366:	99 1f       	adc	r25, r25
    1368:	0a 94       	dec	r0
    136a:	e2 f7       	brpl	.-8      	; 0x1364 <GPIO_writePin+0x138>
    136c:	84 2b       	or	r24, r20
    136e:	8c 93       	st	X, r24
    1370:	40 c0       	rjmp	.+128    	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1372:	a5 e3       	ldi	r26, 0x35	; 53
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	e5 e3       	ldi	r30, 0x35	; 53
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	48 2f       	mov	r20, r24
    137e:	8a 81       	ldd	r24, Y+2	; 0x02
    1380:	28 2f       	mov	r18, r24
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	02 2e       	mov	r0, r18
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <GPIO_writePin+0x164>
    138c:	88 0f       	add	r24, r24
    138e:	99 1f       	adc	r25, r25
    1390:	0a 94       	dec	r0
    1392:	e2 f7       	brpl	.-8      	; 0x138c <GPIO_writePin+0x160>
    1394:	80 95       	com	r24
    1396:	84 23       	and	r24, r20
    1398:	8c 93       	st	X, r24
    139a:	2b c0       	rjmp	.+86     	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	81 30       	cpi	r24, 0x01	; 1
    13a0:	a1 f4       	brne	.+40     	; 0x13ca <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    13a2:	a2 e3       	ldi	r26, 0x32	; 50
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e2 e3       	ldi	r30, 0x32	; 50
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	48 2f       	mov	r20, r24
    13ae:	8a 81       	ldd	r24, Y+2	; 0x02
    13b0:	28 2f       	mov	r18, r24
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	81 e0       	ldi	r24, 0x01	; 1
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	02 2e       	mov	r0, r18
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <GPIO_writePin+0x194>
    13bc:	88 0f       	add	r24, r24
    13be:	99 1f       	adc	r25, r25
    13c0:	0a 94       	dec	r0
    13c2:	e2 f7       	brpl	.-8      	; 0x13bc <GPIO_writePin+0x190>
    13c4:	84 2b       	or	r24, r20
    13c6:	8c 93       	st	X, r24
    13c8:	14 c0       	rjmp	.+40     	; 0x13f2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    13ca:	a2 e3       	ldi	r26, 0x32	; 50
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	e2 e3       	ldi	r30, 0x32	; 50
    13d0:	f0 e0       	ldi	r31, 0x00	; 0
    13d2:	80 81       	ld	r24, Z
    13d4:	48 2f       	mov	r20, r24
    13d6:	8a 81       	ldd	r24, Y+2	; 0x02
    13d8:	28 2f       	mov	r18, r24
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	81 e0       	ldi	r24, 0x01	; 1
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	02 2e       	mov	r0, r18
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <GPIO_writePin+0x1bc>
    13e4:	88 0f       	add	r24, r24
    13e6:	99 1f       	adc	r25, r25
    13e8:	0a 94       	dec	r0
    13ea:	e2 f7       	brpl	.-8      	; 0x13e4 <GPIO_writePin+0x1b8>
    13ec:	80 95       	com	r24
    13ee:	84 23       	and	r24, r20
    13f0:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    13f2:	0f 90       	pop	r0
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	0f 90       	pop	r0
    13fa:	0f 90       	pop	r0
    13fc:	cf 91       	pop	r28
    13fe:	df 91       	pop	r29
    1400:	08 95       	ret

00001402 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1402:	df 93       	push	r29
    1404:	cf 93       	push	r28
    1406:	00 d0       	rcall	.+0      	; 0x1408 <GPIO_readPin+0x6>
    1408:	00 d0       	rcall	.+0      	; 0x140a <GPIO_readPin+0x8>
    140a:	0f 92       	push	r0
    140c:	cd b7       	in	r28, 0x3d	; 61
    140e:	de b7       	in	r29, 0x3e	; 62
    1410:	8a 83       	std	Y+2, r24	; 0x02
    1412:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1414:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1416:	8b 81       	ldd	r24, Y+3	; 0x03
    1418:	88 30       	cpi	r24, 0x08	; 8
    141a:	08 f0       	brcs	.+2      	; 0x141e <GPIO_readPin+0x1c>
    141c:	84 c0       	rjmp	.+264    	; 0x1526 <GPIO_readPin+0x124>
    141e:	8a 81       	ldd	r24, Y+2	; 0x02
    1420:	84 30       	cpi	r24, 0x04	; 4
    1422:	08 f0       	brcs	.+2      	; 0x1426 <GPIO_readPin+0x24>
    1424:	80 c0       	rjmp	.+256    	; 0x1526 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1426:	8a 81       	ldd	r24, Y+2	; 0x02
    1428:	28 2f       	mov	r18, r24
    142a:	30 e0       	ldi	r19, 0x00	; 0
    142c:	3d 83       	std	Y+5, r19	; 0x05
    142e:	2c 83       	std	Y+4, r18	; 0x04
    1430:	4c 81       	ldd	r20, Y+4	; 0x04
    1432:	5d 81       	ldd	r21, Y+5	; 0x05
    1434:	41 30       	cpi	r20, 0x01	; 1
    1436:	51 05       	cpc	r21, r1
    1438:	79 f1       	breq	.+94     	; 0x1498 <GPIO_readPin+0x96>
    143a:	8c 81       	ldd	r24, Y+4	; 0x04
    143c:	9d 81       	ldd	r25, Y+5	; 0x05
    143e:	82 30       	cpi	r24, 0x02	; 2
    1440:	91 05       	cpc	r25, r1
    1442:	34 f4       	brge	.+12     	; 0x1450 <GPIO_readPin+0x4e>
    1444:	2c 81       	ldd	r18, Y+4	; 0x04
    1446:	3d 81       	ldd	r19, Y+5	; 0x05
    1448:	21 15       	cp	r18, r1
    144a:	31 05       	cpc	r19, r1
    144c:	69 f0       	breq	.+26     	; 0x1468 <GPIO_readPin+0x66>
    144e:	6b c0       	rjmp	.+214    	; 0x1526 <GPIO_readPin+0x124>
    1450:	4c 81       	ldd	r20, Y+4	; 0x04
    1452:	5d 81       	ldd	r21, Y+5	; 0x05
    1454:	42 30       	cpi	r20, 0x02	; 2
    1456:	51 05       	cpc	r21, r1
    1458:	b9 f1       	breq	.+110    	; 0x14c8 <GPIO_readPin+0xc6>
    145a:	8c 81       	ldd	r24, Y+4	; 0x04
    145c:	9d 81       	ldd	r25, Y+5	; 0x05
    145e:	83 30       	cpi	r24, 0x03	; 3
    1460:	91 05       	cpc	r25, r1
    1462:	09 f4       	brne	.+2      	; 0x1466 <GPIO_readPin+0x64>
    1464:	49 c0       	rjmp	.+146    	; 0x14f8 <GPIO_readPin+0xf6>
    1466:	5f c0       	rjmp	.+190    	; 0x1526 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1468:	e9 e3       	ldi	r30, 0x39	; 57
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	28 2f       	mov	r18, r24
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	8b 81       	ldd	r24, Y+3	; 0x03
    1474:	88 2f       	mov	r24, r24
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	a9 01       	movw	r20, r18
    147a:	02 c0       	rjmp	.+4      	; 0x1480 <GPIO_readPin+0x7e>
    147c:	55 95       	asr	r21
    147e:	47 95       	ror	r20
    1480:	8a 95       	dec	r24
    1482:	e2 f7       	brpl	.-8      	; 0x147c <GPIO_readPin+0x7a>
    1484:	ca 01       	movw	r24, r20
    1486:	81 70       	andi	r24, 0x01	; 1
    1488:	90 70       	andi	r25, 0x00	; 0
    148a:	88 23       	and	r24, r24
    148c:	19 f0       	breq	.+6      	; 0x1494 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	89 83       	std	Y+1, r24	; 0x01
    1492:	49 c0       	rjmp	.+146    	; 0x1526 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1494:	19 82       	std	Y+1, r1	; 0x01
    1496:	47 c0       	rjmp	.+142    	; 0x1526 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1498:	e6 e3       	ldi	r30, 0x36	; 54
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	28 2f       	mov	r18, r24
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	88 2f       	mov	r24, r24
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	a9 01       	movw	r20, r18
    14aa:	02 c0       	rjmp	.+4      	; 0x14b0 <GPIO_readPin+0xae>
    14ac:	55 95       	asr	r21
    14ae:	47 95       	ror	r20
    14b0:	8a 95       	dec	r24
    14b2:	e2 f7       	brpl	.-8      	; 0x14ac <GPIO_readPin+0xaa>
    14b4:	ca 01       	movw	r24, r20
    14b6:	81 70       	andi	r24, 0x01	; 1
    14b8:	90 70       	andi	r25, 0x00	; 0
    14ba:	88 23       	and	r24, r24
    14bc:	19 f0       	breq	.+6      	; 0x14c4 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    14be:	81 e0       	ldi	r24, 0x01	; 1
    14c0:	89 83       	std	Y+1, r24	; 0x01
    14c2:	31 c0       	rjmp	.+98     	; 0x1526 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    14c4:	19 82       	std	Y+1, r1	; 0x01
    14c6:	2f c0       	rjmp	.+94     	; 0x1526 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    14c8:	e3 e3       	ldi	r30, 0x33	; 51
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	28 2f       	mov	r18, r24
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	8b 81       	ldd	r24, Y+3	; 0x03
    14d4:	88 2f       	mov	r24, r24
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	a9 01       	movw	r20, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <GPIO_readPin+0xde>
    14dc:	55 95       	asr	r21
    14de:	47 95       	ror	r20
    14e0:	8a 95       	dec	r24
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <GPIO_readPin+0xda>
    14e4:	ca 01       	movw	r24, r20
    14e6:	81 70       	andi	r24, 0x01	; 1
    14e8:	90 70       	andi	r25, 0x00	; 0
    14ea:	88 23       	and	r24, r24
    14ec:	19 f0       	breq	.+6      	; 0x14f4 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	89 83       	std	Y+1, r24	; 0x01
    14f2:	19 c0       	rjmp	.+50     	; 0x1526 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    14f4:	19 82       	std	Y+1, r1	; 0x01
    14f6:	17 c0       	rjmp	.+46     	; 0x1526 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    14f8:	e0 e3       	ldi	r30, 0x30	; 48
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	8b 81       	ldd	r24, Y+3	; 0x03
    1504:	88 2f       	mov	r24, r24
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	a9 01       	movw	r20, r18
    150a:	02 c0       	rjmp	.+4      	; 0x1510 <GPIO_readPin+0x10e>
    150c:	55 95       	asr	r21
    150e:	47 95       	ror	r20
    1510:	8a 95       	dec	r24
    1512:	e2 f7       	brpl	.-8      	; 0x150c <GPIO_readPin+0x10a>
    1514:	ca 01       	movw	r24, r20
    1516:	81 70       	andi	r24, 0x01	; 1
    1518:	90 70       	andi	r25, 0x00	; 0
    151a:	88 23       	and	r24, r24
    151c:	19 f0       	breq	.+6      	; 0x1524 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	89 83       	std	Y+1, r24	; 0x01
    1522:	01 c0       	rjmp	.+2      	; 0x1526 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1524:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1526:	89 81       	ldd	r24, Y+1	; 0x01
}
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	0f 90       	pop	r0
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	08 95       	ret

00001538 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1538:	df 93       	push	r29
    153a:	cf 93       	push	r28
    153c:	00 d0       	rcall	.+0      	; 0x153e <GPIO_setupPortDirection+0x6>
    153e:	00 d0       	rcall	.+0      	; 0x1540 <GPIO_setupPortDirection+0x8>
    1540:	cd b7       	in	r28, 0x3d	; 61
    1542:	de b7       	in	r29, 0x3e	; 62
    1544:	89 83       	std	Y+1, r24	; 0x01
    1546:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	84 30       	cpi	r24, 0x04	; 4
    154c:	90 f5       	brcc	.+100    	; 0x15b2 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    154e:	89 81       	ldd	r24, Y+1	; 0x01
    1550:	28 2f       	mov	r18, r24
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	3c 83       	std	Y+4, r19	; 0x04
    1556:	2b 83       	std	Y+3, r18	; 0x03
    1558:	8b 81       	ldd	r24, Y+3	; 0x03
    155a:	9c 81       	ldd	r25, Y+4	; 0x04
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	91 05       	cpc	r25, r1
    1560:	d1 f0       	breq	.+52     	; 0x1596 <GPIO_setupPortDirection+0x5e>
    1562:	2b 81       	ldd	r18, Y+3	; 0x03
    1564:	3c 81       	ldd	r19, Y+4	; 0x04
    1566:	22 30       	cpi	r18, 0x02	; 2
    1568:	31 05       	cpc	r19, r1
    156a:	2c f4       	brge	.+10     	; 0x1576 <GPIO_setupPortDirection+0x3e>
    156c:	8b 81       	ldd	r24, Y+3	; 0x03
    156e:	9c 81       	ldd	r25, Y+4	; 0x04
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	61 f0       	breq	.+24     	; 0x158c <GPIO_setupPortDirection+0x54>
    1574:	1e c0       	rjmp	.+60     	; 0x15b2 <GPIO_setupPortDirection+0x7a>
    1576:	2b 81       	ldd	r18, Y+3	; 0x03
    1578:	3c 81       	ldd	r19, Y+4	; 0x04
    157a:	22 30       	cpi	r18, 0x02	; 2
    157c:	31 05       	cpc	r19, r1
    157e:	81 f0       	breq	.+32     	; 0x15a0 <GPIO_setupPortDirection+0x68>
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	9c 81       	ldd	r25, Y+4	; 0x04
    1584:	83 30       	cpi	r24, 0x03	; 3
    1586:	91 05       	cpc	r25, r1
    1588:	81 f0       	breq	.+32     	; 0x15aa <GPIO_setupPortDirection+0x72>
    158a:	13 c0       	rjmp	.+38     	; 0x15b2 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    158c:	ea e3       	ldi	r30, 0x3A	; 58
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	8a 81       	ldd	r24, Y+2	; 0x02
    1592:	80 83       	st	Z, r24
    1594:	0e c0       	rjmp	.+28     	; 0x15b2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1596:	e7 e3       	ldi	r30, 0x37	; 55
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	8a 81       	ldd	r24, Y+2	; 0x02
    159c:	80 83       	st	Z, r24
    159e:	09 c0       	rjmp	.+18     	; 0x15b2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    15a0:	e4 e3       	ldi	r30, 0x34	; 52
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	8a 81       	ldd	r24, Y+2	; 0x02
    15a6:	80 83       	st	Z, r24
    15a8:	04 c0       	rjmp	.+8      	; 0x15b2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    15aa:	e1 e3       	ldi	r30, 0x31	; 49
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	8a 81       	ldd	r24, Y+2	; 0x02
    15b0:	80 83       	st	Z, r24
			break;
		}
	}
}
    15b2:	0f 90       	pop	r0
    15b4:	0f 90       	pop	r0
    15b6:	0f 90       	pop	r0
    15b8:	0f 90       	pop	r0
    15ba:	cf 91       	pop	r28
    15bc:	df 91       	pop	r29
    15be:	08 95       	ret

000015c0 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    15c0:	df 93       	push	r29
    15c2:	cf 93       	push	r28
    15c4:	00 d0       	rcall	.+0      	; 0x15c6 <GPIO_writePort+0x6>
    15c6:	00 d0       	rcall	.+0      	; 0x15c8 <GPIO_writePort+0x8>
    15c8:	cd b7       	in	r28, 0x3d	; 61
    15ca:	de b7       	in	r29, 0x3e	; 62
    15cc:	89 83       	std	Y+1, r24	; 0x01
    15ce:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    15d0:	89 81       	ldd	r24, Y+1	; 0x01
    15d2:	84 30       	cpi	r24, 0x04	; 4
    15d4:	90 f5       	brcc	.+100    	; 0x163a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    15d6:	89 81       	ldd	r24, Y+1	; 0x01
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	3c 83       	std	Y+4, r19	; 0x04
    15de:	2b 83       	std	Y+3, r18	; 0x03
    15e0:	8b 81       	ldd	r24, Y+3	; 0x03
    15e2:	9c 81       	ldd	r25, Y+4	; 0x04
    15e4:	81 30       	cpi	r24, 0x01	; 1
    15e6:	91 05       	cpc	r25, r1
    15e8:	d1 f0       	breq	.+52     	; 0x161e <GPIO_writePort+0x5e>
    15ea:	2b 81       	ldd	r18, Y+3	; 0x03
    15ec:	3c 81       	ldd	r19, Y+4	; 0x04
    15ee:	22 30       	cpi	r18, 0x02	; 2
    15f0:	31 05       	cpc	r19, r1
    15f2:	2c f4       	brge	.+10     	; 0x15fe <GPIO_writePort+0x3e>
    15f4:	8b 81       	ldd	r24, Y+3	; 0x03
    15f6:	9c 81       	ldd	r25, Y+4	; 0x04
    15f8:	00 97       	sbiw	r24, 0x00	; 0
    15fa:	61 f0       	breq	.+24     	; 0x1614 <GPIO_writePort+0x54>
    15fc:	1e c0       	rjmp	.+60     	; 0x163a <GPIO_writePort+0x7a>
    15fe:	2b 81       	ldd	r18, Y+3	; 0x03
    1600:	3c 81       	ldd	r19, Y+4	; 0x04
    1602:	22 30       	cpi	r18, 0x02	; 2
    1604:	31 05       	cpc	r19, r1
    1606:	81 f0       	breq	.+32     	; 0x1628 <GPIO_writePort+0x68>
    1608:	8b 81       	ldd	r24, Y+3	; 0x03
    160a:	9c 81       	ldd	r25, Y+4	; 0x04
    160c:	83 30       	cpi	r24, 0x03	; 3
    160e:	91 05       	cpc	r25, r1
    1610:	81 f0       	breq	.+32     	; 0x1632 <GPIO_writePort+0x72>
    1612:	13 c0       	rjmp	.+38     	; 0x163a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1614:	eb e3       	ldi	r30, 0x3B	; 59
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	80 83       	st	Z, r24
    161c:	0e c0       	rjmp	.+28     	; 0x163a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    161e:	e8 e3       	ldi	r30, 0x38	; 56
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	80 83       	st	Z, r24
    1626:	09 c0       	rjmp	.+18     	; 0x163a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1628:	e5 e3       	ldi	r30, 0x35	; 53
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	8a 81       	ldd	r24, Y+2	; 0x02
    162e:	80 83       	st	Z, r24
    1630:	04 c0       	rjmp	.+8      	; 0x163a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1632:	e2 e3       	ldi	r30, 0x32	; 50
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	80 83       	st	Z, r24
			break;
		}
	}
}
    163a:	0f 90       	pop	r0
    163c:	0f 90       	pop	r0
    163e:	0f 90       	pop	r0
    1640:	0f 90       	pop	r0
    1642:	cf 91       	pop	r28
    1644:	df 91       	pop	r29
    1646:	08 95       	ret

00001648 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1648:	df 93       	push	r29
    164a:	cf 93       	push	r28
    164c:	00 d0       	rcall	.+0      	; 0x164e <GPIO_readPort+0x6>
    164e:	00 d0       	rcall	.+0      	; 0x1650 <GPIO_readPort+0x8>
    1650:	cd b7       	in	r28, 0x3d	; 61
    1652:	de b7       	in	r29, 0x3e	; 62
    1654:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1656:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	84 30       	cpi	r24, 0x04	; 4
    165c:	90 f5       	brcc	.+100    	; 0x16c2 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	3c 83       	std	Y+4, r19	; 0x04
    1666:	2b 83       	std	Y+3, r18	; 0x03
    1668:	8b 81       	ldd	r24, Y+3	; 0x03
    166a:	9c 81       	ldd	r25, Y+4	; 0x04
    166c:	81 30       	cpi	r24, 0x01	; 1
    166e:	91 05       	cpc	r25, r1
    1670:	d1 f0       	breq	.+52     	; 0x16a6 <GPIO_readPort+0x5e>
    1672:	2b 81       	ldd	r18, Y+3	; 0x03
    1674:	3c 81       	ldd	r19, Y+4	; 0x04
    1676:	22 30       	cpi	r18, 0x02	; 2
    1678:	31 05       	cpc	r19, r1
    167a:	2c f4       	brge	.+10     	; 0x1686 <GPIO_readPort+0x3e>
    167c:	8b 81       	ldd	r24, Y+3	; 0x03
    167e:	9c 81       	ldd	r25, Y+4	; 0x04
    1680:	00 97       	sbiw	r24, 0x00	; 0
    1682:	61 f0       	breq	.+24     	; 0x169c <GPIO_readPort+0x54>
    1684:	1e c0       	rjmp	.+60     	; 0x16c2 <GPIO_readPort+0x7a>
    1686:	2b 81       	ldd	r18, Y+3	; 0x03
    1688:	3c 81       	ldd	r19, Y+4	; 0x04
    168a:	22 30       	cpi	r18, 0x02	; 2
    168c:	31 05       	cpc	r19, r1
    168e:	81 f0       	breq	.+32     	; 0x16b0 <GPIO_readPort+0x68>
    1690:	8b 81       	ldd	r24, Y+3	; 0x03
    1692:	9c 81       	ldd	r25, Y+4	; 0x04
    1694:	83 30       	cpi	r24, 0x03	; 3
    1696:	91 05       	cpc	r25, r1
    1698:	81 f0       	breq	.+32     	; 0x16ba <GPIO_readPort+0x72>
    169a:	13 c0       	rjmp	.+38     	; 0x16c2 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    169c:	e9 e3       	ldi	r30, 0x39	; 57
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	89 83       	std	Y+1, r24	; 0x01
    16a4:	0e c0       	rjmp	.+28     	; 0x16c2 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    16a6:	e6 e3       	ldi	r30, 0x36	; 54
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	89 83       	std	Y+1, r24	; 0x01
    16ae:	09 c0       	rjmp	.+18     	; 0x16c2 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    16b0:	e3 e3       	ldi	r30, 0x33	; 51
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	89 83       	std	Y+1, r24	; 0x01
    16b8:	04 c0       	rjmp	.+8      	; 0x16c2 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    16ba:	e0 e3       	ldi	r30, 0x30	; 48
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    16c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    16c4:	0f 90       	pop	r0
    16c6:	0f 90       	pop	r0
    16c8:	0f 90       	pop	r0
    16ca:	0f 90       	pop	r0
    16cc:	cf 91       	pop	r28
    16ce:	df 91       	pop	r29
    16d0:	08 95       	ret

000016d2 <new_timer_tick>:
uint8 pass2[5] = {0};
uint8 i = 0;

/*CALLBACK FUNCTION*/
void new_timer_tick(void)
{
    16d2:	df 93       	push	r29
    16d4:	cf 93       	push	r28
    16d6:	cd b7       	in	r28, 0x3d	; 61
    16d8:	de b7       	in	r29, 0x3e	; 62
	++tick;   /*INCREMENT TICKS*/
    16da:	80 91 80 01 	lds	r24, 0x0180
    16de:	8f 5f       	subi	r24, 0xFF	; 255
    16e0:	80 93 80 01 	sts	0x0180, r24
}
    16e4:	cf 91       	pop	r28
    16e6:	df 91       	pop	r29
    16e8:	08 95       	ret

000016ea <main>:

int main()
{
    16ea:	0f 93       	push	r16
    16ec:	1f 93       	push	r17
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	cd b7       	in	r28, 0x3d	; 61
    16f4:	de b7       	in	r29, 0x3e	; 62
    16f6:	ce 55       	subi	r28, 0x5E	; 94
    16f8:	d0 40       	sbci	r29, 0x00	; 0
    16fa:	0f b6       	in	r0, 0x3f	; 63
    16fc:	f8 94       	cli
    16fe:	de bf       	out	0x3e, r29	; 62
    1700:	0f be       	out	0x3f, r0	; 63
    1702:	cd bf       	out	0x3d, r28	; 61

	/* UART */
	UART_ConfigType UART_CONFIGURATIONS = {BITS_MODE_8,NO_PARITY, STOPBIT_1BIT, 9600};
    1704:	ce 01       	movw	r24, r28
    1706:	c9 96       	adiw	r24, 0x39	; 57
    1708:	62 96       	adiw	r28, 0x12	; 18
    170a:	9f af       	std	Y+63, r25	; 0x3f
    170c:	8e af       	std	Y+62, r24	; 0x3e
    170e:	62 97       	sbiw	r28, 0x12	; 18
    1710:	e8 e7       	ldi	r30, 0x78	; 120
    1712:	f1 e0       	ldi	r31, 0x01	; 1
    1714:	64 96       	adiw	r28, 0x14	; 20
    1716:	ff af       	std	Y+63, r31	; 0x3f
    1718:	ee af       	std	Y+62, r30	; 0x3e
    171a:	64 97       	sbiw	r28, 0x14	; 20
    171c:	f7 e0       	ldi	r31, 0x07	; 7
    171e:	65 96       	adiw	r28, 0x15	; 21
    1720:	ff af       	std	Y+63, r31	; 0x3f
    1722:	65 97       	sbiw	r28, 0x15	; 21
    1724:	64 96       	adiw	r28, 0x14	; 20
    1726:	ee ad       	ldd	r30, Y+62	; 0x3e
    1728:	ff ad       	ldd	r31, Y+63	; 0x3f
    172a:	64 97       	sbiw	r28, 0x14	; 20
    172c:	00 80       	ld	r0, Z
    172e:	64 96       	adiw	r28, 0x14	; 20
    1730:	8e ad       	ldd	r24, Y+62	; 0x3e
    1732:	9f ad       	ldd	r25, Y+63	; 0x3f
    1734:	64 97       	sbiw	r28, 0x14	; 20
    1736:	01 96       	adiw	r24, 0x01	; 1
    1738:	64 96       	adiw	r28, 0x14	; 20
    173a:	9f af       	std	Y+63, r25	; 0x3f
    173c:	8e af       	std	Y+62, r24	; 0x3e
    173e:	64 97       	sbiw	r28, 0x14	; 20
    1740:	62 96       	adiw	r28, 0x12	; 18
    1742:	ee ad       	ldd	r30, Y+62	; 0x3e
    1744:	ff ad       	ldd	r31, Y+63	; 0x3f
    1746:	62 97       	sbiw	r28, 0x12	; 18
    1748:	00 82       	st	Z, r0
    174a:	62 96       	adiw	r28, 0x12	; 18
    174c:	8e ad       	ldd	r24, Y+62	; 0x3e
    174e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1750:	62 97       	sbiw	r28, 0x12	; 18
    1752:	01 96       	adiw	r24, 0x01	; 1
    1754:	62 96       	adiw	r28, 0x12	; 18
    1756:	9f af       	std	Y+63, r25	; 0x3f
    1758:	8e af       	std	Y+62, r24	; 0x3e
    175a:	62 97       	sbiw	r28, 0x12	; 18
    175c:	65 96       	adiw	r28, 0x15	; 21
    175e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1760:	65 97       	sbiw	r28, 0x15	; 21
    1762:	91 50       	subi	r25, 0x01	; 1
    1764:	65 96       	adiw	r28, 0x15	; 21
    1766:	9f af       	std	Y+63, r25	; 0x3f
    1768:	65 97       	sbiw	r28, 0x15	; 21
    176a:	65 96       	adiw	r28, 0x15	; 21
    176c:	ef ad       	ldd	r30, Y+63	; 0x3f
    176e:	65 97       	sbiw	r28, 0x15	; 21
    1770:	ee 23       	and	r30, r30
    1772:	c1 f6       	brne	.-80     	; 0x1724 <main+0x3a>
	UART_init(&UART_CONFIGURATIONS);
    1774:	ce 01       	movw	r24, r28
    1776:	c9 96       	adiw	r24, 0x39	; 57
    1778:	0e 94 9a 13 	call	0x2734	; 0x2734 <UART_init>

	/* BUZZER */
	Buzzer_init();
    177c:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <Buzzer_init>

	/* I2C */
	TWI_ConfigType I2C_CONFIGURATIONS = {0x01, 2, prescaler_1};
    1780:	ce 01       	movw	r24, r28
    1782:	80 5c       	subi	r24, 0xC0	; 192
    1784:	9f 4f       	sbci	r25, 0xFF	; 255
    1786:	67 96       	adiw	r28, 0x17	; 23
    1788:	9f af       	std	Y+63, r25	; 0x3f
    178a:	8e af       	std	Y+62, r24	; 0x3e
    178c:	67 97       	sbiw	r28, 0x17	; 23
    178e:	ef e6       	ldi	r30, 0x6F	; 111
    1790:	f1 e0       	ldi	r31, 0x01	; 1
    1792:	69 96       	adiw	r28, 0x19	; 25
    1794:	ff af       	std	Y+63, r31	; 0x3f
    1796:	ee af       	std	Y+62, r30	; 0x3e
    1798:	69 97       	sbiw	r28, 0x19	; 25
    179a:	f9 e0       	ldi	r31, 0x09	; 9
    179c:	6a 96       	adiw	r28, 0x1a	; 26
    179e:	ff af       	std	Y+63, r31	; 0x3f
    17a0:	6a 97       	sbiw	r28, 0x1a	; 26
    17a2:	69 96       	adiw	r28, 0x19	; 25
    17a4:	ee ad       	ldd	r30, Y+62	; 0x3e
    17a6:	ff ad       	ldd	r31, Y+63	; 0x3f
    17a8:	69 97       	sbiw	r28, 0x19	; 25
    17aa:	00 80       	ld	r0, Z
    17ac:	69 96       	adiw	r28, 0x19	; 25
    17ae:	8e ad       	ldd	r24, Y+62	; 0x3e
    17b0:	9f ad       	ldd	r25, Y+63	; 0x3f
    17b2:	69 97       	sbiw	r28, 0x19	; 25
    17b4:	01 96       	adiw	r24, 0x01	; 1
    17b6:	69 96       	adiw	r28, 0x19	; 25
    17b8:	9f af       	std	Y+63, r25	; 0x3f
    17ba:	8e af       	std	Y+62, r24	; 0x3e
    17bc:	69 97       	sbiw	r28, 0x19	; 25
    17be:	67 96       	adiw	r28, 0x17	; 23
    17c0:	ee ad       	ldd	r30, Y+62	; 0x3e
    17c2:	ff ad       	ldd	r31, Y+63	; 0x3f
    17c4:	67 97       	sbiw	r28, 0x17	; 23
    17c6:	00 82       	st	Z, r0
    17c8:	67 96       	adiw	r28, 0x17	; 23
    17ca:	8e ad       	ldd	r24, Y+62	; 0x3e
    17cc:	9f ad       	ldd	r25, Y+63	; 0x3f
    17ce:	67 97       	sbiw	r28, 0x17	; 23
    17d0:	01 96       	adiw	r24, 0x01	; 1
    17d2:	67 96       	adiw	r28, 0x17	; 23
    17d4:	9f af       	std	Y+63, r25	; 0x3f
    17d6:	8e af       	std	Y+62, r24	; 0x3e
    17d8:	67 97       	sbiw	r28, 0x17	; 23
    17da:	6a 96       	adiw	r28, 0x1a	; 26
    17dc:	9f ad       	ldd	r25, Y+63	; 0x3f
    17de:	6a 97       	sbiw	r28, 0x1a	; 26
    17e0:	91 50       	subi	r25, 0x01	; 1
    17e2:	6a 96       	adiw	r28, 0x1a	; 26
    17e4:	9f af       	std	Y+63, r25	; 0x3f
    17e6:	6a 97       	sbiw	r28, 0x1a	; 26
    17e8:	6a 96       	adiw	r28, 0x1a	; 26
    17ea:	ef ad       	ldd	r30, Y+63	; 0x3f
    17ec:	6a 97       	sbiw	r28, 0x1a	; 26
    17ee:	ee 23       	and	r30, r30
    17f0:	c1 f6       	brne	.-80     	; 0x17a2 <main+0xb8>
	TWI_init(&I2C_CONFIGURATIONS);
    17f2:	ce 01       	movw	r24, r28
    17f4:	80 5c       	subi	r24, 0xC0	; 192
    17f6:	9f 4f       	sbci	r25, 0xFF	; 255
    17f8:	0e 94 08 13 	call	0x2610	; 0x2610 <TWI_init>

	/* Motor */
	DcMotor_Init();
    17fc:	0e 94 25 07 	call	0xe4a	; 0xe4a <DcMotor_Init>

	/* PIR */
	PIR_init();
    1800:	0e 94 0c 10 	call	0x2018	; 0x2018 <PIR_init>

	/*TIMER*/
	/*SET INTERRUPT ENABLE*/
	sei();
    1804:	78 94       	sei
	Timer_ConfigType TIMER_CONFIGURATIONS = {0, 31250, TIMER1, PRESCALER_256, CTC};
    1806:	ce 01       	movw	r24, r28
    1808:	87 5b       	subi	r24, 0xB7	; 183
    180a:	9f 4f       	sbci	r25, 0xFF	; 255
    180c:	6c 96       	adiw	r28, 0x1c	; 28
    180e:	9f af       	std	Y+63, r25	; 0x3f
    1810:	8e af       	std	Y+62, r24	; 0x3e
    1812:	6c 97       	sbiw	r28, 0x1c	; 28
    1814:	88 e6       	ldi	r24, 0x68	; 104
    1816:	91 e0       	ldi	r25, 0x01	; 1
    1818:	6e 96       	adiw	r28, 0x1e	; 30
    181a:	9f af       	std	Y+63, r25	; 0x3f
    181c:	8e af       	std	Y+62, r24	; 0x3e
    181e:	6e 97       	sbiw	r28, 0x1e	; 30
    1820:	97 e0       	ldi	r25, 0x07	; 7
    1822:	6f 96       	adiw	r28, 0x1f	; 31
    1824:	9f af       	std	Y+63, r25	; 0x3f
    1826:	6f 97       	sbiw	r28, 0x1f	; 31
    1828:	6e 96       	adiw	r28, 0x1e	; 30
    182a:	ee ad       	ldd	r30, Y+62	; 0x3e
    182c:	ff ad       	ldd	r31, Y+63	; 0x3f
    182e:	6e 97       	sbiw	r28, 0x1e	; 30
    1830:	00 80       	ld	r0, Z
    1832:	6e 96       	adiw	r28, 0x1e	; 30
    1834:	8e ad       	ldd	r24, Y+62	; 0x3e
    1836:	9f ad       	ldd	r25, Y+63	; 0x3f
    1838:	6e 97       	sbiw	r28, 0x1e	; 30
    183a:	01 96       	adiw	r24, 0x01	; 1
    183c:	6e 96       	adiw	r28, 0x1e	; 30
    183e:	9f af       	std	Y+63, r25	; 0x3f
    1840:	8e af       	std	Y+62, r24	; 0x3e
    1842:	6e 97       	sbiw	r28, 0x1e	; 30
    1844:	6c 96       	adiw	r28, 0x1c	; 28
    1846:	ee ad       	ldd	r30, Y+62	; 0x3e
    1848:	ff ad       	ldd	r31, Y+63	; 0x3f
    184a:	6c 97       	sbiw	r28, 0x1c	; 28
    184c:	00 82       	st	Z, r0
    184e:	6c 96       	adiw	r28, 0x1c	; 28
    1850:	8e ad       	ldd	r24, Y+62	; 0x3e
    1852:	9f ad       	ldd	r25, Y+63	; 0x3f
    1854:	6c 97       	sbiw	r28, 0x1c	; 28
    1856:	01 96       	adiw	r24, 0x01	; 1
    1858:	6c 96       	adiw	r28, 0x1c	; 28
    185a:	9f af       	std	Y+63, r25	; 0x3f
    185c:	8e af       	std	Y+62, r24	; 0x3e
    185e:	6c 97       	sbiw	r28, 0x1c	; 28
    1860:	6f 96       	adiw	r28, 0x1f	; 31
    1862:	9f ad       	ldd	r25, Y+63	; 0x3f
    1864:	6f 97       	sbiw	r28, 0x1f	; 31
    1866:	91 50       	subi	r25, 0x01	; 1
    1868:	6f 96       	adiw	r28, 0x1f	; 31
    186a:	9f af       	std	Y+63, r25	; 0x3f
    186c:	6f 97       	sbiw	r28, 0x1f	; 31
    186e:	6f 96       	adiw	r28, 0x1f	; 31
    1870:	ef ad       	ldd	r30, Y+63	; 0x3f
    1872:	6f 97       	sbiw	r28, 0x1f	; 31
    1874:	ee 23       	and	r30, r30
    1876:	c1 f6       	brne	.-80     	; 0x1828 <main+0x13e>
	Timer_init(&TIMER_CONFIGURATIONS);
    1878:	ce 01       	movw	r24, r28
    187a:	87 5b       	subi	r24, 0xB7	; 183
    187c:	9f 4f       	sbci	r25, 0xFF	; 255
    187e:	0e 94 9a 11 	call	0x2334	; 0x2334 <Timer_init>
	Timer_setCallBack(new_timer_tick, TIMER1);
    1882:	89 e6       	ldi	r24, 0x69	; 105
    1884:	9b e0       	ldi	r25, 0x0B	; 11
    1886:	61 e0       	ldi	r22, 0x01	; 1
    1888:	0e 94 cf 12 	call	0x259e	; 0x259e <Timer_setCallBack>


	for(;;)
	{
		PROGRAM= UART_receiveByte();
    188c:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    1890:	80 93 81 01 	sts	0x0181, r24
		if(PROGRAM == NEW_PASS)
    1894:	80 91 81 01 	lds	r24, 0x0181
    1898:	81 30       	cpi	r24, 0x01	; 1
    189a:	09 f0       	breq	.+2      	; 0x189e <main+0x1b4>
    189c:	ea c0       	rjmp	.+468    	; 0x1a72 <main+0x388>
		{
			/*FIRST TIME PASSWORD ENTER*/
			for(i = 0; i < 5; ++i)
    189e:	10 92 8e 01 	sts	0x018E, r1
    18a2:	0f c0       	rjmp	.+30     	; 0x18c2 <main+0x1d8>
			{
				pass[i] = UART_receiveByte();
    18a4:	80 91 8e 01 	lds	r24, 0x018E
    18a8:	08 2f       	mov	r16, r24
    18aa:	10 e0       	ldi	r17, 0x00	; 0
    18ac:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    18b0:	f8 01       	movw	r30, r16
    18b2:	ec 57       	subi	r30, 0x7C	; 124
    18b4:	fe 4f       	sbci	r31, 0xFE	; 254
    18b6:	80 83       	st	Z, r24
	{
		PROGRAM= UART_receiveByte();
		if(PROGRAM == NEW_PASS)
		{
			/*FIRST TIME PASSWORD ENTER*/
			for(i = 0; i < 5; ++i)
    18b8:	80 91 8e 01 	lds	r24, 0x018E
    18bc:	8f 5f       	subi	r24, 0xFF	; 255
    18be:	80 93 8e 01 	sts	0x018E, r24
    18c2:	80 91 8e 01 	lds	r24, 0x018E
    18c6:	85 30       	cpi	r24, 0x05	; 5
    18c8:	68 f3       	brcs	.-38     	; 0x18a4 <main+0x1ba>
			{
				pass[i] = UART_receiveByte();
			}
			/*SECOND TIME PASSWORD ENTER*/
			for(i = 0; i < 5; ++i)
    18ca:	10 92 8e 01 	sts	0x018E, r1
    18ce:	0f c0       	rjmp	.+30     	; 0x18ee <main+0x204>
			{
				pass2[i] = UART_receiveByte();
    18d0:	80 91 8e 01 	lds	r24, 0x018E
    18d4:	08 2f       	mov	r16, r24
    18d6:	10 e0       	ldi	r17, 0x00	; 0
    18d8:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    18dc:	f8 01       	movw	r30, r16
    18de:	e7 57       	subi	r30, 0x77	; 119
    18e0:	fe 4f       	sbci	r31, 0xFE	; 254
    18e2:	80 83       	st	Z, r24
			for(i = 0; i < 5; ++i)
			{
				pass[i] = UART_receiveByte();
			}
			/*SECOND TIME PASSWORD ENTER*/
			for(i = 0; i < 5; ++i)
    18e4:	80 91 8e 01 	lds	r24, 0x018E
    18e8:	8f 5f       	subi	r24, 0xFF	; 255
    18ea:	80 93 8e 01 	sts	0x018E, r24
    18ee:	80 91 8e 01 	lds	r24, 0x018E
    18f2:	85 30       	cpi	r24, 0x05	; 5
    18f4:	68 f3       	brcs	.-38     	; 0x18d0 <main+0x1e6>
			{
				pass2[i] = UART_receiveByte();
			}

			/*CHECKING IF THE TWO PASSWORD ARE MATCHED OR NOT*/
			for(i = 0; i < 5; ++i)
    18f6:	10 92 8e 01 	sts	0x018E, r1
    18fa:	1b c0       	rjmp	.+54     	; 0x1932 <main+0x248>
			{
				if(pass[i] != pass2[i])
    18fc:	80 91 8e 01 	lds	r24, 0x018E
    1900:	88 2f       	mov	r24, r24
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	fc 01       	movw	r30, r24
    1906:	ec 57       	subi	r30, 0x7C	; 124
    1908:	fe 4f       	sbci	r31, 0xFE	; 254
    190a:	20 81       	ld	r18, Z
    190c:	80 91 8e 01 	lds	r24, 0x018E
    1910:	88 2f       	mov	r24, r24
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	fc 01       	movw	r30, r24
    1916:	e7 57       	subi	r30, 0x77	; 119
    1918:	fe 4f       	sbci	r31, 0xFE	; 254
    191a:	80 81       	ld	r24, Z
    191c:	28 17       	cp	r18, r24
    191e:	21 f0       	breq	.+8      	; 0x1928 <main+0x23e>
				{
					/*DIFFERENT PASSWORDS*/
					UART_sendByte(MISMATCH);
    1920:	85 e0       	ldi	r24, 0x05	; 5
    1922:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
    1926:	09 c0       	rjmp	.+18     	; 0x193a <main+0x250>
			{
				pass2[i] = UART_receiveByte();
			}

			/*CHECKING IF THE TWO PASSWORD ARE MATCHED OR NOT*/
			for(i = 0; i < 5; ++i)
    1928:	80 91 8e 01 	lds	r24, 0x018E
    192c:	8f 5f       	subi	r24, 0xFF	; 255
    192e:	80 93 8e 01 	sts	0x018E, r24
    1932:	80 91 8e 01 	lds	r24, 0x018E
    1936:	85 30       	cpi	r24, 0x05	; 5
    1938:	08 f3       	brcs	.-62     	; 0x18fc <main+0x212>
					/*DIFFERENT PASSWORDS*/
					UART_sendByte(MISMATCH);
					break;
				}
			}
			if(i == 5)
    193a:	80 91 8e 01 	lds	r24, 0x018E
    193e:	85 30       	cpi	r24, 0x05	; 5
    1940:	09 f0       	breq	.+2      	; 0x1944 <main+0x25a>
    1942:	a4 cf       	rjmp	.-184    	; 0x188c <main+0x1a2>
			{
				/*MATCHED PASSWORDS*/
				UART_sendByte(MATCH);
    1944:	84 e0       	ldi	r24, 0x04	; 4
    1946:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>

				/*WRITING PASS IN EEPROM*/
				for(i = 0; i < 5; ++i)
    194a:	10 92 8e 01 	sts	0x018E, r1
    194e:	8b c0       	rjmp	.+278    	; 0x1a66 <main+0x37c>
				{
					status = EEPROM_writeByte(start_address + i, pass[i]);
    1950:	80 91 8e 01 	lds	r24, 0x018E
    1954:	88 2f       	mov	r24, r24
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	05 96       	adiw	r24, 0x05	; 5
    195a:	ac 01       	movw	r20, r24
    195c:	80 91 8e 01 	lds	r24, 0x018E
    1960:	88 2f       	mov	r24, r24
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	fc 01       	movw	r30, r24
    1966:	ec 57       	subi	r30, 0x7C	; 124
    1968:	fe 4f       	sbci	r31, 0xFE	; 254
    196a:	20 81       	ld	r18, Z
    196c:	ca 01       	movw	r24, r20
    196e:	62 2f       	mov	r22, r18
    1970:	0e 94 8a 07 	call	0xf14	; 0xf14 <EEPROM_writeByte>
    1974:	80 93 82 01 	sts	0x0182, r24
    1978:	80 e0       	ldi	r24, 0x00	; 0
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	a0 e2       	ldi	r26, 0x20	; 32
    197e:	b1 e4       	ldi	r27, 0x41	; 65
    1980:	8d ab       	std	Y+53, r24	; 0x35
    1982:	9e ab       	std	Y+54, r25	; 0x36
    1984:	af ab       	std	Y+55, r26	; 0x37
    1986:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1988:	6d a9       	ldd	r22, Y+53	; 0x35
    198a:	7e a9       	ldd	r23, Y+54	; 0x36
    198c:	8f a9       	ldd	r24, Y+55	; 0x37
    198e:	98 ad       	ldd	r25, Y+56	; 0x38
    1990:	20 e0       	ldi	r18, 0x00	; 0
    1992:	30 e0       	ldi	r19, 0x00	; 0
    1994:	4a ef       	ldi	r20, 0xFA	; 250
    1996:	54 e4       	ldi	r21, 0x44	; 68
    1998:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    199c:	dc 01       	movw	r26, r24
    199e:	cb 01       	movw	r24, r22
    19a0:	89 ab       	std	Y+49, r24	; 0x31
    19a2:	9a ab       	std	Y+50, r25	; 0x32
    19a4:	ab ab       	std	Y+51, r26	; 0x33
    19a6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    19a8:	69 a9       	ldd	r22, Y+49	; 0x31
    19aa:	7a a9       	ldd	r23, Y+50	; 0x32
    19ac:	8b a9       	ldd	r24, Y+51	; 0x33
    19ae:	9c a9       	ldd	r25, Y+52	; 0x34
    19b0:	20 e0       	ldi	r18, 0x00	; 0
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	40 e8       	ldi	r20, 0x80	; 128
    19b6:	5f e3       	ldi	r21, 0x3F	; 63
    19b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    19bc:	88 23       	and	r24, r24
    19be:	2c f4       	brge	.+10     	; 0x19ca <main+0x2e0>
		__ticks = 1;
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	98 ab       	std	Y+48, r25	; 0x30
    19c6:	8f a7       	std	Y+47, r24	; 0x2f
    19c8:	3f c0       	rjmp	.+126    	; 0x1a48 <main+0x35e>
	else if (__tmp > 65535)
    19ca:	69 a9       	ldd	r22, Y+49	; 0x31
    19cc:	7a a9       	ldd	r23, Y+50	; 0x32
    19ce:	8b a9       	ldd	r24, Y+51	; 0x33
    19d0:	9c a9       	ldd	r25, Y+52	; 0x34
    19d2:	20 e0       	ldi	r18, 0x00	; 0
    19d4:	3f ef       	ldi	r19, 0xFF	; 255
    19d6:	4f e7       	ldi	r20, 0x7F	; 127
    19d8:	57 e4       	ldi	r21, 0x47	; 71
    19da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    19de:	18 16       	cp	r1, r24
    19e0:	4c f5       	brge	.+82     	; 0x1a34 <main+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19e2:	6d a9       	ldd	r22, Y+53	; 0x35
    19e4:	7e a9       	ldd	r23, Y+54	; 0x36
    19e6:	8f a9       	ldd	r24, Y+55	; 0x37
    19e8:	98 ad       	ldd	r25, Y+56	; 0x38
    19ea:	20 e0       	ldi	r18, 0x00	; 0
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	40 e2       	ldi	r20, 0x20	; 32
    19f0:	51 e4       	ldi	r21, 0x41	; 65
    19f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19f6:	dc 01       	movw	r26, r24
    19f8:	cb 01       	movw	r24, r22
    19fa:	bc 01       	movw	r22, r24
    19fc:	cd 01       	movw	r24, r26
    19fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a02:	dc 01       	movw	r26, r24
    1a04:	cb 01       	movw	r24, r22
    1a06:	98 ab       	std	Y+48, r25	; 0x30
    1a08:	8f a7       	std	Y+47, r24	; 0x2f
    1a0a:	0f c0       	rjmp	.+30     	; 0x1a2a <main+0x340>
    1a0c:	88 ec       	ldi	r24, 0xC8	; 200
    1a0e:	90 e0       	ldi	r25, 0x00	; 0
    1a10:	9e a7       	std	Y+46, r25	; 0x2e
    1a12:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1a14:	8d a5       	ldd	r24, Y+45	; 0x2d
    1a16:	9e a5       	ldd	r25, Y+46	; 0x2e
    1a18:	01 97       	sbiw	r24, 0x01	; 1
    1a1a:	f1 f7       	brne	.-4      	; 0x1a18 <main+0x32e>
    1a1c:	9e a7       	std	Y+46, r25	; 0x2e
    1a1e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a20:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a22:	98 a9       	ldd	r25, Y+48	; 0x30
    1a24:	01 97       	sbiw	r24, 0x01	; 1
    1a26:	98 ab       	std	Y+48, r25	; 0x30
    1a28:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a2a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a2c:	98 a9       	ldd	r25, Y+48	; 0x30
    1a2e:	00 97       	sbiw	r24, 0x00	; 0
    1a30:	69 f7       	brne	.-38     	; 0x1a0c <main+0x322>
    1a32:	14 c0       	rjmp	.+40     	; 0x1a5c <main+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a34:	69 a9       	ldd	r22, Y+49	; 0x31
    1a36:	7a a9       	ldd	r23, Y+50	; 0x32
    1a38:	8b a9       	ldd	r24, Y+51	; 0x33
    1a3a:	9c a9       	ldd	r25, Y+52	; 0x34
    1a3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a40:	dc 01       	movw	r26, r24
    1a42:	cb 01       	movw	r24, r22
    1a44:	98 ab       	std	Y+48, r25	; 0x30
    1a46:	8f a7       	std	Y+47, r24	; 0x2f
    1a48:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a4a:	98 a9       	ldd	r25, Y+48	; 0x30
    1a4c:	9c a7       	std	Y+44, r25	; 0x2c
    1a4e:	8b a7       	std	Y+43, r24	; 0x2b
    1a50:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a52:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a54:	01 97       	sbiw	r24, 0x01	; 1
    1a56:	f1 f7       	brne	.-4      	; 0x1a54 <main+0x36a>
    1a58:	9c a7       	std	Y+44, r25	; 0x2c
    1a5a:	8b a7       	std	Y+43, r24	; 0x2b
			{
				/*MATCHED PASSWORDS*/
				UART_sendByte(MATCH);

				/*WRITING PASS IN EEPROM*/
				for(i = 0; i < 5; ++i)
    1a5c:	80 91 8e 01 	lds	r24, 0x018E
    1a60:	8f 5f       	subi	r24, 0xFF	; 255
    1a62:	80 93 8e 01 	sts	0x018E, r24
    1a66:	80 91 8e 01 	lds	r24, 0x018E
    1a6a:	85 30       	cpi	r24, 0x05	; 5
    1a6c:	08 f4       	brcc	.+2      	; 0x1a70 <main+0x386>
    1a6e:	70 cf       	rjmp	.-288    	; 0x1950 <main+0x266>
    1a70:	0d cf       	rjmp	.-486    	; 0x188c <main+0x1a2>
					status = EEPROM_writeByte(start_address + i, pass[i]);
					_delay_ms(10);
				}
			}
		}
		else if(PROGRAM==DOOR_PASS_IN)
    1a72:	80 91 81 01 	lds	r24, 0x0181
    1a76:	82 30       	cpi	r24, 0x02	; 2
    1a78:	09 f0       	breq	.+2      	; 0x1a7c <main+0x392>
    1a7a:	fd c0       	rjmp	.+506    	; 0x1c76 <main+0x58c>
		{
			/*ASKING USER TO ENTER SYSTEM'S PASSWORD*/
			for(i = 0; i < 5; ++i)
    1a7c:	10 92 8e 01 	sts	0x018E, r1
    1a80:	0f c0       	rjmp	.+30     	; 0x1aa0 <main+0x3b6>
			{
				pass2[i] = UART_receiveByte();
    1a82:	80 91 8e 01 	lds	r24, 0x018E
    1a86:	08 2f       	mov	r16, r24
    1a88:	10 e0       	ldi	r17, 0x00	; 0
    1a8a:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    1a8e:	f8 01       	movw	r30, r16
    1a90:	e7 57       	subi	r30, 0x77	; 119
    1a92:	fe 4f       	sbci	r31, 0xFE	; 254
    1a94:	80 83       	st	Z, r24
			}
		}
		else if(PROGRAM==DOOR_PASS_IN)
		{
			/*ASKING USER TO ENTER SYSTEM'S PASSWORD*/
			for(i = 0; i < 5; ++i)
    1a96:	80 91 8e 01 	lds	r24, 0x018E
    1a9a:	8f 5f       	subi	r24, 0xFF	; 255
    1a9c:	80 93 8e 01 	sts	0x018E, r24
    1aa0:	80 91 8e 01 	lds	r24, 0x018E
    1aa4:	85 30       	cpi	r24, 0x05	; 5
    1aa6:	68 f3       	brcs	.-38     	; 0x1a82 <main+0x398>
			{
				pass2[i] = UART_receiveByte();
			}

			/*READING SAVED PASSWORD IN EEPROM*/
			for(i = 0; i < 5; ++i)
    1aa8:	10 92 8e 01 	sts	0x018E, r1
    1aac:	8a c0       	rjmp	.+276    	; 0x1bc2 <main+0x4d8>
			{
				status = EEPROM_readByte(start_address + i , &pass[i]);
    1aae:	80 91 8e 01 	lds	r24, 0x018E
    1ab2:	88 2f       	mov	r24, r24
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	05 96       	adiw	r24, 0x05	; 5
    1ab8:	ac 01       	movw	r20, r24
    1aba:	80 91 8e 01 	lds	r24, 0x018E
    1abe:	88 2f       	mov	r24, r24
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	9c 01       	movw	r18, r24
    1ac4:	2c 57       	subi	r18, 0x7C	; 124
    1ac6:	3e 4f       	sbci	r19, 0xFE	; 254
    1ac8:	ca 01       	movw	r24, r20
    1aca:	b9 01       	movw	r22, r18
    1acc:	0e 94 cb 07 	call	0xf96	; 0xf96 <EEPROM_readByte>
    1ad0:	80 93 82 01 	sts	0x0182, r24
    1ad4:	80 e0       	ldi	r24, 0x00	; 0
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	a0 e2       	ldi	r26, 0x20	; 32
    1ada:	b1 e4       	ldi	r27, 0x41	; 65
    1adc:	8f a3       	std	Y+39, r24	; 0x27
    1ade:	98 a7       	std	Y+40, r25	; 0x28
    1ae0:	a9 a7       	std	Y+41, r26	; 0x29
    1ae2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ae4:	6f a1       	ldd	r22, Y+39	; 0x27
    1ae6:	78 a5       	ldd	r23, Y+40	; 0x28
    1ae8:	89 a5       	ldd	r24, Y+41	; 0x29
    1aea:	9a a5       	ldd	r25, Y+42	; 0x2a
    1aec:	20 e0       	ldi	r18, 0x00	; 0
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	4a ef       	ldi	r20, 0xFA	; 250
    1af2:	54 e4       	ldi	r21, 0x44	; 68
    1af4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1af8:	dc 01       	movw	r26, r24
    1afa:	cb 01       	movw	r24, r22
    1afc:	8b a3       	std	Y+35, r24	; 0x23
    1afe:	9c a3       	std	Y+36, r25	; 0x24
    1b00:	ad a3       	std	Y+37, r26	; 0x25
    1b02:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b04:	6b a1       	ldd	r22, Y+35	; 0x23
    1b06:	7c a1       	ldd	r23, Y+36	; 0x24
    1b08:	8d a1       	ldd	r24, Y+37	; 0x25
    1b0a:	9e a1       	ldd	r25, Y+38	; 0x26
    1b0c:	20 e0       	ldi	r18, 0x00	; 0
    1b0e:	30 e0       	ldi	r19, 0x00	; 0
    1b10:	40 e8       	ldi	r20, 0x80	; 128
    1b12:	5f e3       	ldi	r21, 0x3F	; 63
    1b14:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b18:	88 23       	and	r24, r24
    1b1a:	2c f4       	brge	.+10     	; 0x1b26 <main+0x43c>
		__ticks = 1;
    1b1c:	81 e0       	ldi	r24, 0x01	; 1
    1b1e:	90 e0       	ldi	r25, 0x00	; 0
    1b20:	9a a3       	std	Y+34, r25	; 0x22
    1b22:	89 a3       	std	Y+33, r24	; 0x21
    1b24:	3f c0       	rjmp	.+126    	; 0x1ba4 <main+0x4ba>
	else if (__tmp > 65535)
    1b26:	6b a1       	ldd	r22, Y+35	; 0x23
    1b28:	7c a1       	ldd	r23, Y+36	; 0x24
    1b2a:	8d a1       	ldd	r24, Y+37	; 0x25
    1b2c:	9e a1       	ldd	r25, Y+38	; 0x26
    1b2e:	20 e0       	ldi	r18, 0x00	; 0
    1b30:	3f ef       	ldi	r19, 0xFF	; 255
    1b32:	4f e7       	ldi	r20, 0x7F	; 127
    1b34:	57 e4       	ldi	r21, 0x47	; 71
    1b36:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b3a:	18 16       	cp	r1, r24
    1b3c:	4c f5       	brge	.+82     	; 0x1b90 <main+0x4a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b3e:	6f a1       	ldd	r22, Y+39	; 0x27
    1b40:	78 a5       	ldd	r23, Y+40	; 0x28
    1b42:	89 a5       	ldd	r24, Y+41	; 0x29
    1b44:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b46:	20 e0       	ldi	r18, 0x00	; 0
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	40 e2       	ldi	r20, 0x20	; 32
    1b4c:	51 e4       	ldi	r21, 0x41	; 65
    1b4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b52:	dc 01       	movw	r26, r24
    1b54:	cb 01       	movw	r24, r22
    1b56:	bc 01       	movw	r22, r24
    1b58:	cd 01       	movw	r24, r26
    1b5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b5e:	dc 01       	movw	r26, r24
    1b60:	cb 01       	movw	r24, r22
    1b62:	9a a3       	std	Y+34, r25	; 0x22
    1b64:	89 a3       	std	Y+33, r24	; 0x21
    1b66:	0f c0       	rjmp	.+30     	; 0x1b86 <main+0x49c>
    1b68:	88 ec       	ldi	r24, 0xC8	; 200
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	98 a3       	std	Y+32, r25	; 0x20
    1b6e:	8f 8f       	std	Y+31, r24	; 0x1f
    1b70:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b72:	98 a1       	ldd	r25, Y+32	; 0x20
    1b74:	01 97       	sbiw	r24, 0x01	; 1
    1b76:	f1 f7       	brne	.-4      	; 0x1b74 <main+0x48a>
    1b78:	98 a3       	std	Y+32, r25	; 0x20
    1b7a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b7c:	89 a1       	ldd	r24, Y+33	; 0x21
    1b7e:	9a a1       	ldd	r25, Y+34	; 0x22
    1b80:	01 97       	sbiw	r24, 0x01	; 1
    1b82:	9a a3       	std	Y+34, r25	; 0x22
    1b84:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b86:	89 a1       	ldd	r24, Y+33	; 0x21
    1b88:	9a a1       	ldd	r25, Y+34	; 0x22
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	69 f7       	brne	.-38     	; 0x1b68 <main+0x47e>
    1b8e:	14 c0       	rjmp	.+40     	; 0x1bb8 <main+0x4ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b90:	6b a1       	ldd	r22, Y+35	; 0x23
    1b92:	7c a1       	ldd	r23, Y+36	; 0x24
    1b94:	8d a1       	ldd	r24, Y+37	; 0x25
    1b96:	9e a1       	ldd	r25, Y+38	; 0x26
    1b98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b9c:	dc 01       	movw	r26, r24
    1b9e:	cb 01       	movw	r24, r22
    1ba0:	9a a3       	std	Y+34, r25	; 0x22
    1ba2:	89 a3       	std	Y+33, r24	; 0x21
    1ba4:	89 a1       	ldd	r24, Y+33	; 0x21
    1ba6:	9a a1       	ldd	r25, Y+34	; 0x22
    1ba8:	9e 8f       	std	Y+30, r25	; 0x1e
    1baa:	8d 8f       	std	Y+29, r24	; 0x1d
    1bac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1bae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1bb0:	01 97       	sbiw	r24, 0x01	; 1
    1bb2:	f1 f7       	brne	.-4      	; 0x1bb0 <main+0x4c6>
    1bb4:	9e 8f       	std	Y+30, r25	; 0x1e
    1bb6:	8d 8f       	std	Y+29, r24	; 0x1d
			{
				pass2[i] = UART_receiveByte();
			}

			/*READING SAVED PASSWORD IN EEPROM*/
			for(i = 0; i < 5; ++i)
    1bb8:	80 91 8e 01 	lds	r24, 0x018E
    1bbc:	8f 5f       	subi	r24, 0xFF	; 255
    1bbe:	80 93 8e 01 	sts	0x018E, r24
    1bc2:	80 91 8e 01 	lds	r24, 0x018E
    1bc6:	85 30       	cpi	r24, 0x05	; 5
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <main+0x4e2>
    1bca:	71 cf       	rjmp	.-286    	; 0x1aae <main+0x3c4>
				status = EEPROM_readByte(start_address + i , &pass[i]);
				_delay_ms(10);
			}

			/*CHECKING IF THE TWO PASSWORD ARE MATCHED OR NOT*/
			for(i = 0; i < 5; ++i)
    1bcc:	10 92 8e 01 	sts	0x018E, r1
    1bd0:	1b c0       	rjmp	.+54     	; 0x1c08 <main+0x51e>
			{
				if(pass[i] != pass2[i])
    1bd2:	80 91 8e 01 	lds	r24, 0x018E
    1bd6:	88 2f       	mov	r24, r24
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	fc 01       	movw	r30, r24
    1bdc:	ec 57       	subi	r30, 0x7C	; 124
    1bde:	fe 4f       	sbci	r31, 0xFE	; 254
    1be0:	20 81       	ld	r18, Z
    1be2:	80 91 8e 01 	lds	r24, 0x018E
    1be6:	88 2f       	mov	r24, r24
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	fc 01       	movw	r30, r24
    1bec:	e7 57       	subi	r30, 0x77	; 119
    1bee:	fe 4f       	sbci	r31, 0xFE	; 254
    1bf0:	80 81       	ld	r24, Z
    1bf2:	28 17       	cp	r18, r24
    1bf4:	21 f0       	breq	.+8      	; 0x1bfe <main+0x514>
				{

					UART_sendByte(MISMATCH);
    1bf6:	85 e0       	ldi	r24, 0x05	; 5
    1bf8:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
    1bfc:	09 c0       	rjmp	.+18     	; 0x1c10 <main+0x526>
				status = EEPROM_readByte(start_address + i , &pass[i]);
				_delay_ms(10);
			}

			/*CHECKING IF THE TWO PASSWORD ARE MATCHED OR NOT*/
			for(i = 0; i < 5; ++i)
    1bfe:	80 91 8e 01 	lds	r24, 0x018E
    1c02:	8f 5f       	subi	r24, 0xFF	; 255
    1c04:	80 93 8e 01 	sts	0x018E, r24
    1c08:	80 91 8e 01 	lds	r24, 0x018E
    1c0c:	85 30       	cpi	r24, 0x05	; 5
    1c0e:	08 f3       	brcs	.-62     	; 0x1bd2 <main+0x4e8>

					UART_sendByte(MISMATCH);
					break;
				}
			}
			if(i == 5)
    1c10:	80 91 8e 01 	lds	r24, 0x018E
    1c14:	85 30       	cpi	r24, 0x05	; 5
    1c16:	09 f0       	breq	.+2      	; 0x1c1a <main+0x530>
    1c18:	39 ce       	rjmp	.-910    	; 0x188c <main+0x1a2>
			{

				UART_sendByte(MATCH);
    1c1a:	84 e0       	ldi	r24, 0x04	; 4
    1c1c:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>

				/*UNLOCKING DOOR FOR 15 SECONDS*/
				DcMotor_Rotate(clockwise, 100);
    1c20:	80 e0       	ldi	r24, 0x00	; 0
    1c22:	64 e6       	ldi	r22, 0x64	; 100
    1c24:	0e 94 45 07 	call	0xe8a	; 0xe8a <DcMotor_Rotate>
				tick =0;
    1c28:	10 92 80 01 	sts	0x0180, r1
				while(tick < 15);
    1c2c:	80 91 80 01 	lds	r24, 0x0180
    1c30:	8f 30       	cpi	r24, 0x0F	; 15
    1c32:	e0 f3       	brcs	.-8      	; 0x1c2c <main+0x542>

			    /*MOTOR STOP*/
				DcMotor_Rotate(stop, 0);
    1c34:	82 e0       	ldi	r24, 0x02	; 2
    1c36:	60 e0       	ldi	r22, 0x00	; 0
    1c38:	0e 94 45 07 	call	0xe8a	; 0xe8a <DcMotor_Rotate>

				/*CHECK,IF THERE IS MOTION KEEP MOTOR IN STOP STATE */
				do{
					people_entering = PIR_getState();
    1c3c:	0e 94 18 10 	call	0x2030	; 0x2030 <PIR_getState>
    1c40:	80 93 83 01 	sts	0x0183, r24
					UART_sendByte(MOTION);
    1c44:	86 e0       	ldi	r24, 0x06	; 6
    1c46:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
				}while(people_entering);
    1c4a:	80 91 83 01 	lds	r24, 0x0183
    1c4e:	88 23       	and	r24, r24
    1c50:	a9 f7       	brne	.-22     	; 0x1c3c <main+0x552>

				/*ELSE , CLOSE DOOR */
				UART_sendByte(NO_MOTION);
    1c52:	87 e0       	ldi	r24, 0x07	; 7
    1c54:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
				tick = 0;
    1c58:	10 92 80 01 	sts	0x0180, r1
				DcMotor_Rotate(anticlockwise, 100);
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	64 e6       	ldi	r22, 0x64	; 100
    1c60:	0e 94 45 07 	call	0xe8a	; 0xe8a <DcMotor_Rotate>
				while(tick < 15);
    1c64:	80 91 80 01 	lds	r24, 0x0180
    1c68:	8f 30       	cpi	r24, 0x0F	; 15
    1c6a:	e0 f3       	brcs	.-8      	; 0x1c64 <main+0x57a>
				DcMotor_Rotate(stop, 0);
    1c6c:	82 e0       	ldi	r24, 0x02	; 2
    1c6e:	60 e0       	ldi	r22, 0x00	; 0
    1c70:	0e 94 45 07 	call	0xe8a	; 0xe8a <DcMotor_Rotate>
    1c74:	0b ce       	rjmp	.-1002   	; 0x188c <main+0x1a2>
			}
		}
		else if(PROGRAM == PASS_UPDATE)
    1c76:	80 91 81 01 	lds	r24, 0x0181
    1c7a:	83 30       	cpi	r24, 0x03	; 3
    1c7c:	09 f0       	breq	.+2      	; 0x1c80 <main+0x596>
    1c7e:	bc c1       	rjmp	.+888    	; 0x1ff8 <main+0x90e>
		{
			/*ASKING USER TO ENTER SYSTEM'S PASSWORD*/
			for(i = 0; i < 5; ++i)
    1c80:	10 92 8e 01 	sts	0x018E, r1
    1c84:	0f c0       	rjmp	.+30     	; 0x1ca4 <main+0x5ba>
			{
				pass2[i] = UART_receiveByte();
    1c86:	80 91 8e 01 	lds	r24, 0x018E
    1c8a:	08 2f       	mov	r16, r24
    1c8c:	10 e0       	ldi	r17, 0x00	; 0
    1c8e:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    1c92:	f8 01       	movw	r30, r16
    1c94:	e7 57       	subi	r30, 0x77	; 119
    1c96:	fe 4f       	sbci	r31, 0xFE	; 254
    1c98:	80 83       	st	Z, r24
			}
		}
		else if(PROGRAM == PASS_UPDATE)
		{
			/*ASKING USER TO ENTER SYSTEM'S PASSWORD*/
			for(i = 0; i < 5; ++i)
    1c9a:	80 91 8e 01 	lds	r24, 0x018E
    1c9e:	8f 5f       	subi	r24, 0xFF	; 255
    1ca0:	80 93 8e 01 	sts	0x018E, r24
    1ca4:	80 91 8e 01 	lds	r24, 0x018E
    1ca8:	85 30       	cpi	r24, 0x05	; 5
    1caa:	68 f3       	brcs	.-38     	; 0x1c86 <main+0x59c>
			{
				pass2[i] = UART_receiveByte();
			}

			/*READING SAVED PASSWORD IN EEPROM*/
			for(i = 0; i < 5; ++i)
    1cac:	10 92 8e 01 	sts	0x018E, r1
    1cb0:	8a c0       	rjmp	.+276    	; 0x1dc6 <main+0x6dc>
			{
				status = EEPROM_readByte(start_address + i , &pass[i]);
    1cb2:	80 91 8e 01 	lds	r24, 0x018E
    1cb6:	88 2f       	mov	r24, r24
    1cb8:	90 e0       	ldi	r25, 0x00	; 0
    1cba:	05 96       	adiw	r24, 0x05	; 5
    1cbc:	ac 01       	movw	r20, r24
    1cbe:	80 91 8e 01 	lds	r24, 0x018E
    1cc2:	88 2f       	mov	r24, r24
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	9c 01       	movw	r18, r24
    1cc8:	2c 57       	subi	r18, 0x7C	; 124
    1cca:	3e 4f       	sbci	r19, 0xFE	; 254
    1ccc:	ca 01       	movw	r24, r20
    1cce:	b9 01       	movw	r22, r18
    1cd0:	0e 94 cb 07 	call	0xf96	; 0xf96 <EEPROM_readByte>
    1cd4:	80 93 82 01 	sts	0x0182, r24
    1cd8:	80 e0       	ldi	r24, 0x00	; 0
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	a0 e2       	ldi	r26, 0x20	; 32
    1cde:	b1 e4       	ldi	r27, 0x41	; 65
    1ce0:	89 8f       	std	Y+25, r24	; 0x19
    1ce2:	9a 8f       	std	Y+26, r25	; 0x1a
    1ce4:	ab 8f       	std	Y+27, r26	; 0x1b
    1ce6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ce8:	69 8d       	ldd	r22, Y+25	; 0x19
    1cea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cf0:	20 e0       	ldi	r18, 0x00	; 0
    1cf2:	30 e0       	ldi	r19, 0x00	; 0
    1cf4:	4a ef       	ldi	r20, 0xFA	; 250
    1cf6:	54 e4       	ldi	r21, 0x44	; 68
    1cf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cfc:	dc 01       	movw	r26, r24
    1cfe:	cb 01       	movw	r24, r22
    1d00:	8d 8b       	std	Y+21, r24	; 0x15
    1d02:	9e 8b       	std	Y+22, r25	; 0x16
    1d04:	af 8b       	std	Y+23, r26	; 0x17
    1d06:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d08:	6d 89       	ldd	r22, Y+21	; 0x15
    1d0a:	7e 89       	ldd	r23, Y+22	; 0x16
    1d0c:	8f 89       	ldd	r24, Y+23	; 0x17
    1d0e:	98 8d       	ldd	r25, Y+24	; 0x18
    1d10:	20 e0       	ldi	r18, 0x00	; 0
    1d12:	30 e0       	ldi	r19, 0x00	; 0
    1d14:	40 e8       	ldi	r20, 0x80	; 128
    1d16:	5f e3       	ldi	r21, 0x3F	; 63
    1d18:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d1c:	88 23       	and	r24, r24
    1d1e:	2c f4       	brge	.+10     	; 0x1d2a <main+0x640>
		__ticks = 1;
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	90 e0       	ldi	r25, 0x00	; 0
    1d24:	9c 8b       	std	Y+20, r25	; 0x14
    1d26:	8b 8b       	std	Y+19, r24	; 0x13
    1d28:	3f c0       	rjmp	.+126    	; 0x1da8 <main+0x6be>
	else if (__tmp > 65535)
    1d2a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d2c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d2e:	8f 89       	ldd	r24, Y+23	; 0x17
    1d30:	98 8d       	ldd	r25, Y+24	; 0x18
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	3f ef       	ldi	r19, 0xFF	; 255
    1d36:	4f e7       	ldi	r20, 0x7F	; 127
    1d38:	57 e4       	ldi	r21, 0x47	; 71
    1d3a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d3e:	18 16       	cp	r1, r24
    1d40:	4c f5       	brge	.+82     	; 0x1d94 <main+0x6aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d42:	69 8d       	ldd	r22, Y+25	; 0x19
    1d44:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d46:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d48:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d4a:	20 e0       	ldi	r18, 0x00	; 0
    1d4c:	30 e0       	ldi	r19, 0x00	; 0
    1d4e:	40 e2       	ldi	r20, 0x20	; 32
    1d50:	51 e4       	ldi	r21, 0x41	; 65
    1d52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d56:	dc 01       	movw	r26, r24
    1d58:	cb 01       	movw	r24, r22
    1d5a:	bc 01       	movw	r22, r24
    1d5c:	cd 01       	movw	r24, r26
    1d5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d62:	dc 01       	movw	r26, r24
    1d64:	cb 01       	movw	r24, r22
    1d66:	9c 8b       	std	Y+20, r25	; 0x14
    1d68:	8b 8b       	std	Y+19, r24	; 0x13
    1d6a:	0f c0       	rjmp	.+30     	; 0x1d8a <main+0x6a0>
    1d6c:	88 ec       	ldi	r24, 0xC8	; 200
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	9a 8b       	std	Y+18, r25	; 0x12
    1d72:	89 8b       	std	Y+17, r24	; 0x11
    1d74:	89 89       	ldd	r24, Y+17	; 0x11
    1d76:	9a 89       	ldd	r25, Y+18	; 0x12
    1d78:	01 97       	sbiw	r24, 0x01	; 1
    1d7a:	f1 f7       	brne	.-4      	; 0x1d78 <main+0x68e>
    1d7c:	9a 8b       	std	Y+18, r25	; 0x12
    1d7e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d80:	8b 89       	ldd	r24, Y+19	; 0x13
    1d82:	9c 89       	ldd	r25, Y+20	; 0x14
    1d84:	01 97       	sbiw	r24, 0x01	; 1
    1d86:	9c 8b       	std	Y+20, r25	; 0x14
    1d88:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d8a:	8b 89       	ldd	r24, Y+19	; 0x13
    1d8c:	9c 89       	ldd	r25, Y+20	; 0x14
    1d8e:	00 97       	sbiw	r24, 0x00	; 0
    1d90:	69 f7       	brne	.-38     	; 0x1d6c <main+0x682>
    1d92:	14 c0       	rjmp	.+40     	; 0x1dbc <main+0x6d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d94:	6d 89       	ldd	r22, Y+21	; 0x15
    1d96:	7e 89       	ldd	r23, Y+22	; 0x16
    1d98:	8f 89       	ldd	r24, Y+23	; 0x17
    1d9a:	98 8d       	ldd	r25, Y+24	; 0x18
    1d9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da0:	dc 01       	movw	r26, r24
    1da2:	cb 01       	movw	r24, r22
    1da4:	9c 8b       	std	Y+20, r25	; 0x14
    1da6:	8b 8b       	std	Y+19, r24	; 0x13
    1da8:	8b 89       	ldd	r24, Y+19	; 0x13
    1daa:	9c 89       	ldd	r25, Y+20	; 0x14
    1dac:	98 8b       	std	Y+16, r25	; 0x10
    1dae:	8f 87       	std	Y+15, r24	; 0x0f
    1db0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1db2:	98 89       	ldd	r25, Y+16	; 0x10
    1db4:	01 97       	sbiw	r24, 0x01	; 1
    1db6:	f1 f7       	brne	.-4      	; 0x1db4 <main+0x6ca>
    1db8:	98 8b       	std	Y+16, r25	; 0x10
    1dba:	8f 87       	std	Y+15, r24	; 0x0f
			{
				pass2[i] = UART_receiveByte();
			}

			/*READING SAVED PASSWORD IN EEPROM*/
			for(i = 0; i < 5; ++i)
    1dbc:	80 91 8e 01 	lds	r24, 0x018E
    1dc0:	8f 5f       	subi	r24, 0xFF	; 255
    1dc2:	80 93 8e 01 	sts	0x018E, r24
    1dc6:	80 91 8e 01 	lds	r24, 0x018E
    1dca:	85 30       	cpi	r24, 0x05	; 5
    1dcc:	08 f4       	brcc	.+2      	; 0x1dd0 <main+0x6e6>
    1dce:	71 cf       	rjmp	.-286    	; 0x1cb2 <main+0x5c8>
				status = EEPROM_readByte(start_address + i , &pass[i]);
				_delay_ms(10);
			}

			/*CHECK*/
			for(i = 0; i < 5; ++i)
    1dd0:	10 92 8e 01 	sts	0x018E, r1
    1dd4:	1b c0       	rjmp	.+54     	; 0x1e0c <main+0x722>
			{
				if(pass[i] != pass2[i])
    1dd6:	80 91 8e 01 	lds	r24, 0x018E
    1dda:	88 2f       	mov	r24, r24
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	fc 01       	movw	r30, r24
    1de0:	ec 57       	subi	r30, 0x7C	; 124
    1de2:	fe 4f       	sbci	r31, 0xFE	; 254
    1de4:	20 81       	ld	r18, Z
    1de6:	80 91 8e 01 	lds	r24, 0x018E
    1dea:	88 2f       	mov	r24, r24
    1dec:	90 e0       	ldi	r25, 0x00	; 0
    1dee:	fc 01       	movw	r30, r24
    1df0:	e7 57       	subi	r30, 0x77	; 119
    1df2:	fe 4f       	sbci	r31, 0xFE	; 254
    1df4:	80 81       	ld	r24, Z
    1df6:	28 17       	cp	r18, r24
    1df8:	21 f0       	breq	.+8      	; 0x1e02 <main+0x718>
				{
					UART_sendByte(MISMATCH);
    1dfa:	85 e0       	ldi	r24, 0x05	; 5
    1dfc:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
    1e00:	09 c0       	rjmp	.+18     	; 0x1e14 <main+0x72a>
				status = EEPROM_readByte(start_address + i , &pass[i]);
				_delay_ms(10);
			}

			/*CHECK*/
			for(i = 0; i < 5; ++i)
    1e02:	80 91 8e 01 	lds	r24, 0x018E
    1e06:	8f 5f       	subi	r24, 0xFF	; 255
    1e08:	80 93 8e 01 	sts	0x018E, r24
    1e0c:	80 91 8e 01 	lds	r24, 0x018E
    1e10:	85 30       	cpi	r24, 0x05	; 5
    1e12:	08 f3       	brcs	.-62     	; 0x1dd6 <main+0x6ec>
				{
					UART_sendByte(MISMATCH);
					break;
				}
			}
			if(i == 5)
    1e14:	80 91 8e 01 	lds	r24, 0x018E
    1e18:	85 30       	cpi	r24, 0x05	; 5
    1e1a:	09 f0       	breq	.+2      	; 0x1e1e <main+0x734>
    1e1c:	37 cd       	rjmp	.-1426   	; 0x188c <main+0x1a2>
			{

				UART_sendByte(MATCH);
    1e1e:	84 e0       	ldi	r24, 0x04	; 4
    1e20:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>

				/*RECIEVING FIRST ENTER-NEW PASS*/
				for(i = 0; i < 5; ++i)
    1e24:	10 92 8e 01 	sts	0x018E, r1
    1e28:	0f c0       	rjmp	.+30     	; 0x1e48 <main+0x75e>
				{
					pass[i] = UART_receiveByte();
    1e2a:	80 91 8e 01 	lds	r24, 0x018E
    1e2e:	08 2f       	mov	r16, r24
    1e30:	10 e0       	ldi	r17, 0x00	; 0
    1e32:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    1e36:	f8 01       	movw	r30, r16
    1e38:	ec 57       	subi	r30, 0x7C	; 124
    1e3a:	fe 4f       	sbci	r31, 0xFE	; 254
    1e3c:	80 83       	st	Z, r24
			{

				UART_sendByte(MATCH);

				/*RECIEVING FIRST ENTER-NEW PASS*/
				for(i = 0; i < 5; ++i)
    1e3e:	80 91 8e 01 	lds	r24, 0x018E
    1e42:	8f 5f       	subi	r24, 0xFF	; 255
    1e44:	80 93 8e 01 	sts	0x018E, r24
    1e48:	80 91 8e 01 	lds	r24, 0x018E
    1e4c:	85 30       	cpi	r24, 0x05	; 5
    1e4e:	68 f3       	brcs	.-38     	; 0x1e2a <main+0x740>
				{
					pass[i] = UART_receiveByte();
				}
				/*RECIEVING SECOND ENTER-NEW PASS*/
				for(i = 0; i < 5; ++i)
    1e50:	10 92 8e 01 	sts	0x018E, r1
    1e54:	0f c0       	rjmp	.+30     	; 0x1e74 <main+0x78a>
				{
					pass2[i] = UART_receiveByte();
    1e56:	80 91 8e 01 	lds	r24, 0x018E
    1e5a:	08 2f       	mov	r16, r24
    1e5c:	10 e0       	ldi	r17, 0x00	; 0
    1e5e:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    1e62:	f8 01       	movw	r30, r16
    1e64:	e7 57       	subi	r30, 0x77	; 119
    1e66:	fe 4f       	sbci	r31, 0xFE	; 254
    1e68:	80 83       	st	Z, r24
				for(i = 0; i < 5; ++i)
				{
					pass[i] = UART_receiveByte();
				}
				/*RECIEVING SECOND ENTER-NEW PASS*/
				for(i = 0; i < 5; ++i)
    1e6a:	80 91 8e 01 	lds	r24, 0x018E
    1e6e:	8f 5f       	subi	r24, 0xFF	; 255
    1e70:	80 93 8e 01 	sts	0x018E, r24
    1e74:	80 91 8e 01 	lds	r24, 0x018E
    1e78:	85 30       	cpi	r24, 0x05	; 5
    1e7a:	68 f3       	brcs	.-38     	; 0x1e56 <main+0x76c>
				{
					pass2[i] = UART_receiveByte();
				}

				/* CHECK*/
				for(i = 0; i < 5; ++i)
    1e7c:	10 92 8e 01 	sts	0x018E, r1
    1e80:	1b c0       	rjmp	.+54     	; 0x1eb8 <main+0x7ce>
				{
					if(pass[i] != pass2[i])
    1e82:	80 91 8e 01 	lds	r24, 0x018E
    1e86:	88 2f       	mov	r24, r24
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	fc 01       	movw	r30, r24
    1e8c:	ec 57       	subi	r30, 0x7C	; 124
    1e8e:	fe 4f       	sbci	r31, 0xFE	; 254
    1e90:	20 81       	ld	r18, Z
    1e92:	80 91 8e 01 	lds	r24, 0x018E
    1e96:	88 2f       	mov	r24, r24
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	fc 01       	movw	r30, r24
    1e9c:	e7 57       	subi	r30, 0x77	; 119
    1e9e:	fe 4f       	sbci	r31, 0xFE	; 254
    1ea0:	80 81       	ld	r24, Z
    1ea2:	28 17       	cp	r18, r24
    1ea4:	21 f0       	breq	.+8      	; 0x1eae <main+0x7c4>
					{

						UART_sendByte(MISMATCH);
    1ea6:	85 e0       	ldi	r24, 0x05	; 5
    1ea8:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
    1eac:	09 c0       	rjmp	.+18     	; 0x1ec0 <main+0x7d6>
				{
					pass2[i] = UART_receiveByte();
				}

				/* CHECK*/
				for(i = 0; i < 5; ++i)
    1eae:	80 91 8e 01 	lds	r24, 0x018E
    1eb2:	8f 5f       	subi	r24, 0xFF	; 255
    1eb4:	80 93 8e 01 	sts	0x018E, r24
    1eb8:	80 91 8e 01 	lds	r24, 0x018E
    1ebc:	85 30       	cpi	r24, 0x05	; 5
    1ebe:	08 f3       	brcs	.-62     	; 0x1e82 <main+0x798>

						UART_sendByte(MISMATCH);
						break;
					}
				}
				if(i == 5)
    1ec0:	80 91 8e 01 	lds	r24, 0x018E
    1ec4:	85 30       	cpi	r24, 0x05	; 5
    1ec6:	09 f0       	breq	.+2      	; 0x1eca <main+0x7e0>
    1ec8:	e1 cc       	rjmp	.-1598   	; 0x188c <main+0x1a2>
				{

					UART_sendByte(MATCH);
    1eca:	84 e0       	ldi	r24, 0x04	; 4
    1ecc:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>

					/*PASSWORD UPDATE IN EEPROM*/
					for(i = 0; i < 5; ++i)
    1ed0:	10 92 8e 01 	sts	0x018E, r1
    1ed4:	8b c0       	rjmp	.+278    	; 0x1fec <main+0x902>
					{
						status = EEPROM_writeByte(start_address + i, pass[i]);
    1ed6:	80 91 8e 01 	lds	r24, 0x018E
    1eda:	88 2f       	mov	r24, r24
    1edc:	90 e0       	ldi	r25, 0x00	; 0
    1ede:	05 96       	adiw	r24, 0x05	; 5
    1ee0:	ac 01       	movw	r20, r24
    1ee2:	80 91 8e 01 	lds	r24, 0x018E
    1ee6:	88 2f       	mov	r24, r24
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	fc 01       	movw	r30, r24
    1eec:	ec 57       	subi	r30, 0x7C	; 124
    1eee:	fe 4f       	sbci	r31, 0xFE	; 254
    1ef0:	20 81       	ld	r18, Z
    1ef2:	ca 01       	movw	r24, r20
    1ef4:	62 2f       	mov	r22, r18
    1ef6:	0e 94 8a 07 	call	0xf14	; 0xf14 <EEPROM_writeByte>
    1efa:	80 93 82 01 	sts	0x0182, r24
    1efe:	80 e0       	ldi	r24, 0x00	; 0
    1f00:	90 e0       	ldi	r25, 0x00	; 0
    1f02:	a0 e2       	ldi	r26, 0x20	; 32
    1f04:	b1 e4       	ldi	r27, 0x41	; 65
    1f06:	8b 87       	std	Y+11, r24	; 0x0b
    1f08:	9c 87       	std	Y+12, r25	; 0x0c
    1f0a:	ad 87       	std	Y+13, r26	; 0x0d
    1f0c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f10:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f12:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f14:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f16:	20 e0       	ldi	r18, 0x00	; 0
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	4a ef       	ldi	r20, 0xFA	; 250
    1f1c:	54 e4       	ldi	r21, 0x44	; 68
    1f1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f22:	dc 01       	movw	r26, r24
    1f24:	cb 01       	movw	r24, r22
    1f26:	8f 83       	std	Y+7, r24	; 0x07
    1f28:	98 87       	std	Y+8, r25	; 0x08
    1f2a:	a9 87       	std	Y+9, r26	; 0x09
    1f2c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f2e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f30:	78 85       	ldd	r23, Y+8	; 0x08
    1f32:	89 85       	ldd	r24, Y+9	; 0x09
    1f34:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	40 e8       	ldi	r20, 0x80	; 128
    1f3c:	5f e3       	ldi	r21, 0x3F	; 63
    1f3e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f42:	88 23       	and	r24, r24
    1f44:	2c f4       	brge	.+10     	; 0x1f50 <main+0x866>
		__ticks = 1;
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	90 e0       	ldi	r25, 0x00	; 0
    1f4a:	9e 83       	std	Y+6, r25	; 0x06
    1f4c:	8d 83       	std	Y+5, r24	; 0x05
    1f4e:	3f c0       	rjmp	.+126    	; 0x1fce <main+0x8e4>
	else if (__tmp > 65535)
    1f50:	6f 81       	ldd	r22, Y+7	; 0x07
    1f52:	78 85       	ldd	r23, Y+8	; 0x08
    1f54:	89 85       	ldd	r24, Y+9	; 0x09
    1f56:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f58:	20 e0       	ldi	r18, 0x00	; 0
    1f5a:	3f ef       	ldi	r19, 0xFF	; 255
    1f5c:	4f e7       	ldi	r20, 0x7F	; 127
    1f5e:	57 e4       	ldi	r21, 0x47	; 71
    1f60:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f64:	18 16       	cp	r1, r24
    1f66:	4c f5       	brge	.+82     	; 0x1fba <main+0x8d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f68:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f70:	20 e0       	ldi	r18, 0x00	; 0
    1f72:	30 e0       	ldi	r19, 0x00	; 0
    1f74:	40 e2       	ldi	r20, 0x20	; 32
    1f76:	51 e4       	ldi	r21, 0x41	; 65
    1f78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f7c:	dc 01       	movw	r26, r24
    1f7e:	cb 01       	movw	r24, r22
    1f80:	bc 01       	movw	r22, r24
    1f82:	cd 01       	movw	r24, r26
    1f84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f88:	dc 01       	movw	r26, r24
    1f8a:	cb 01       	movw	r24, r22
    1f8c:	9e 83       	std	Y+6, r25	; 0x06
    1f8e:	8d 83       	std	Y+5, r24	; 0x05
    1f90:	0f c0       	rjmp	.+30     	; 0x1fb0 <main+0x8c6>
    1f92:	88 ec       	ldi	r24, 0xC8	; 200
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	9c 83       	std	Y+4, r25	; 0x04
    1f98:	8b 83       	std	Y+3, r24	; 0x03
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9e:	01 97       	sbiw	r24, 0x01	; 1
    1fa0:	f1 f7       	brne	.-4      	; 0x1f9e <main+0x8b4>
    1fa2:	9c 83       	std	Y+4, r25	; 0x04
    1fa4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fa6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fa8:	9e 81       	ldd	r25, Y+6	; 0x06
    1faa:	01 97       	sbiw	r24, 0x01	; 1
    1fac:	9e 83       	std	Y+6, r25	; 0x06
    1fae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fb0:	8d 81       	ldd	r24, Y+5	; 0x05
    1fb2:	9e 81       	ldd	r25, Y+6	; 0x06
    1fb4:	00 97       	sbiw	r24, 0x00	; 0
    1fb6:	69 f7       	brne	.-38     	; 0x1f92 <main+0x8a8>
    1fb8:	14 c0       	rjmp	.+40     	; 0x1fe2 <main+0x8f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fba:	6f 81       	ldd	r22, Y+7	; 0x07
    1fbc:	78 85       	ldd	r23, Y+8	; 0x08
    1fbe:	89 85       	ldd	r24, Y+9	; 0x09
    1fc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc6:	dc 01       	movw	r26, r24
    1fc8:	cb 01       	movw	r24, r22
    1fca:	9e 83       	std	Y+6, r25	; 0x06
    1fcc:	8d 83       	std	Y+5, r24	; 0x05
    1fce:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd0:	9e 81       	ldd	r25, Y+6	; 0x06
    1fd2:	9a 83       	std	Y+2, r25	; 0x02
    1fd4:	89 83       	std	Y+1, r24	; 0x01
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fda:	01 97       	sbiw	r24, 0x01	; 1
    1fdc:	f1 f7       	brne	.-4      	; 0x1fda <main+0x8f0>
    1fde:	9a 83       	std	Y+2, r25	; 0x02
    1fe0:	89 83       	std	Y+1, r24	; 0x01
				{

					UART_sendByte(MATCH);

					/*PASSWORD UPDATE IN EEPROM*/
					for(i = 0; i < 5; ++i)
    1fe2:	80 91 8e 01 	lds	r24, 0x018E
    1fe6:	8f 5f       	subi	r24, 0xFF	; 255
    1fe8:	80 93 8e 01 	sts	0x018E, r24
    1fec:	80 91 8e 01 	lds	r24, 0x018E
    1ff0:	85 30       	cpi	r24, 0x05	; 5
    1ff2:	08 f4       	brcc	.+2      	; 0x1ff6 <main+0x90c>
    1ff4:	70 cf       	rjmp	.-288    	; 0x1ed6 <main+0x7ec>
    1ff6:	4a cc       	rjmp	.-1900   	; 0x188c <main+0x1a2>
						_delay_ms(10);
					}
				}
			}
		}
		else if(PROGRAM== WARNING)
    1ff8:	80 91 81 01 	lds	r24, 0x0181
    1ffc:	88 30       	cpi	r24, 0x08	; 8
    1ffe:	09 f0       	breq	.+2      	; 0x2002 <main+0x918>
    2000:	45 cc       	rjmp	.-1910   	; 0x188c <main+0x1a2>
		{
			/* Turning Alarm ON */
			Buzzer_on();
    2002:	0e 94 0d 07 	call	0xe1a	; 0xe1a <Buzzer_on>
			tick = 0;
    2006:	10 92 80 01 	sts	0x0180, r1
			while(tick < 60);
    200a:	80 91 80 01 	lds	r24, 0x0180
    200e:	8c 33       	cpi	r24, 0x3C	; 60
    2010:	e0 f3       	brcs	.-8      	; 0x200a <main+0x920>
			Buzzer_off();
    2012:	0e 94 19 07 	call	0xe32	; 0xe32 <Buzzer_off>
    2016:	3a cc       	rjmp	.-1932   	; 0x188c <main+0x1a2>

00002018 <PIR_init>:
/*
 * Description :
 * Initialises PIR sensor
 */
void PIR_init(void)
{
    2018:	df 93       	push	r29
    201a:	cf 93       	push	r28
    201c:	cd b7       	in	r28, 0x3d	; 61
    201e:	de b7       	in	r29, 0x3e	; 62
	 GPIO_setupPinDirection(PORTC_ID, PIN2_ID,PIN_INPUT);
    2020:	82 e0       	ldi	r24, 0x02	; 2
    2022:	62 e0       	ldi	r22, 0x02	; 2
    2024:	40 e0       	ldi	r20, 0x00	; 0
    2026:	0e 94 2b 08 	call	0x1056	; 0x1056 <GPIO_setupPinDirection>

}
    202a:	cf 91       	pop	r28
    202c:	df 91       	pop	r29
    202e:	08 95       	ret

00002030 <PIR_getState>:
/*
 * Description :
 * returns PIR sensor state
 */
uint8 PIR_getState(void)
{
    2030:	df 93       	push	r29
    2032:	cf 93       	push	r28
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
	{
		/*no motion detected*/
		/*return 0;
	/*}
	*/
	return GPIO_readPin(PORTC_ID, PIN2_ID);
    2038:	82 e0       	ldi	r24, 0x02	; 2
    203a:	62 e0       	ldi	r22, 0x02	; 2
    203c:	0e 94 01 0a 	call	0x1402	; 0x1402 <GPIO_readPin>
}
    2040:	cf 91       	pop	r28
    2042:	df 91       	pop	r29
    2044:	08 95       	ret

00002046 <PWM_Timer0_Start>:
/*
 * Description :
 *Initialises Timer0 in PWM mode and sets the required duty cycle.
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
    2046:	0f 93       	push	r16
    2048:	1f 93       	push	r17
    204a:	df 93       	push	r29
    204c:	cf 93       	push	r28
    204e:	0f 92       	push	r0
    2050:	cd b7       	in	r28, 0x3d	; 61
    2052:	de b7       	in	r29, 0x3e	; 62
    2054:	89 83       	std	Y+1, r24	; 0x01
	    TCNT0 = 0; // Set Timer Initial Value to 0
    2056:	e2 e5       	ldi	r30, 0x52	; 82
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	10 82       	st	Z, r1
		 * 2. Fast PWM Mode WGM01=1 & WGM00=1
		 * 3. Clear OC0 when match occurs (non inverting mode) COM00=0 & COM01=1
		 * 4. clock = F_CPU/64 CS00=0 CS01=1 CS02=1
		 */

		TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS02)| (1<<CS00);
    205c:	e3 e5       	ldi	r30, 0x53	; 83
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	8d e6       	ldi	r24, 0x6D	; 109
    2062:	80 83       	st	Z, r24

		OCR0  = (int)((duty_cycle/100.00)*255); /*because duty cycle is in percentage*/
    2064:	0c e5       	ldi	r16, 0x5C	; 92
    2066:	10 e0       	ldi	r17, 0x00	; 0
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	88 2f       	mov	r24, r24
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	aa 27       	eor	r26, r26
    2070:	97 fd       	sbrc	r25, 7
    2072:	a0 95       	com	r26
    2074:	ba 2f       	mov	r27, r26
    2076:	bc 01       	movw	r22, r24
    2078:	cd 01       	movw	r24, r26
    207a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    207e:	dc 01       	movw	r26, r24
    2080:	cb 01       	movw	r24, r22
    2082:	bc 01       	movw	r22, r24
    2084:	cd 01       	movw	r24, r26
    2086:	20 e0       	ldi	r18, 0x00	; 0
    2088:	30 e0       	ldi	r19, 0x00	; 0
    208a:	48 ec       	ldi	r20, 0xC8	; 200
    208c:	52 e4       	ldi	r21, 0x42	; 66
    208e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2092:	dc 01       	movw	r26, r24
    2094:	cb 01       	movw	r24, r22
    2096:	bc 01       	movw	r22, r24
    2098:	cd 01       	movw	r24, r26
    209a:	20 e0       	ldi	r18, 0x00	; 0
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	4f e7       	ldi	r20, 0x7F	; 127
    20a0:	53 e4       	ldi	r21, 0x43	; 67
    20a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20a6:	dc 01       	movw	r26, r24
    20a8:	cb 01       	movw	r24, r22
    20aa:	bc 01       	movw	r22, r24
    20ac:	cd 01       	movw	r24, r26
    20ae:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    20b2:	dc 01       	movw	r26, r24
    20b4:	cb 01       	movw	r24, r22
    20b6:	f8 01       	movw	r30, r16
    20b8:	80 83       	st	Z, r24

		GPIO_writePin( PORTB_ID , PIN3_ID , PIN_OUTPUT ); //set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    20ba:	81 e0       	ldi	r24, 0x01	; 1
    20bc:	63 e0       	ldi	r22, 0x03	; 3
    20be:	41 e0       	ldi	r20, 0x01	; 1
    20c0:	0e 94 16 09 	call	0x122c	; 0x122c <GPIO_writePin>
}
    20c4:	0f 90       	pop	r0
    20c6:	cf 91       	pop	r28
    20c8:	df 91       	pop	r29
    20ca:	1f 91       	pop	r17
    20cc:	0f 91       	pop	r16
    20ce:	08 95       	ret

000020d0 <__vector_11>:
static volatile void((*g_Timer0_CallBackPtr)(void))=NULL_PTR;
static volatile void((*g_Timer1_CallBackPtr)(void))=NULL_PTR;
static volatile void((*g_Timer2_CallBackPtr)(void))=NULL_PTR;

ISR(TIMER0_OVF_vect)
{
    20d0:	1f 92       	push	r1
    20d2:	0f 92       	push	r0
    20d4:	0f b6       	in	r0, 0x3f	; 63
    20d6:	0f 92       	push	r0
    20d8:	11 24       	eor	r1, r1
    20da:	2f 93       	push	r18
    20dc:	3f 93       	push	r19
    20de:	4f 93       	push	r20
    20e0:	5f 93       	push	r21
    20e2:	6f 93       	push	r22
    20e4:	7f 93       	push	r23
    20e6:	8f 93       	push	r24
    20e8:	9f 93       	push	r25
    20ea:	af 93       	push	r26
    20ec:	bf 93       	push	r27
    20ee:	ef 93       	push	r30
    20f0:	ff 93       	push	r31
    20f2:	df 93       	push	r29
    20f4:	cf 93       	push	r28
    20f6:	cd b7       	in	r28, 0x3d	; 61
    20f8:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_CallBackPtr!=NULL_PTR)
    20fa:	80 91 8f 01 	lds	r24, 0x018F
    20fe:	90 91 90 01 	lds	r25, 0x0190
    2102:	00 97       	sbiw	r24, 0x00	; 0
    2104:	29 f0       	breq	.+10     	; 0x2110 <__vector_11+0x40>
	{
	(*g_Timer0_CallBackPtr)();
    2106:	e0 91 8f 01 	lds	r30, 0x018F
    210a:	f0 91 90 01 	lds	r31, 0x0190
    210e:	09 95       	icall
	}
}
    2110:	cf 91       	pop	r28
    2112:	df 91       	pop	r29
    2114:	ff 91       	pop	r31
    2116:	ef 91       	pop	r30
    2118:	bf 91       	pop	r27
    211a:	af 91       	pop	r26
    211c:	9f 91       	pop	r25
    211e:	8f 91       	pop	r24
    2120:	7f 91       	pop	r23
    2122:	6f 91       	pop	r22
    2124:	5f 91       	pop	r21
    2126:	4f 91       	pop	r20
    2128:	3f 91       	pop	r19
    212a:	2f 91       	pop	r18
    212c:	0f 90       	pop	r0
    212e:	0f be       	out	0x3f, r0	; 63
    2130:	0f 90       	pop	r0
    2132:	1f 90       	pop	r1
    2134:	18 95       	reti

00002136 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    2136:	1f 92       	push	r1
    2138:	0f 92       	push	r0
    213a:	0f b6       	in	r0, 0x3f	; 63
    213c:	0f 92       	push	r0
    213e:	11 24       	eor	r1, r1
    2140:	2f 93       	push	r18
    2142:	3f 93       	push	r19
    2144:	4f 93       	push	r20
    2146:	5f 93       	push	r21
    2148:	6f 93       	push	r22
    214a:	7f 93       	push	r23
    214c:	8f 93       	push	r24
    214e:	9f 93       	push	r25
    2150:	af 93       	push	r26
    2152:	bf 93       	push	r27
    2154:	ef 93       	push	r30
    2156:	ff 93       	push	r31
    2158:	df 93       	push	r29
    215a:	cf 93       	push	r28
    215c:	cd b7       	in	r28, 0x3d	; 61
    215e:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_CallBackPtr!=NULL_PTR)
    2160:	80 91 8f 01 	lds	r24, 0x018F
    2164:	90 91 90 01 	lds	r25, 0x0190
    2168:	00 97       	sbiw	r24, 0x00	; 0
    216a:	29 f0       	breq	.+10     	; 0x2176 <__vector_10+0x40>
		{
		(*g_Timer0_CallBackPtr)();
    216c:	e0 91 8f 01 	lds	r30, 0x018F
    2170:	f0 91 90 01 	lds	r31, 0x0190
    2174:	09 95       	icall
		}
}
    2176:	cf 91       	pop	r28
    2178:	df 91       	pop	r29
    217a:	ff 91       	pop	r31
    217c:	ef 91       	pop	r30
    217e:	bf 91       	pop	r27
    2180:	af 91       	pop	r26
    2182:	9f 91       	pop	r25
    2184:	8f 91       	pop	r24
    2186:	7f 91       	pop	r23
    2188:	6f 91       	pop	r22
    218a:	5f 91       	pop	r21
    218c:	4f 91       	pop	r20
    218e:	3f 91       	pop	r19
    2190:	2f 91       	pop	r18
    2192:	0f 90       	pop	r0
    2194:	0f be       	out	0x3f, r0	; 63
    2196:	0f 90       	pop	r0
    2198:	1f 90       	pop	r1
    219a:	18 95       	reti

0000219c <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    219c:	1f 92       	push	r1
    219e:	0f 92       	push	r0
    21a0:	0f b6       	in	r0, 0x3f	; 63
    21a2:	0f 92       	push	r0
    21a4:	11 24       	eor	r1, r1
    21a6:	2f 93       	push	r18
    21a8:	3f 93       	push	r19
    21aa:	4f 93       	push	r20
    21ac:	5f 93       	push	r21
    21ae:	6f 93       	push	r22
    21b0:	7f 93       	push	r23
    21b2:	8f 93       	push	r24
    21b4:	9f 93       	push	r25
    21b6:	af 93       	push	r26
    21b8:	bf 93       	push	r27
    21ba:	ef 93       	push	r30
    21bc:	ff 93       	push	r31
    21be:	df 93       	push	r29
    21c0:	cf 93       	push	r28
    21c2:	cd b7       	in	r28, 0x3d	; 61
    21c4:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_CallBackPtr!=NULL_PTR)
    21c6:	80 91 91 01 	lds	r24, 0x0191
    21ca:	90 91 92 01 	lds	r25, 0x0192
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	29 f0       	breq	.+10     	; 0x21dc <__vector_9+0x40>
		{
		(*g_Timer1_CallBackPtr)();
    21d2:	e0 91 91 01 	lds	r30, 0x0191
    21d6:	f0 91 92 01 	lds	r31, 0x0192
    21da:	09 95       	icall
		}
}
    21dc:	cf 91       	pop	r28
    21de:	df 91       	pop	r29
    21e0:	ff 91       	pop	r31
    21e2:	ef 91       	pop	r30
    21e4:	bf 91       	pop	r27
    21e6:	af 91       	pop	r26
    21e8:	9f 91       	pop	r25
    21ea:	8f 91       	pop	r24
    21ec:	7f 91       	pop	r23
    21ee:	6f 91       	pop	r22
    21f0:	5f 91       	pop	r21
    21f2:	4f 91       	pop	r20
    21f4:	3f 91       	pop	r19
    21f6:	2f 91       	pop	r18
    21f8:	0f 90       	pop	r0
    21fa:	0f be       	out	0x3f, r0	; 63
    21fc:	0f 90       	pop	r0
    21fe:	1f 90       	pop	r1
    2200:	18 95       	reti

00002202 <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    2202:	1f 92       	push	r1
    2204:	0f 92       	push	r0
    2206:	0f b6       	in	r0, 0x3f	; 63
    2208:	0f 92       	push	r0
    220a:	11 24       	eor	r1, r1
    220c:	2f 93       	push	r18
    220e:	3f 93       	push	r19
    2210:	4f 93       	push	r20
    2212:	5f 93       	push	r21
    2214:	6f 93       	push	r22
    2216:	7f 93       	push	r23
    2218:	8f 93       	push	r24
    221a:	9f 93       	push	r25
    221c:	af 93       	push	r26
    221e:	bf 93       	push	r27
    2220:	ef 93       	push	r30
    2222:	ff 93       	push	r31
    2224:	df 93       	push	r29
    2226:	cf 93       	push	r28
    2228:	cd b7       	in	r28, 0x3d	; 61
    222a:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_CallBackPtr!=NULL_PTR)
    222c:	80 91 91 01 	lds	r24, 0x0191
    2230:	90 91 92 01 	lds	r25, 0x0192
    2234:	00 97       	sbiw	r24, 0x00	; 0
    2236:	29 f0       	breq	.+10     	; 0x2242 <__vector_7+0x40>
		{
		(*g_Timer1_CallBackPtr)();
    2238:	e0 91 91 01 	lds	r30, 0x0191
    223c:	f0 91 92 01 	lds	r31, 0x0192
    2240:	09 95       	icall
		}
}
    2242:	cf 91       	pop	r28
    2244:	df 91       	pop	r29
    2246:	ff 91       	pop	r31
    2248:	ef 91       	pop	r30
    224a:	bf 91       	pop	r27
    224c:	af 91       	pop	r26
    224e:	9f 91       	pop	r25
    2250:	8f 91       	pop	r24
    2252:	7f 91       	pop	r23
    2254:	6f 91       	pop	r22
    2256:	5f 91       	pop	r21
    2258:	4f 91       	pop	r20
    225a:	3f 91       	pop	r19
    225c:	2f 91       	pop	r18
    225e:	0f 90       	pop	r0
    2260:	0f be       	out	0x3f, r0	; 63
    2262:	0f 90       	pop	r0
    2264:	1f 90       	pop	r1
    2266:	18 95       	reti

00002268 <__vector_5>:

ISR(TIMER2_OVF_vect)
{
    2268:	1f 92       	push	r1
    226a:	0f 92       	push	r0
    226c:	0f b6       	in	r0, 0x3f	; 63
    226e:	0f 92       	push	r0
    2270:	11 24       	eor	r1, r1
    2272:	2f 93       	push	r18
    2274:	3f 93       	push	r19
    2276:	4f 93       	push	r20
    2278:	5f 93       	push	r21
    227a:	6f 93       	push	r22
    227c:	7f 93       	push	r23
    227e:	8f 93       	push	r24
    2280:	9f 93       	push	r25
    2282:	af 93       	push	r26
    2284:	bf 93       	push	r27
    2286:	ef 93       	push	r30
    2288:	ff 93       	push	r31
    228a:	df 93       	push	r29
    228c:	cf 93       	push	r28
    228e:	cd b7       	in	r28, 0x3d	; 61
    2290:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_CallBackPtr!=NULL_PTR)
    2292:	80 91 93 01 	lds	r24, 0x0193
    2296:	90 91 94 01 	lds	r25, 0x0194
    229a:	00 97       	sbiw	r24, 0x00	; 0
    229c:	29 f0       	breq	.+10     	; 0x22a8 <__vector_5+0x40>
		{
		(*g_Timer2_CallBackPtr)();
    229e:	e0 91 93 01 	lds	r30, 0x0193
    22a2:	f0 91 94 01 	lds	r31, 0x0194
    22a6:	09 95       	icall
		}
}
    22a8:	cf 91       	pop	r28
    22aa:	df 91       	pop	r29
    22ac:	ff 91       	pop	r31
    22ae:	ef 91       	pop	r30
    22b0:	bf 91       	pop	r27
    22b2:	af 91       	pop	r26
    22b4:	9f 91       	pop	r25
    22b6:	8f 91       	pop	r24
    22b8:	7f 91       	pop	r23
    22ba:	6f 91       	pop	r22
    22bc:	5f 91       	pop	r21
    22be:	4f 91       	pop	r20
    22c0:	3f 91       	pop	r19
    22c2:	2f 91       	pop	r18
    22c4:	0f 90       	pop	r0
    22c6:	0f be       	out	0x3f, r0	; 63
    22c8:	0f 90       	pop	r0
    22ca:	1f 90       	pop	r1
    22cc:	18 95       	reti

000022ce <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    22ce:	1f 92       	push	r1
    22d0:	0f 92       	push	r0
    22d2:	0f b6       	in	r0, 0x3f	; 63
    22d4:	0f 92       	push	r0
    22d6:	11 24       	eor	r1, r1
    22d8:	2f 93       	push	r18
    22da:	3f 93       	push	r19
    22dc:	4f 93       	push	r20
    22de:	5f 93       	push	r21
    22e0:	6f 93       	push	r22
    22e2:	7f 93       	push	r23
    22e4:	8f 93       	push	r24
    22e6:	9f 93       	push	r25
    22e8:	af 93       	push	r26
    22ea:	bf 93       	push	r27
    22ec:	ef 93       	push	r30
    22ee:	ff 93       	push	r31
    22f0:	df 93       	push	r29
    22f2:	cf 93       	push	r28
    22f4:	cd b7       	in	r28, 0x3d	; 61
    22f6:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_CallBackPtr!=NULL_PTR)
    22f8:	80 91 93 01 	lds	r24, 0x0193
    22fc:	90 91 94 01 	lds	r25, 0x0194
    2300:	00 97       	sbiw	r24, 0x00	; 0
    2302:	29 f0       	breq	.+10     	; 0x230e <__vector_4+0x40>
		{
		(*g_Timer2_CallBackPtr)();
    2304:	e0 91 93 01 	lds	r30, 0x0193
    2308:	f0 91 94 01 	lds	r31, 0x0194
    230c:	09 95       	icall
		}
}
    230e:	cf 91       	pop	r28
    2310:	df 91       	pop	r29
    2312:	ff 91       	pop	r31
    2314:	ef 91       	pop	r30
    2316:	bf 91       	pop	r27
    2318:	af 91       	pop	r26
    231a:	9f 91       	pop	r25
    231c:	8f 91       	pop	r24
    231e:	7f 91       	pop	r23
    2320:	6f 91       	pop	r22
    2322:	5f 91       	pop	r21
    2324:	4f 91       	pop	r20
    2326:	3f 91       	pop	r19
    2328:	2f 91       	pop	r18
    232a:	0f 90       	pop	r0
    232c:	0f be       	out	0x3f, r0	; 63
    232e:	0f 90       	pop	r0
    2330:	1f 90       	pop	r1
    2332:	18 95       	reti

00002334 <Timer_init>:
			}
		}
}
*/
void Timer_init(const Timer_ConfigType *Config_Ptr)
{
    2334:	df 93       	push	r29
    2336:	cf 93       	push	r28
    2338:	00 d0       	rcall	.+0      	; 0x233a <Timer_init+0x6>
    233a:	00 d0       	rcall	.+0      	; 0x233c <Timer_init+0x8>
    233c:	cd b7       	in	r28, 0x3d	; 61
    233e:	de b7       	in	r29, 0x3e	; 62
    2340:	9a 83       	std	Y+2, r25	; 0x02
    2342:	89 83       	std	Y+1, r24	; 0x01
	switch(Config_Ptr->timer_ID)
    2344:	e9 81       	ldd	r30, Y+1	; 0x01
    2346:	fa 81       	ldd	r31, Y+2	; 0x02
    2348:	84 81       	ldd	r24, Z+4	; 0x04
    234a:	28 2f       	mov	r18, r24
    234c:	30 e0       	ldi	r19, 0x00	; 0
    234e:	3c 83       	std	Y+4, r19	; 0x04
    2350:	2b 83       	std	Y+3, r18	; 0x03
    2352:	8b 81       	ldd	r24, Y+3	; 0x03
    2354:	9c 81       	ldd	r25, Y+4	; 0x04
    2356:	81 30       	cpi	r24, 0x01	; 1
    2358:	91 05       	cpc	r25, r1
    235a:	09 f4       	brne	.+2      	; 0x235e <Timer_init+0x2a>
    235c:	48 c0       	rjmp	.+144    	; 0x23ee <Timer_init+0xba>
    235e:	2b 81       	ldd	r18, Y+3	; 0x03
    2360:	3c 81       	ldd	r19, Y+4	; 0x04
    2362:	22 30       	cpi	r18, 0x02	; 2
    2364:	31 05       	cpc	r19, r1
    2366:	09 f4       	brne	.+2      	; 0x236a <Timer_init+0x36>
    2368:	83 c0       	rjmp	.+262    	; 0x2470 <Timer_init+0x13c>
    236a:	8b 81       	ldd	r24, Y+3	; 0x03
    236c:	9c 81       	ldd	r25, Y+4	; 0x04
    236e:	00 97       	sbiw	r24, 0x00	; 0
    2370:	09 f0       	breq	.+2      	; 0x2374 <Timer_init+0x40>
    2372:	ba c0       	rjmp	.+372    	; 0x24e8 <Timer_init+0x1b4>
	{
	case TIMER0:

		/* FOC0 = 1 for non-PWM Modes */
		TCCR0 = (1 << FOC0);
    2374:	e3 e5       	ldi	r30, 0x53	; 83
    2376:	f0 e0       	ldi	r31, 0x00	; 0
    2378:	80 e8       	ldi	r24, 0x80	; 128
    237a:	80 83       	st	Z, r24

		/* Load the initial value to Timer0 counter */
		TCNT0 = (uint8)Config_Ptr->timer_InitialValue;
    237c:	a2 e5       	ldi	r26, 0x52	; 82
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	e9 81       	ldd	r30, Y+1	; 0x01
    2382:	fa 81       	ldd	r31, Y+2	; 0x02
    2384:	80 81       	ld	r24, Z
    2386:	91 81       	ldd	r25, Z+1	; 0x01
    2388:	8c 93       	st	X, r24

		if (Config_Ptr->timer_mode == NORMAL)
    238a:	e9 81       	ldd	r30, Y+1	; 0x01
    238c:	fa 81       	ldd	r31, Y+2	; 0x02
    238e:	86 81       	ldd	r24, Z+6	; 0x06
    2390:	88 23       	and	r24, r24
    2392:	41 f4       	brne	.+16     	; 0x23a4 <Timer_init+0x70>
		{
			/* Enable Timer0 Overflow Interrupt */
			TIMSK |= (1 << TOIE0);
    2394:	a9 e5       	ldi	r26, 0x59	; 89
    2396:	b0 e0       	ldi	r27, 0x00	; 0
    2398:	e9 e5       	ldi	r30, 0x59	; 89
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	80 81       	ld	r24, Z
    239e:	81 60       	ori	r24, 0x01	; 1
    23a0:	8c 93       	st	X, r24
    23a2:	1a c0       	rjmp	.+52     	; 0x23d8 <Timer_init+0xa4>
		}
		else if(Config_Ptr->timer_mode ==CTC)
    23a4:	e9 81       	ldd	r30, Y+1	; 0x01
    23a6:	fa 81       	ldd	r31, Y+2	; 0x02
    23a8:	86 81       	ldd	r24, Z+6	; 0x06
    23aa:	81 30       	cpi	r24, 0x01	; 1
    23ac:	a9 f4       	brne	.+42     	; 0x23d8 <Timer_init+0xa4>
		{
			/* Setting Timer0 to CTC */
			TCCR0 |= (1 << WGM01);
    23ae:	a3 e5       	ldi	r26, 0x53	; 83
    23b0:	b0 e0       	ldi	r27, 0x00	; 0
    23b2:	e3 e5       	ldi	r30, 0x53	; 83
    23b4:	f0 e0       	ldi	r31, 0x00	; 0
    23b6:	80 81       	ld	r24, Z
    23b8:	88 60       	ori	r24, 0x08	; 8
    23ba:	8c 93       	st	X, r24

			/* Enable Timer0 Compare Interrupt */
			TIMSK |= (1 << OCIE0);
    23bc:	a9 e5       	ldi	r26, 0x59	; 89
    23be:	b0 e0       	ldi	r27, 0x00	; 0
    23c0:	e9 e5       	ldi	r30, 0x59	; 89
    23c2:	f0 e0       	ldi	r31, 0x00	; 0
    23c4:	80 81       	ld	r24, Z
    23c6:	82 60       	ori	r24, 0x02	; 2
    23c8:	8c 93       	st	X, r24

			/* Storing the Compare Match Value */
			OCR0 = (uint8)Config_Ptr->timer_compare_MatchValue;
    23ca:	ac e5       	ldi	r26, 0x5C	; 92
    23cc:	b0 e0       	ldi	r27, 0x00	; 0
    23ce:	e9 81       	ldd	r30, Y+1	; 0x01
    23d0:	fa 81       	ldd	r31, Y+2	; 0x02
    23d2:	82 81       	ldd	r24, Z+2	; 0x02
    23d4:	93 81       	ldd	r25, Z+3	; 0x03
    23d6:	8c 93       	st	X, r24
		{
			/* Do nothing */
		}

		/* Start Timer0 */
		TCCR0 |= (Config_Ptr->timer_clock);
    23d8:	a3 e5       	ldi	r26, 0x53	; 83
    23da:	b0 e0       	ldi	r27, 0x00	; 0
    23dc:	e3 e5       	ldi	r30, 0x53	; 83
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	90 81       	ld	r25, Z
    23e2:	e9 81       	ldd	r30, Y+1	; 0x01
    23e4:	fa 81       	ldd	r31, Y+2	; 0x02
    23e6:	85 81       	ldd	r24, Z+5	; 0x05
    23e8:	89 2b       	or	r24, r25
    23ea:	8c 93       	st	X, r24
    23ec:	7d c0       	rjmp	.+250    	; 0x24e8 <Timer_init+0x1b4>

		break;
	case TIMER1:

		/* FOC1A = 1, FOC1B = 1 for non-PWM Modes */
		TCCR1A = (1 << FOC1A) | (1 << FOC1B);
    23ee:	ef e4       	ldi	r30, 0x4F	; 79
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	8c e0       	ldi	r24, 0x0C	; 12
    23f4:	80 83       	st	Z, r24
		TCCR1B = 0;
    23f6:	ee e4       	ldi	r30, 0x4E	; 78
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	10 82       	st	Z, r1

		/* Load the initial value to Timer1 counter */
		TCNT1 = Config_Ptr->timer_InitialValue;
    23fc:	ac e4       	ldi	r26, 0x4C	; 76
    23fe:	b0 e0       	ldi	r27, 0x00	; 0
    2400:	e9 81       	ldd	r30, Y+1	; 0x01
    2402:	fa 81       	ldd	r31, Y+2	; 0x02
    2404:	80 81       	ld	r24, Z
    2406:	91 81       	ldd	r25, Z+1	; 0x01
    2408:	11 96       	adiw	r26, 0x01	; 1
    240a:	9c 93       	st	X, r25
    240c:	8e 93       	st	-X, r24

		if (Config_Ptr->timer_mode == NORMAL)
    240e:	e9 81       	ldd	r30, Y+1	; 0x01
    2410:	fa 81       	ldd	r31, Y+2	; 0x02
    2412:	86 81       	ldd	r24, Z+6	; 0x06
    2414:	88 23       	and	r24, r24
    2416:	41 f4       	brne	.+16     	; 0x2428 <Timer_init+0xf4>
		{
			/* Enable Timer1 Overflow Interrupt */
			TIMSK |= (1 << TOIE1);
    2418:	a9 e5       	ldi	r26, 0x59	; 89
    241a:	b0 e0       	ldi	r27, 0x00	; 0
    241c:	e9 e5       	ldi	r30, 0x59	; 89
    241e:	f0 e0       	ldi	r31, 0x00	; 0
    2420:	80 81       	ld	r24, Z
    2422:	84 60       	ori	r24, 0x04	; 4
    2424:	8c 93       	st	X, r24
    2426:	19 c0       	rjmp	.+50     	; 0x245a <Timer_init+0x126>
		}
		else if(Config_Ptr->timer_mode == CTC)
    2428:	e9 81       	ldd	r30, Y+1	; 0x01
    242a:	fa 81       	ldd	r31, Y+2	; 0x02
    242c:	86 81       	ldd	r24, Z+6	; 0x06
    242e:	81 30       	cpi	r24, 0x01	; 1
    2430:	a1 f4       	brne	.+40     	; 0x245a <Timer_init+0x126>
		{
			/* Setting CTC Mode */
			TCCR1B = (1 << WGM12);
    2432:	ee e4       	ldi	r30, 0x4E	; 78
    2434:	f0 e0       	ldi	r31, 0x00	; 0
    2436:	88 e0       	ldi	r24, 0x08	; 8
    2438:	80 83       	st	Z, r24

			/* Enable Timer1 Compare Interrupt */
			TIMSK |= (1 << OCIE1A);
    243a:	a9 e5       	ldi	r26, 0x59	; 89
    243c:	b0 e0       	ldi	r27, 0x00	; 0
    243e:	e9 e5       	ldi	r30, 0x59	; 89
    2440:	f0 e0       	ldi	r31, 0x00	; 0
    2442:	80 81       	ld	r24, Z
    2444:	80 61       	ori	r24, 0x10	; 16
    2446:	8c 93       	st	X, r24

			/* Storing the Compare Match Value */
			OCR1A = Config_Ptr->timer_compare_MatchValue;
    2448:	aa e4       	ldi	r26, 0x4A	; 74
    244a:	b0 e0       	ldi	r27, 0x00	; 0
    244c:	e9 81       	ldd	r30, Y+1	; 0x01
    244e:	fa 81       	ldd	r31, Y+2	; 0x02
    2450:	82 81       	ldd	r24, Z+2	; 0x02
    2452:	93 81       	ldd	r25, Z+3	; 0x03
    2454:	11 96       	adiw	r26, 0x01	; 1
    2456:	9c 93       	st	X, r25
    2458:	8e 93       	st	-X, r24
		{
			/* Do nothing */
		}

		/* Start Timer1 */
		TCCR1B |= (Config_Ptr->timer_clock);
    245a:	ae e4       	ldi	r26, 0x4E	; 78
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	ee e4       	ldi	r30, 0x4E	; 78
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	90 81       	ld	r25, Z
    2464:	e9 81       	ldd	r30, Y+1	; 0x01
    2466:	fa 81       	ldd	r31, Y+2	; 0x02
    2468:	85 81       	ldd	r24, Z+5	; 0x05
    246a:	89 2b       	or	r24, r25
    246c:	8c 93       	st	X, r24
    246e:	3c c0       	rjmp	.+120    	; 0x24e8 <Timer_init+0x1b4>

		break;
	case TIMER2:

		/* FOC2 = 1 for non-PWM Modes */
		TCCR2 = (1 << FOC2);
    2470:	e5 e4       	ldi	r30, 0x45	; 69
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 e8       	ldi	r24, 0x80	; 128
    2476:	80 83       	st	Z, r24

		/* Load the initial value to Timer2 counter */
		TCNT2 = (uint8)Config_Ptr->timer_InitialValue;
    2478:	a4 e4       	ldi	r26, 0x44	; 68
    247a:	b0 e0       	ldi	r27, 0x00	; 0
    247c:	e9 81       	ldd	r30, Y+1	; 0x01
    247e:	fa 81       	ldd	r31, Y+2	; 0x02
    2480:	80 81       	ld	r24, Z
    2482:	91 81       	ldd	r25, Z+1	; 0x01
    2484:	8c 93       	st	X, r24

		if (Config_Ptr->timer_mode == NORMAL)
    2486:	e9 81       	ldd	r30, Y+1	; 0x01
    2488:	fa 81       	ldd	r31, Y+2	; 0x02
    248a:	86 81       	ldd	r24, Z+6	; 0x06
    248c:	88 23       	and	r24, r24
    248e:	41 f4       	brne	.+16     	; 0x24a0 <Timer_init+0x16c>
		{
			/* Enable Timer2 Overflow Interrupt */
			TIMSK |= (1 << TOIE2);
    2490:	a9 e5       	ldi	r26, 0x59	; 89
    2492:	b0 e0       	ldi	r27, 0x00	; 0
    2494:	e9 e5       	ldi	r30, 0x59	; 89
    2496:	f0 e0       	ldi	r31, 0x00	; 0
    2498:	80 81       	ld	r24, Z
    249a:	80 64       	ori	r24, 0x40	; 64
    249c:	8c 93       	st	X, r24
    249e:	1a c0       	rjmp	.+52     	; 0x24d4 <Timer_init+0x1a0>
		}
		else if(Config_Ptr->timer_mode == CTC)
    24a0:	e9 81       	ldd	r30, Y+1	; 0x01
    24a2:	fa 81       	ldd	r31, Y+2	; 0x02
    24a4:	86 81       	ldd	r24, Z+6	; 0x06
    24a6:	81 30       	cpi	r24, 0x01	; 1
    24a8:	a9 f4       	brne	.+42     	; 0x24d4 <Timer_init+0x1a0>
		{
			/* Setting Timer2 to CTC */
			TCCR2 |= (1 << WGM21);
    24aa:	a5 e4       	ldi	r26, 0x45	; 69
    24ac:	b0 e0       	ldi	r27, 0x00	; 0
    24ae:	e5 e4       	ldi	r30, 0x45	; 69
    24b0:	f0 e0       	ldi	r31, 0x00	; 0
    24b2:	80 81       	ld	r24, Z
    24b4:	88 60       	ori	r24, 0x08	; 8
    24b6:	8c 93       	st	X, r24

			/* Enable Timer2 Compare Interrupt */
			TIMSK |= (1 << OCIE2);
    24b8:	a9 e5       	ldi	r26, 0x59	; 89
    24ba:	b0 e0       	ldi	r27, 0x00	; 0
    24bc:	e9 e5       	ldi	r30, 0x59	; 89
    24be:	f0 e0       	ldi	r31, 0x00	; 0
    24c0:	80 81       	ld	r24, Z
    24c2:	80 68       	ori	r24, 0x80	; 128
    24c4:	8c 93       	st	X, r24

			/* Storing the Compare Match Value */
			OCR2 = (uint8)Config_Ptr->timer_compare_MatchValue;
    24c6:	a3 e4       	ldi	r26, 0x43	; 67
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e9 81       	ldd	r30, Y+1	; 0x01
    24cc:	fa 81       	ldd	r31, Y+2	; 0x02
    24ce:	82 81       	ldd	r24, Z+2	; 0x02
    24d0:	93 81       	ldd	r25, Z+3	; 0x03
    24d2:	8c 93       	st	X, r24
		{
			/* Do nothing */
		}

		/* Start Timer2 */
		TCCR2 |= (Config_Ptr->timer_clock);
    24d4:	a5 e4       	ldi	r26, 0x45	; 69
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e5 e4       	ldi	r30, 0x45	; 69
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	90 81       	ld	r25, Z
    24de:	e9 81       	ldd	r30, Y+1	; 0x01
    24e0:	fa 81       	ldd	r31, Y+2	; 0x02
    24e2:	85 81       	ldd	r24, Z+5	; 0x05
    24e4:	89 2b       	or	r24, r25
    24e6:	8c 93       	st	X, r24

		break;
	}
}
    24e8:	0f 90       	pop	r0
    24ea:	0f 90       	pop	r0
    24ec:	0f 90       	pop	r0
    24ee:	0f 90       	pop	r0
    24f0:	cf 91       	pop	r28
    24f2:	df 91       	pop	r29
    24f4:	08 95       	ret

000024f6 <Timer_deInit>:
		TCCR2&=0xF8;   /*CLOCK=0*/
	/*}
}
*/
void Timer_deInit(Timer_ID_Type timer_type)
{
    24f6:	df 93       	push	r29
    24f8:	cf 93       	push	r28
    24fa:	00 d0       	rcall	.+0      	; 0x24fc <Timer_deInit+0x6>
    24fc:	0f 92       	push	r0
    24fe:	cd b7       	in	r28, 0x3d	; 61
    2500:	de b7       	in	r29, 0x3e	; 62
    2502:	89 83       	std	Y+1, r24	; 0x01
	/* Clear all registers contents and Disable Interrupts */
	switch(timer_type)
    2504:	89 81       	ldd	r24, Y+1	; 0x01
    2506:	28 2f       	mov	r18, r24
    2508:	30 e0       	ldi	r19, 0x00	; 0
    250a:	3b 83       	std	Y+3, r19	; 0x03
    250c:	2a 83       	std	Y+2, r18	; 0x02
    250e:	8a 81       	ldd	r24, Y+2	; 0x02
    2510:	9b 81       	ldd	r25, Y+3	; 0x03
    2512:	81 30       	cpi	r24, 0x01	; 1
    2514:	91 05       	cpc	r25, r1
    2516:	d1 f0       	breq	.+52     	; 0x254c <Timer_deInit+0x56>
    2518:	2a 81       	ldd	r18, Y+2	; 0x02
    251a:	3b 81       	ldd	r19, Y+3	; 0x03
    251c:	22 30       	cpi	r18, 0x02	; 2
    251e:	31 05       	cpc	r19, r1
    2520:	41 f1       	breq	.+80     	; 0x2572 <Timer_deInit+0x7c>
    2522:	8a 81       	ldd	r24, Y+2	; 0x02
    2524:	9b 81       	ldd	r25, Y+3	; 0x03
    2526:	00 97       	sbiw	r24, 0x00	; 0
    2528:	a1 f5       	brne	.+104    	; 0x2592 <Timer_deInit+0x9c>
	{
	case TIMER0:
		TCCR0 = 0;
    252a:	e3 e5       	ldi	r30, 0x53	; 83
    252c:	f0 e0       	ldi	r31, 0x00	; 0
    252e:	10 82       	st	Z, r1
		TCNT0 = 0;
    2530:	e2 e5       	ldi	r30, 0x52	; 82
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	10 82       	st	Z, r1
		OCR0 = 0;
    2536:	ec e5       	ldi	r30, 0x5C	; 92
    2538:	f0 e0       	ldi	r31, 0x00	; 0
    253a:	10 82       	st	Z, r1
		TIMSK &= ~(1 << TOIE0) & ~(1 << OCIE0);
    253c:	a9 e5       	ldi	r26, 0x59	; 89
    253e:	b0 e0       	ldi	r27, 0x00	; 0
    2540:	e9 e5       	ldi	r30, 0x59	; 89
    2542:	f0 e0       	ldi	r31, 0x00	; 0
    2544:	80 81       	ld	r24, Z
    2546:	8c 7f       	andi	r24, 0xFC	; 252
    2548:	8c 93       	st	X, r24
    254a:	23 c0       	rjmp	.+70     	; 0x2592 <Timer_deInit+0x9c>
		break;
	case TIMER1:
		TCCR1A = 0;
    254c:	ef e4       	ldi	r30, 0x4F	; 79
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	10 82       	st	Z, r1
		TCNT1 = 0;
    2552:	ec e4       	ldi	r30, 0x4C	; 76
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	11 82       	std	Z+1, r1	; 0x01
    2558:	10 82       	st	Z, r1
		OCR1A = 0;
    255a:	ea e4       	ldi	r30, 0x4A	; 74
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	11 82       	std	Z+1, r1	; 0x01
    2560:	10 82       	st	Z, r1
		TIMSK &= ~(1 << TOIE1) & ~(1 << OCIE1A);
    2562:	a9 e5       	ldi	r26, 0x59	; 89
    2564:	b0 e0       	ldi	r27, 0x00	; 0
    2566:	e9 e5       	ldi	r30, 0x59	; 89
    2568:	f0 e0       	ldi	r31, 0x00	; 0
    256a:	80 81       	ld	r24, Z
    256c:	8b 7e       	andi	r24, 0xEB	; 235
    256e:	8c 93       	st	X, r24
    2570:	10 c0       	rjmp	.+32     	; 0x2592 <Timer_deInit+0x9c>
		break;
	case TIMER2:
		TCCR2 = 0;
    2572:	e5 e4       	ldi	r30, 0x45	; 69
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	10 82       	st	Z, r1
		TCNT2 = 0;
    2578:	e4 e4       	ldi	r30, 0x44	; 68
    257a:	f0 e0       	ldi	r31, 0x00	; 0
    257c:	10 82       	st	Z, r1
		OCR2 = 0;
    257e:	e3 e4       	ldi	r30, 0x43	; 67
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	10 82       	st	Z, r1
		TIMSK &= ~(1 << TOIE2) & ~(1 << OCIE2);
    2584:	a9 e5       	ldi	r26, 0x59	; 89
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	e9 e5       	ldi	r30, 0x59	; 89
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	80 81       	ld	r24, Z
    258e:	8f 73       	andi	r24, 0x3F	; 63
    2590:	8c 93       	st	X, r24
		break;
	}
}
    2592:	0f 90       	pop	r0
    2594:	0f 90       	pop	r0
    2596:	0f 90       	pop	r0
    2598:	cf 91       	pop	r28
    259a:	df 91       	pop	r29
    259c:	08 95       	ret

0000259e <Timer_setCallBack>:
       	g_Timer2_CallBackPtr=a_ptr;
       }
}
*/
void Timer_setCallBack(void(*a_ptr)(void), Timer_ID_Type a_timer_ID)
{
    259e:	df 93       	push	r29
    25a0:	cf 93       	push	r28
    25a2:	00 d0       	rcall	.+0      	; 0x25a4 <Timer_setCallBack+0x6>
    25a4:	00 d0       	rcall	.+0      	; 0x25a6 <Timer_setCallBack+0x8>
    25a6:	0f 92       	push	r0
    25a8:	cd b7       	in	r28, 0x3d	; 61
    25aa:	de b7       	in	r29, 0x3e	; 62
    25ac:	9a 83       	std	Y+2, r25	; 0x02
    25ae:	89 83       	std	Y+1, r24	; 0x01
    25b0:	6b 83       	std	Y+3, r22	; 0x03
	switch(a_timer_ID)
    25b2:	8b 81       	ldd	r24, Y+3	; 0x03
    25b4:	28 2f       	mov	r18, r24
    25b6:	30 e0       	ldi	r19, 0x00	; 0
    25b8:	3d 83       	std	Y+5, r19	; 0x05
    25ba:	2c 83       	std	Y+4, r18	; 0x04
    25bc:	8c 81       	ldd	r24, Y+4	; 0x04
    25be:	9d 81       	ldd	r25, Y+5	; 0x05
    25c0:	81 30       	cpi	r24, 0x01	; 1
    25c2:	91 05       	cpc	r25, r1
    25c4:	81 f0       	breq	.+32     	; 0x25e6 <Timer_setCallBack+0x48>
    25c6:	2c 81       	ldd	r18, Y+4	; 0x04
    25c8:	3d 81       	ldd	r19, Y+5	; 0x05
    25ca:	22 30       	cpi	r18, 0x02	; 2
    25cc:	31 05       	cpc	r19, r1
    25ce:	91 f0       	breq	.+36     	; 0x25f4 <Timer_setCallBack+0x56>
    25d0:	8c 81       	ldd	r24, Y+4	; 0x04
    25d2:	9d 81       	ldd	r25, Y+5	; 0x05
    25d4:	00 97       	sbiw	r24, 0x00	; 0
    25d6:	a1 f4       	brne	.+40     	; 0x2600 <Timer_setCallBack+0x62>
	{
	case TIMER0:
		g_Timer0_CallBackPtr= a_ptr;
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	9a 81       	ldd	r25, Y+2	; 0x02
    25dc:	90 93 90 01 	sts	0x0190, r25
    25e0:	80 93 8f 01 	sts	0x018F, r24
    25e4:	0d c0       	rjmp	.+26     	; 0x2600 <Timer_setCallBack+0x62>
		break;
	case TIMER1:
		g_Timer1_CallBackPtr = a_ptr;
    25e6:	89 81       	ldd	r24, Y+1	; 0x01
    25e8:	9a 81       	ldd	r25, Y+2	; 0x02
    25ea:	90 93 92 01 	sts	0x0192, r25
    25ee:	80 93 91 01 	sts	0x0191, r24
    25f2:	06 c0       	rjmp	.+12     	; 0x2600 <Timer_setCallBack+0x62>
		break;
	case TIMER2:
		g_Timer2_CallBackPtr = a_ptr;
    25f4:	89 81       	ldd	r24, Y+1	; 0x01
    25f6:	9a 81       	ldd	r25, Y+2	; 0x02
    25f8:	90 93 94 01 	sts	0x0194, r25
    25fc:	80 93 93 01 	sts	0x0193, r24
		break;
	}
}
    2600:	0f 90       	pop	r0
    2602:	0f 90       	pop	r0
    2604:	0f 90       	pop	r0
    2606:	0f 90       	pop	r0
    2608:	0f 90       	pop	r0
    260a:	cf 91       	pop	r28
    260c:	df 91       	pop	r29
    260e:	08 95       	ret

00002610 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType*Config_Ptr)
{
    2610:	df 93       	push	r29
    2612:	cf 93       	push	r28
    2614:	00 d0       	rcall	.+0      	; 0x2616 <TWI_init+0x6>
    2616:	cd b7       	in	r28, 0x3d	; 61
    2618:	de b7       	in	r29, 0x3e	; 62
    261a:	9a 83       	std	Y+2, r25	; 0x02
    261c:	89 83       	std	Y+1, r24	; 0x01
    /* inserting prescaler value in TWPS0,TWPS1*/

	TWSR = Config_Ptr->prescaler;
    261e:	a1 e2       	ldi	r26, 0x21	; 33
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	e9 81       	ldd	r30, Y+1	; 0x01
    2624:	fa 81       	ldd	r31, Y+2	; 0x02
    2626:	80 85       	ldd	r24, Z+8	; 0x08
    2628:	8c 93       	st	X, r24

	TWBR=Config_Ptr->bit_rate;
    262a:	20 e2       	ldi	r18, 0x20	; 32
    262c:	30 e0       	ldi	r19, 0x00	; 0
    262e:	e9 81       	ldd	r30, Y+1	; 0x01
    2630:	fa 81       	ldd	r31, Y+2	; 0x02
    2632:	84 81       	ldd	r24, Z+4	; 0x04
    2634:	95 81       	ldd	r25, Z+5	; 0x05
    2636:	a6 81       	ldd	r26, Z+6	; 0x06
    2638:	b7 81       	ldd	r27, Z+7	; 0x07
    263a:	f9 01       	movw	r30, r18
    263c:	80 83       	st	Z, r24
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = ((Config_Ptr->address&0x7F)<<1);
    263e:	22 e2       	ldi	r18, 0x22	; 34
    2640:	30 e0       	ldi	r19, 0x00	; 0
    2642:	e9 81       	ldd	r30, Y+1	; 0x01
    2644:	fa 81       	ldd	r31, Y+2	; 0x02
    2646:	80 81       	ld	r24, Z
    2648:	91 81       	ldd	r25, Z+1	; 0x01
    264a:	a2 81       	ldd	r26, Z+2	; 0x02
    264c:	b3 81       	ldd	r27, Z+3	; 0x03
    264e:	88 0f       	add	r24, r24
    2650:	f9 01       	movw	r30, r18
    2652:	80 83       	st	Z, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    2654:	e6 e5       	ldi	r30, 0x56	; 86
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	84 e0       	ldi	r24, 0x04	; 4
    265a:	80 83       	st	Z, r24
}
    265c:	0f 90       	pop	r0
    265e:	0f 90       	pop	r0
    2660:	cf 91       	pop	r28
    2662:	df 91       	pop	r29
    2664:	08 95       	ret

00002666 <TWI_start>:

void TWI_start(void)
{
    2666:	df 93       	push	r29
    2668:	cf 93       	push	r28
    266a:	cd b7       	in	r28, 0x3d	; 61
    266c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    266e:	e6 e5       	ldi	r30, 0x56	; 86
    2670:	f0 e0       	ldi	r31, 0x00	; 0
    2672:	84 ea       	ldi	r24, 0xA4	; 164
    2674:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2676:	e6 e5       	ldi	r30, 0x56	; 86
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	80 81       	ld	r24, Z
    267c:	88 23       	and	r24, r24
    267e:	dc f7       	brge	.-10     	; 0x2676 <TWI_start+0x10>
}
    2680:	cf 91       	pop	r28
    2682:	df 91       	pop	r29
    2684:	08 95       	ret

00002686 <TWI_stop>:

void TWI_stop(void)
{
    2686:	df 93       	push	r29
    2688:	cf 93       	push	r28
    268a:	cd b7       	in	r28, 0x3d	; 61
    268c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    268e:	e6 e5       	ldi	r30, 0x56	; 86
    2690:	f0 e0       	ldi	r31, 0x00	; 0
    2692:	84 e9       	ldi	r24, 0x94	; 148
    2694:	80 83       	st	Z, r24
}
    2696:	cf 91       	pop	r28
    2698:	df 91       	pop	r29
    269a:	08 95       	ret

0000269c <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    269c:	df 93       	push	r29
    269e:	cf 93       	push	r28
    26a0:	0f 92       	push	r0
    26a2:	cd b7       	in	r28, 0x3d	; 61
    26a4:	de b7       	in	r29, 0x3e	; 62
    26a6:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    26a8:	e3 e2       	ldi	r30, 0x23	; 35
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	89 81       	ldd	r24, Y+1	; 0x01
    26ae:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    26b0:	e6 e5       	ldi	r30, 0x56	; 86
    26b2:	f0 e0       	ldi	r31, 0x00	; 0
    26b4:	84 e8       	ldi	r24, 0x84	; 132
    26b6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    26b8:	e6 e5       	ldi	r30, 0x56	; 86
    26ba:	f0 e0       	ldi	r31, 0x00	; 0
    26bc:	80 81       	ld	r24, Z
    26be:	88 23       	and	r24, r24
    26c0:	dc f7       	brge	.-10     	; 0x26b8 <TWI_writeByte+0x1c>
}
    26c2:	0f 90       	pop	r0
    26c4:	cf 91       	pop	r28
    26c6:	df 91       	pop	r29
    26c8:	08 95       	ret

000026ca <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    26ca:	df 93       	push	r29
    26cc:	cf 93       	push	r28
    26ce:	cd b7       	in	r28, 0x3d	; 61
    26d0:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    26d2:	e6 e5       	ldi	r30, 0x56	; 86
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	84 ec       	ldi	r24, 0xC4	; 196
    26d8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    26da:	e6 e5       	ldi	r30, 0x56	; 86
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	80 81       	ld	r24, Z
    26e0:	88 23       	and	r24, r24
    26e2:	dc f7       	brge	.-10     	; 0x26da <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    26e4:	e3 e2       	ldi	r30, 0x23	; 35
    26e6:	f0 e0       	ldi	r31, 0x00	; 0
    26e8:	80 81       	ld	r24, Z
}
    26ea:	cf 91       	pop	r28
    26ec:	df 91       	pop	r29
    26ee:	08 95       	ret

000026f0 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    26f0:	df 93       	push	r29
    26f2:	cf 93       	push	r28
    26f4:	cd b7       	in	r28, 0x3d	; 61
    26f6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    26f8:	e6 e5       	ldi	r30, 0x56	; 86
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	84 e8       	ldi	r24, 0x84	; 132
    26fe:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2700:	e6 e5       	ldi	r30, 0x56	; 86
    2702:	f0 e0       	ldi	r31, 0x00	; 0
    2704:	80 81       	ld	r24, Z
    2706:	88 23       	and	r24, r24
    2708:	dc f7       	brge	.-10     	; 0x2700 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    270a:	e3 e2       	ldi	r30, 0x23	; 35
    270c:	f0 e0       	ldi	r31, 0x00	; 0
    270e:	80 81       	ld	r24, Z
}
    2710:	cf 91       	pop	r28
    2712:	df 91       	pop	r29
    2714:	08 95       	ret

00002716 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2716:	df 93       	push	r29
    2718:	cf 93       	push	r28
    271a:	0f 92       	push	r0
    271c:	cd b7       	in	r28, 0x3d	; 61
    271e:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2720:	e1 e2       	ldi	r30, 0x21	; 33
    2722:	f0 e0       	ldi	r31, 0x00	; 0
    2724:	80 81       	ld	r24, Z
    2726:	88 7f       	andi	r24, 0xF8	; 248
    2728:	89 83       	std	Y+1, r24	; 0x01
    return status;
    272a:	89 81       	ldd	r24, Y+1	; 0x01
}
    272c:	0f 90       	pop	r0
    272e:	cf 91       	pop	r28
    2730:	df 91       	pop	r29
    2732:	08 95       	ret

00002734 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType*Config_Ptr)
{
    2734:	df 93       	push	r29
    2736:	cf 93       	push	r28
    2738:	00 d0       	rcall	.+0      	; 0x273a <UART_init+0x6>
    273a:	00 d0       	rcall	.+0      	; 0x273c <UART_init+0x8>
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
    2740:	9c 83       	std	Y+4, r25	; 0x04
    2742:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    2744:	1a 82       	std	Y+2, r1	; 0x02
    2746:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2748:	eb e2       	ldi	r30, 0x2B	; 43
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	82 e0       	ldi	r24, 0x02	; 2
    274e:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 for(5/6/7/8 -bit mode) =1 for (9 bit-mode)
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2750:	ea e2       	ldi	r30, 0x2A	; 42
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	88 e1       	ldi	r24, 0x18	; 24
    2756:	80 83       	st	Z, r24
	 * USBS    = 0/1 One OR two stop bits
	 * UCSZ1:0 = xx for n-bit data mode (00/5)(01/6)(10/7)(11/8 or 9)
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	
	UCSRC = (1<<URSEL) | (Config_Ptr->parity   << UPM0)|\
    2758:	a0 e4       	ldi	r26, 0x40	; 64
    275a:	b0 e0       	ldi	r27, 0x00	; 0
    275c:	eb 81       	ldd	r30, Y+3	; 0x03
    275e:	fc 81       	ldd	r31, Y+4	; 0x04
    2760:	81 81       	ldd	r24, Z+1	; 0x01
    2762:	88 2f       	mov	r24, r24
    2764:	90 e0       	ldi	r25, 0x00	; 0
    2766:	82 95       	swap	r24
    2768:	92 95       	swap	r25
    276a:	90 7f       	andi	r25, 0xF0	; 240
    276c:	98 27       	eor	r25, r24
    276e:	80 7f       	andi	r24, 0xF0	; 240
    2770:	98 27       	eor	r25, r24
    2772:	28 2f       	mov	r18, r24
    2774:	20 68       	ori	r18, 0x80	; 128
    2776:	eb 81       	ldd	r30, Y+3	; 0x03
    2778:	fc 81       	ldd	r31, Y+4	; 0x04
    277a:	82 81       	ldd	r24, Z+2	; 0x02
    277c:	88 2f       	mov	r24, r24
    277e:	90 e0       	ldi	r25, 0x00	; 0
    2780:	88 0f       	add	r24, r24
    2782:	99 1f       	adc	r25, r25
    2784:	88 0f       	add	r24, r24
    2786:	99 1f       	adc	r25, r25
    2788:	88 0f       	add	r24, r24
    278a:	99 1f       	adc	r25, r25
    278c:	28 2b       	or	r18, r24
    278e:	eb 81       	ldd	r30, Y+3	; 0x03
    2790:	fc 81       	ldd	r31, Y+4	; 0x04
    2792:	80 81       	ld	r24, Z
    2794:	88 2f       	mov	r24, r24
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	88 0f       	add	r24, r24
    279a:	99 1f       	adc	r25, r25
    279c:	82 2b       	or	r24, r18
    279e:	8c 93       	st	X, r24
				             (Config_Ptr->stop_bit << USBS)|\
							 (Config_Ptr->bit_data << UCSZ0);

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr->baud_rate) * 8UL))) - 1);
    27a0:	eb 81       	ldd	r30, Y+3	; 0x03
    27a2:	fc 81       	ldd	r31, Y+4	; 0x04
    27a4:	83 81       	ldd	r24, Z+3	; 0x03
    27a6:	94 81       	ldd	r25, Z+4	; 0x04
    27a8:	a5 81       	ldd	r26, Z+5	; 0x05
    27aa:	b6 81       	ldd	r27, Z+6	; 0x06
    27ac:	88 0f       	add	r24, r24
    27ae:	99 1f       	adc	r25, r25
    27b0:	aa 1f       	adc	r26, r26
    27b2:	bb 1f       	adc	r27, r27
    27b4:	88 0f       	add	r24, r24
    27b6:	99 1f       	adc	r25, r25
    27b8:	aa 1f       	adc	r26, r26
    27ba:	bb 1f       	adc	r27, r27
    27bc:	88 0f       	add	r24, r24
    27be:	99 1f       	adc	r25, r25
    27c0:	aa 1f       	adc	r26, r26
    27c2:	bb 1f       	adc	r27, r27
    27c4:	9c 01       	movw	r18, r24
    27c6:	ad 01       	movw	r20, r26
    27c8:	80 e0       	ldi	r24, 0x00	; 0
    27ca:	92 e1       	ldi	r25, 0x12	; 18
    27cc:	aa e7       	ldi	r26, 0x7A	; 122
    27ce:	b0 e0       	ldi	r27, 0x00	; 0
    27d0:	bc 01       	movw	r22, r24
    27d2:	cd 01       	movw	r24, r26
    27d4:	0e 94 95 14 	call	0x292a	; 0x292a <__udivmodsi4>
    27d8:	da 01       	movw	r26, r20
    27da:	c9 01       	movw	r24, r18
    27dc:	01 97       	sbiw	r24, 0x01	; 1
    27de:	9a 83       	std	Y+2, r25	; 0x02
    27e0:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    27e2:	e0 e4       	ldi	r30, 0x40	; 64
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	89 81       	ldd	r24, Y+1	; 0x01
    27e8:	9a 81       	ldd	r25, Y+2	; 0x02
    27ea:	89 2f       	mov	r24, r25
    27ec:	99 27       	eor	r25, r25
    27ee:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    27f0:	e9 e2       	ldi	r30, 0x29	; 41
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	89 81       	ldd	r24, Y+1	; 0x01
    27f6:	80 83       	st	Z, r24
}
    27f8:	0f 90       	pop	r0
    27fa:	0f 90       	pop	r0
    27fc:	0f 90       	pop	r0
    27fe:	0f 90       	pop	r0
    2800:	cf 91       	pop	r28
    2802:	df 91       	pop	r29
    2804:	08 95       	ret

00002806 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2806:	df 93       	push	r29
    2808:	cf 93       	push	r28
    280a:	0f 92       	push	r0
    280c:	cd b7       	in	r28, 0x3d	; 61
    280e:	de b7       	in	r29, 0x3e	; 62
    2810:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2812:	eb e2       	ldi	r30, 0x2B	; 43
    2814:	f0 e0       	ldi	r31, 0x00	; 0
    2816:	80 81       	ld	r24, Z
    2818:	88 2f       	mov	r24, r24
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	80 72       	andi	r24, 0x20	; 32
    281e:	90 70       	andi	r25, 0x00	; 0
    2820:	00 97       	sbiw	r24, 0x00	; 0
    2822:	b9 f3       	breq	.-18     	; 0x2812 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2824:	ec e2       	ldi	r30, 0x2C	; 44
    2826:	f0 e0       	ldi	r31, 0x00	; 0
    2828:	89 81       	ldd	r24, Y+1	; 0x01
    282a:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    282c:	0f 90       	pop	r0
    282e:	cf 91       	pop	r28
    2830:	df 91       	pop	r29
    2832:	08 95       	ret

00002834 <UART_receiveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_receiveByte(void)
{
    2834:	df 93       	push	r29
    2836:	cf 93       	push	r28
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    283c:	eb e2       	ldi	r30, 0x2B	; 43
    283e:	f0 e0       	ldi	r31, 0x00	; 0
    2840:	80 81       	ld	r24, Z
    2842:	88 23       	and	r24, r24
    2844:	dc f7       	brge	.-10     	; 0x283c <UART_receiveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2846:	ec e2       	ldi	r30, 0x2C	; 44
    2848:	f0 e0       	ldi	r31, 0x00	; 0
    284a:	80 81       	ld	r24, Z
}
    284c:	cf 91       	pop	r28
    284e:	df 91       	pop	r29
    2850:	08 95       	ret

00002852 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2852:	df 93       	push	r29
    2854:	cf 93       	push	r28
    2856:	00 d0       	rcall	.+0      	; 0x2858 <UART_sendString+0x6>
    2858:	0f 92       	push	r0
    285a:	cd b7       	in	r28, 0x3d	; 61
    285c:	de b7       	in	r29, 0x3e	; 62
    285e:	9b 83       	std	Y+3, r25	; 0x03
    2860:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2862:	19 82       	std	Y+1, r1	; 0x01
    2864:	0e c0       	rjmp	.+28     	; 0x2882 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2866:	89 81       	ldd	r24, Y+1	; 0x01
    2868:	28 2f       	mov	r18, r24
    286a:	30 e0       	ldi	r19, 0x00	; 0
    286c:	8a 81       	ldd	r24, Y+2	; 0x02
    286e:	9b 81       	ldd	r25, Y+3	; 0x03
    2870:	fc 01       	movw	r30, r24
    2872:	e2 0f       	add	r30, r18
    2874:	f3 1f       	adc	r31, r19
    2876:	80 81       	ld	r24, Z
    2878:	0e 94 03 14 	call	0x2806	; 0x2806 <UART_sendByte>
		i++;
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	8f 5f       	subi	r24, 0xFF	; 255
    2880:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2882:	89 81       	ldd	r24, Y+1	; 0x01
    2884:	28 2f       	mov	r18, r24
    2886:	30 e0       	ldi	r19, 0x00	; 0
    2888:	8a 81       	ldd	r24, Y+2	; 0x02
    288a:	9b 81       	ldd	r25, Y+3	; 0x03
    288c:	fc 01       	movw	r30, r24
    288e:	e2 0f       	add	r30, r18
    2890:	f3 1f       	adc	r31, r19
    2892:	80 81       	ld	r24, Z
    2894:	88 23       	and	r24, r24
    2896:	39 f7       	brne	.-50     	; 0x2866 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    2898:	0f 90       	pop	r0
    289a:	0f 90       	pop	r0
    289c:	0f 90       	pop	r0
    289e:	cf 91       	pop	r28
    28a0:	df 91       	pop	r29
    28a2:	08 95       	ret

000028a4 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    28a4:	0f 93       	push	r16
    28a6:	1f 93       	push	r17
    28a8:	df 93       	push	r29
    28aa:	cf 93       	push	r28
    28ac:	00 d0       	rcall	.+0      	; 0x28ae <UART_receiveString+0xa>
    28ae:	0f 92       	push	r0
    28b0:	cd b7       	in	r28, 0x3d	; 61
    28b2:	de b7       	in	r29, 0x3e	; 62
    28b4:	9b 83       	std	Y+3, r25	; 0x03
    28b6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    28b8:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_receiveByte();
    28ba:	89 81       	ldd	r24, Y+1	; 0x01
    28bc:	28 2f       	mov	r18, r24
    28be:	30 e0       	ldi	r19, 0x00	; 0
    28c0:	8a 81       	ldd	r24, Y+2	; 0x02
    28c2:	9b 81       	ldd	r25, Y+3	; 0x03
    28c4:	8c 01       	movw	r16, r24
    28c6:	02 0f       	add	r16, r18
    28c8:	13 1f       	adc	r17, r19
    28ca:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    28ce:	f8 01       	movw	r30, r16
    28d0:	80 83       	st	Z, r24
    28d2:	0f c0       	rjmp	.+30     	; 0x28f2 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    28d4:	89 81       	ldd	r24, Y+1	; 0x01
    28d6:	8f 5f       	subi	r24, 0xFF	; 255
    28d8:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_receiveByte();
    28da:	89 81       	ldd	r24, Y+1	; 0x01
    28dc:	28 2f       	mov	r18, r24
    28de:	30 e0       	ldi	r19, 0x00	; 0
    28e0:	8a 81       	ldd	r24, Y+2	; 0x02
    28e2:	9b 81       	ldd	r25, Y+3	; 0x03
    28e4:	8c 01       	movw	r16, r24
    28e6:	02 0f       	add	r16, r18
    28e8:	13 1f       	adc	r17, r19
    28ea:	0e 94 1a 14 	call	0x2834	; 0x2834 <UART_receiveByte>
    28ee:	f8 01       	movw	r30, r16
    28f0:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_receiveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    28f2:	89 81       	ldd	r24, Y+1	; 0x01
    28f4:	28 2f       	mov	r18, r24
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	8a 81       	ldd	r24, Y+2	; 0x02
    28fa:	9b 81       	ldd	r25, Y+3	; 0x03
    28fc:	fc 01       	movw	r30, r24
    28fe:	e2 0f       	add	r30, r18
    2900:	f3 1f       	adc	r31, r19
    2902:	80 81       	ld	r24, Z
    2904:	83 32       	cpi	r24, 0x23	; 35
    2906:	31 f7       	brne	.-52     	; 0x28d4 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_receiveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2908:	89 81       	ldd	r24, Y+1	; 0x01
    290a:	28 2f       	mov	r18, r24
    290c:	30 e0       	ldi	r19, 0x00	; 0
    290e:	8a 81       	ldd	r24, Y+2	; 0x02
    2910:	9b 81       	ldd	r25, Y+3	; 0x03
    2912:	fc 01       	movw	r30, r24
    2914:	e2 0f       	add	r30, r18
    2916:	f3 1f       	adc	r31, r19
    2918:	10 82       	st	Z, r1
}
    291a:	0f 90       	pop	r0
    291c:	0f 90       	pop	r0
    291e:	0f 90       	pop	r0
    2920:	cf 91       	pop	r28
    2922:	df 91       	pop	r29
    2924:	1f 91       	pop	r17
    2926:	0f 91       	pop	r16
    2928:	08 95       	ret

0000292a <__udivmodsi4>:
    292a:	a1 e2       	ldi	r26, 0x21	; 33
    292c:	1a 2e       	mov	r1, r26
    292e:	aa 1b       	sub	r26, r26
    2930:	bb 1b       	sub	r27, r27
    2932:	fd 01       	movw	r30, r26
    2934:	0d c0       	rjmp	.+26     	; 0x2950 <__udivmodsi4_ep>

00002936 <__udivmodsi4_loop>:
    2936:	aa 1f       	adc	r26, r26
    2938:	bb 1f       	adc	r27, r27
    293a:	ee 1f       	adc	r30, r30
    293c:	ff 1f       	adc	r31, r31
    293e:	a2 17       	cp	r26, r18
    2940:	b3 07       	cpc	r27, r19
    2942:	e4 07       	cpc	r30, r20
    2944:	f5 07       	cpc	r31, r21
    2946:	20 f0       	brcs	.+8      	; 0x2950 <__udivmodsi4_ep>
    2948:	a2 1b       	sub	r26, r18
    294a:	b3 0b       	sbc	r27, r19
    294c:	e4 0b       	sbc	r30, r20
    294e:	f5 0b       	sbc	r31, r21

00002950 <__udivmodsi4_ep>:
    2950:	66 1f       	adc	r22, r22
    2952:	77 1f       	adc	r23, r23
    2954:	88 1f       	adc	r24, r24
    2956:	99 1f       	adc	r25, r25
    2958:	1a 94       	dec	r1
    295a:	69 f7       	brne	.-38     	; 0x2936 <__udivmodsi4_loop>
    295c:	60 95       	com	r22
    295e:	70 95       	com	r23
    2960:	80 95       	com	r24
    2962:	90 95       	com	r25
    2964:	9b 01       	movw	r18, r22
    2966:	ac 01       	movw	r20, r24
    2968:	bd 01       	movw	r22, r26
    296a:	cf 01       	movw	r24, r30
    296c:	08 95       	ret

0000296e <__prologue_saves__>:
    296e:	2f 92       	push	r2
    2970:	3f 92       	push	r3
    2972:	4f 92       	push	r4
    2974:	5f 92       	push	r5
    2976:	6f 92       	push	r6
    2978:	7f 92       	push	r7
    297a:	8f 92       	push	r8
    297c:	9f 92       	push	r9
    297e:	af 92       	push	r10
    2980:	bf 92       	push	r11
    2982:	cf 92       	push	r12
    2984:	df 92       	push	r13
    2986:	ef 92       	push	r14
    2988:	ff 92       	push	r15
    298a:	0f 93       	push	r16
    298c:	1f 93       	push	r17
    298e:	cf 93       	push	r28
    2990:	df 93       	push	r29
    2992:	cd b7       	in	r28, 0x3d	; 61
    2994:	de b7       	in	r29, 0x3e	; 62
    2996:	ca 1b       	sub	r28, r26
    2998:	db 0b       	sbc	r29, r27
    299a:	0f b6       	in	r0, 0x3f	; 63
    299c:	f8 94       	cli
    299e:	de bf       	out	0x3e, r29	; 62
    29a0:	0f be       	out	0x3f, r0	; 63
    29a2:	cd bf       	out	0x3d, r28	; 61
    29a4:	09 94       	ijmp

000029a6 <__epilogue_restores__>:
    29a6:	2a 88       	ldd	r2, Y+18	; 0x12
    29a8:	39 88       	ldd	r3, Y+17	; 0x11
    29aa:	48 88       	ldd	r4, Y+16	; 0x10
    29ac:	5f 84       	ldd	r5, Y+15	; 0x0f
    29ae:	6e 84       	ldd	r6, Y+14	; 0x0e
    29b0:	7d 84       	ldd	r7, Y+13	; 0x0d
    29b2:	8c 84       	ldd	r8, Y+12	; 0x0c
    29b4:	9b 84       	ldd	r9, Y+11	; 0x0b
    29b6:	aa 84       	ldd	r10, Y+10	; 0x0a
    29b8:	b9 84       	ldd	r11, Y+9	; 0x09
    29ba:	c8 84       	ldd	r12, Y+8	; 0x08
    29bc:	df 80       	ldd	r13, Y+7	; 0x07
    29be:	ee 80       	ldd	r14, Y+6	; 0x06
    29c0:	fd 80       	ldd	r15, Y+5	; 0x05
    29c2:	0c 81       	ldd	r16, Y+4	; 0x04
    29c4:	1b 81       	ldd	r17, Y+3	; 0x03
    29c6:	aa 81       	ldd	r26, Y+2	; 0x02
    29c8:	b9 81       	ldd	r27, Y+1	; 0x01
    29ca:	ce 0f       	add	r28, r30
    29cc:	d1 1d       	adc	r29, r1
    29ce:	0f b6       	in	r0, 0x3f	; 63
    29d0:	f8 94       	cli
    29d2:	de bf       	out	0x3e, r29	; 62
    29d4:	0f be       	out	0x3f, r0	; 63
    29d6:	cd bf       	out	0x3d, r28	; 61
    29d8:	ed 01       	movw	r28, r26
    29da:	08 95       	ret

000029dc <_exit>:
    29dc:	f8 94       	cli

000029de <__stop_program>:
    29de:	ff cf       	rjmp	.-2      	; 0x29de <__stop_program>
