Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.094,0.658
"Bus Turnaround Time (Slow 900mV 85C Model)",5.437,--
"Core (Slow 900mV 85C Model)",0.277,0.095
"Core Recovery/Removal (Slow 900mV 85C Model)",0.885,0.495
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.815,5.403
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.089,0.708
"Bus Turnaround Time (Slow 900mV 0C Model)",5.463,--
"Core (Slow 900mV 0C Model)",0.478,0.142
"Core Recovery/Removal (Slow 900mV 0C Model)",1.097,0.476
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.835,5.442
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.061,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.656,0.105
"Core Recovery/Removal (Fast 900mV 0C Model)",2.458,0.268
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",3.274,5.787
"Write (Fast 900mV 0C Model)",-0.067,-0.067
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
