
*** Running vivado
    with args -log TEST_02_Block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TEST_02_Block_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TEST_02_Block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top TEST_02_Block_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21904
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1837.742 ; gain = 186.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_wrapper' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:13]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_DAC_Controller_0_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_DAC_Controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_DAC_Controller_0_0' (1#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_DAC_Controller_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dac00_fast_shutdown' of module 'TEST_02_Block_DAC_Controller_0_0' is unconnected for instance 'DAC_Controller_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:215]
WARNING: [Synth 8-7071] port 'dac00_pl_event' of module 'TEST_02_Block_DAC_Controller_0_0' is unconnected for instance 'DAC_Controller_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:215]
WARNING: [Synth 8-7071] port 'dac0_sysref_int_gating' of module 'TEST_02_Block_DAC_Controller_0_0' is unconnected for instance 'DAC_Controller_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:215]
WARNING: [Synth 8-7071] port 'dac0_sysref_int_reenable' of module 'TEST_02_Block_DAC_Controller_0_0' is unconnected for instance 'DAC_Controller_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:215]
WARNING: [Synth 8-7023] instance 'DAC_Controller_0' of module 'TEST_02_Block_DAC_Controller_0_0' has 50 connections declared, but only 46 given [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:215]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_DAC_Controller_0_1' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_DAC_Controller_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_DAC_Controller_0_1' (2#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_DAC_Controller_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dac00_fast_shutdown' of module 'TEST_02_Block_DAC_Controller_0_1' is unconnected for instance 'DAC_Controller_1' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:262]
WARNING: [Synth 8-7071] port 'dac00_pl_event' of module 'TEST_02_Block_DAC_Controller_0_1' is unconnected for instance 'DAC_Controller_1' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:262]
WARNING: [Synth 8-7071] port 'dac0_sysref_int_gating' of module 'TEST_02_Block_DAC_Controller_0_1' is unconnected for instance 'DAC_Controller_1' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:262]
WARNING: [Synth 8-7071] port 'dac0_sysref_int_reenable' of module 'TEST_02_Block_DAC_Controller_0_1' is unconnected for instance 'DAC_Controller_1' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:262]
WARNING: [Synth 8-7023] instance 'DAC_Controller_1' of module 'TEST_02_Block_DAC_Controller_0_1' has 50 connections declared, but only 46 given [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:262]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_TimeController_0_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_TimeController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_TimeController_0_0' (3#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_TimeController_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_axi_interconnect_0_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:611]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1G0K3I8' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1851]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1G0K3I8' (4#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1851]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_8VT9G4' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2081]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_8VT9G4' (5#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2081]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_O3TJXL' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2311]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_auto_ds_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_auto_ds_0' (6#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_auto_pc_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_auto_pc_0' (7#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'TEST_02_Block_auto_pc_0' is unconnected for instance 'auto_pc' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2662]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'TEST_02_Block_auto_pc_0' is unconnected for instance 'auto_pc' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2662]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'TEST_02_Block_auto_pc_0' has 56 connections declared, but only 54 given [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2662]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_O3TJXL' (8#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2311]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1L1ERJX' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2719]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1L1ERJX' (9#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2719]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19P10OV' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2949]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19P10OV' (10#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:2949]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_xbar_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_xbar_0' (11#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arcache' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1771]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arlock' does not match port width (4) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1774]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1775]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arqos' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1776]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arregion' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1778]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awcache' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1784]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awlock' does not match port width (4) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1787]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1788]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awqos' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1789]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'TEST_02_Block_xbar_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_axi_interconnect_0_0' (12#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:611]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_proc_sys_reset_0_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_proc_sys_reset_0_0' (13#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'TEST_02_Block_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:507]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'TEST_02_Block_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:507]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'TEST_02_Block_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:507]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'TEST_02_Block_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:507]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'TEST_02_Block_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:507]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0' (14#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'clk_dac0' of module 'TEST_02_Block_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:514]
WARNING: [Synth 8-7071] port 'clk_dac1' of module 'TEST_02_Block_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:514]
WARNING: [Synth 8-7071] port 'irq' of module 'TEST_02_Block_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:514]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'TEST_02_Block_usp_rf_data_converter_0_0' has 54 connections declared, but only 51 given [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:514]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_zynq_ultra_ps_e_0_0' [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_zynq_ultra_ps_e_0_0' (15#1) [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/.Xil/Vivado-21012-DESKTOP-MCBJ7EB/realtime/TEST_02_Block_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block' (16#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_wrapper' (17#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1880.852 ; gain = 229.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.766 ; gain = 247.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.766 ; gain = 247.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1898.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/TEST_02_Block_zynq_ultra_ps_e_0_0/TEST_02_Block_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'TEST_02_Block_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_zynq_ultra_ps_e_0_0/TEST_02_Block_zynq_ultra_ps_e_0_0/TEST_02_Block_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'TEST_02_Block_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_xbar_0/TEST_02_Block_xbar_0/TEST_02_Block_xbar_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_xbar_0/TEST_02_Block_xbar_0/TEST_02_Block_xbar_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/xbar'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_ds_0/TEST_02_Block_auto_ds_0/TEST_02_Block_auto_ds_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_ds_0/TEST_02_Block_auto_ds_0/TEST_02_Block_auto_ds_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_pc_0/TEST_02_Block_auto_pc_0/TEST_02_Block_auto_pc_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_pc_0/TEST_02_Block_auto_pc_0/TEST_02_Block_auto_pc_0_in_context.xdc] for cell 'TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_proc_sys_reset_0_0/TEST_02_Block_proc_sys_reset_0_0/TEST_02_Block_proc_sys_reset_0_0_in_context.xdc] for cell 'TEST_02_Block_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_proc_sys_reset_0_0/TEST_02_Block_proc_sys_reset_0_0/TEST_02_Block_proc_sys_reset_0_0_in_context.xdc] for cell 'TEST_02_Block_i/proc_sys_reset_0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/TEST_02_Block_DAC_Controller_0_0/TEST_02_Block_DAC_Controller_0_0_in_context.xdc] for cell 'TEST_02_Block_i/DAC_Controller_0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_0/TEST_02_Block_DAC_Controller_0_0/TEST_02_Block_DAC_Controller_0_0_in_context.xdc] for cell 'TEST_02_Block_i/DAC_Controller_0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_TimeController_0_0/TEST_02_Block_TimeController_0_0/TEST_02_Block_TimeController_0_0_in_context.xdc] for cell 'TEST_02_Block_i/TimeController_0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_TimeController_0_0/TEST_02_Block_TimeController_0_0/TEST_02_Block_TimeController_0_0_in_context.xdc] for cell 'TEST_02_Block_i/TimeController_0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc] for cell 'TEST_02_Block_i/usp_rf_data_converter_0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc] for cell 'TEST_02_Block_i/usp_rf_data_converter_0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_1/TEST_02_Block_DAC_Controller_0_1/TEST_02_Block_DAC_Controller_0_1_in_context.xdc] for cell 'TEST_02_Block_i/DAC_Controller_1'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_DAC_Controller_0_1/TEST_02_Block_DAC_Controller_0_1/TEST_02_Block_DAC_Controller_0_1_in_context.xdc] for cell 'TEST_02_Block_i/DAC_Controller_1'
Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CKE'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CKE'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RESET_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RESET_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_WE_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_WE_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ALERT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ALERT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BG0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BG0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ACT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ACT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ODT'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ODT'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_PARITY'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_PARITY'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A2'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A2'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A3'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A3'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A4'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A4'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A5'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A5'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A6'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A6'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A7'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A7'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A8'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A8'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A9'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A9'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A10'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A10'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A11'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A11'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_C'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_C'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_T'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_T'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_N'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_N'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_P'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_P'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A12'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A12'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A13'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A13'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_6_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_6_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_7_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_7_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'VRP_69'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'VRP_69'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc:115]
Finished Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_02_Block_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/ZCU111_Rev1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_02_Block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_02_Block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1956.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1956.684 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.684 ; gain = 304.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.684 ; gain = 304.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for RF3_CLKO_A_C_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RF3_CLKO_A_C_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for RF3_CLKO_A_C_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RF3_CLKO_A_C_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for RFMC_DAC_00_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RFMC_DAC_00_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for RFMC_DAC_00_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RFMC_DAC_00_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for RFMC_DAC_10_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RFMC_DAC_10_N. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for RFMC_DAC_10_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RFMC_DAC_10_P. (constraint file  e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0/TEST_02_Block_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/DAC_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/TimeController_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TEST_02_Block_i/DAC_Controller_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.684 ; gain = 304.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.684 ; gain = 304.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.684 ; gain = 304.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2425.438 ; gain = 773.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2426.508 ; gain = 774.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2447.094 ; gain = 795.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |TEST_02_Block_xbar_0                    |         1|
|2     |TEST_02_Block_auto_ds_0                 |         1|
|3     |TEST_02_Block_auto_pc_0                 |         1|
|4     |TEST_02_Block_DAC_Controller_0_0        |         1|
|5     |TEST_02_Block_DAC_Controller_0_1        |         1|
|6     |TEST_02_Block_TimeController_0_0        |         1|
|7     |TEST_02_Block_proc_sys_reset_0_0        |         1|
|8     |TEST_02_Block_usp_rf_data_converter_0_0 |         1|
|9     |TEST_02_Block_zynq_ultra_ps_e_0_0       |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |TEST_02_Block_DAC_Controller_0        |     2|
|3     |TEST_02_Block_TimeController_0        |     1|
|4     |TEST_02_Block_auto_ds                 |     1|
|5     |TEST_02_Block_auto_pc                 |     1|
|6     |TEST_02_Block_proc_sys_reset_0        |     1|
|7     |TEST_02_Block_usp_rf_data_converter_0 |     1|
|8     |TEST_02_Block_xbar                    |     1|
|9     |TEST_02_Block_zynq_ultra_ps_e_0       |     1|
|10    |OBUF                                  |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.832 ; gain = 742.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.832 ; gain = 800.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2463.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2507.434 ; gain = 1345.379
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/TEST_02_Block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TEST_02_Block_wrapper_utilization_synth.rpt -pb TEST_02_Block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 25 16:40:51 2023...
