verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/sim/SoC_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/sim/ila_debug.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/AXI4_Mapping.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/Dual_Port_BRAM.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/Matrix_Vector_Multiplication.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/PMAU.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ipshared/63d3/RTL/MY_IP.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/sim/SoC_MY_IP_0_0.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/sim/bd_d7be_one_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/sim/bd_d7be_arsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/sim/bd_d7be_rsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/sim/bd_d7be_awsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/sim/bd_d7be_wsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/sim/bd_d7be_bsw_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/sim/bd_d7be_s00mmu_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/sim/bd_d7be_s00tr_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/sim/bd_d7be_s00sic_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/sim/bd_d7be_s00a2s_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/sim/bd_d7be_sarn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/sim/bd_d7be_srn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/sim/bd_d7be_sawn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/sim/bd_d7be_swn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/sim/bd_d7be_sbn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/sim/bd_d7be_s01mmu_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/sim/bd_d7be_s01tr_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/sim/bd_d7be_s01sic_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/sim/bd_d7be_s01a2s_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/sim/bd_d7be_sarn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/sim/bd_d7be_srn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/sim/bd_d7be_sawn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/sim/bd_d7be_swn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/sim/bd_d7be_sbn_1.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/sim/bd_d7be_m00s2a_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/sim/bd_d7be_m00arn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/sim/bd_d7be_m00rn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/sim/bd_d7be_m00awn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/sim/bd_d7be_m00wn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/sim/bd_d7be_m00bn_0.sv" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/sim/bd_d7be_m00e_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/abef/hdl" --include "../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/IP/IP.srcs/sources_1/ip/ila_debug/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/verilog" --include "../../../../SoC.gen/sources_1/bd/SoC/ipshared/66be/hdl/verilog" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/sim/bd_d7be.v" \
"../../../../SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/sim/SoC_axi_smc_0.v" \
"../../../../SoC.gen/sources_1/bd/SoC/sim/SoC.v" \

verilog xil_defaultlib "glbl.v"

nosort
