
*** Running vivado
    with args -log system_AXITDC_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_AXITDC_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_AXITDC_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 565.145 ; gain = 181.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alumn/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXITDC_0_0
Command: synth_design -top system_AXITDC_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1417.957 ; gain = 438.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_AXITDC_0_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/synth/system_AXITDC_0_0.vhd:120]
	Parameter NTaps bound to: 192 - type: integer 
INFO: [Synth 8-3491] module 'AXITDC' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:29' bound to instance 'U0' of component 'AXITDC' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/synth/system_AXITDC_0_0.vhd:262]
INFO: [Synth 8-638] synthesizing module 'AXITDC' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:107]
INFO: [Synth 8-3491] module 'axi_gpio_0' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:59' bound to instance 'AXI_control' of component 'axi_gpio_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:229]
INFO: [Synth 8-638] synthesizing module 'axi_gpio_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 2 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio_0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_bram_ctrl_0' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:59' bound to instance 'AXI_memory' of component 'axi_bram_ctrl_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 4096 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:263]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:108]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'BRAM' of component 'blk_mem_gen_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:304]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.896042 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at 'c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'TDCchannel' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/TDCchannel.vhd:62]
INFO: [Synth 8-638] synthesizing module 'delayLine' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:42]
INFO: [Synth 8-113] binding component instance 'firstCarry' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:88]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:99]
INFO: [Synth 8-638] synthesizing module 'risingEdgeDetector' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/risingEdgeDetector.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'risingEdgeDetector' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/risingEdgeDetector.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'delayLine' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/delayLine.vhd:42]
INFO: [Synth 8-638] synthesizing module 'encoder' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:43]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:75]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:89]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:61]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized0' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized1' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized2' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized3' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized3' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized2' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized1' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'encoder' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/encoder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/counter.vhd:35]
INFO: [Synth 8-638] synthesizing module 'control' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/control.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/control.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'TDCchannel' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/TDCchannel.vhd:62]
INFO: [Synth 8-638] synthesizing module 'sync' [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/sync.vhd:37]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'AXITDC' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ipshared/12d1/src/AXITDC.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'system_AXITDC_0_0' (0#1) [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/synth/system_AXITDC_0_0.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:661]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:661]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:923]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERRIN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_REG_RST in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_REGCE in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[7] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[6] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[5] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[4] in module blk_mem_gen_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[3] in module blk_mem_gen_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'U0/AXI_control/U0'
Finished Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'U0/AXI_control/U0'
Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'U0/AXI_control/U0'
Finished Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'U0/AXI_control/U0'
Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/Arty-A7-35-Master-clean.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/src/Arty-A7-35-Master-clean.xdc] for cell 'U0'
Parsing XDC File [C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_AXITDC_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_AXITDC_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FDR => FDRE: 25 instances
  MUXCY_L => MUXCY: 4 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/AXI_control/U0. (constraint file  C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/dont_touch.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for U0/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/AXI_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/AXI_memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                    idle |                              001 |                              001
                   clear |                              010 |                              100
                clr_done |                              011 |                              101
                 running |                              100 |                              010
                run_done |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 17    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              192 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 135   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   9 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 71    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AXITDC      | TDC/encoder/validOut_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    60|
|2     |LUT1     |     5|
|3     |LUT2     |    88|
|4     |LUT3     |   105|
|5     |LUT4     |    99|
|6     |LUT5     |    58|
|7     |LUT6     |   279|
|8     |MUXCY_L  |     3|
|9     |RAMB36E1 |     4|
|10    |SRL16E   |    13|
|11    |XORCY    |     4|
|12    |FDCE     |     9|
|13    |FDR      |     9|
|14    |FDRE     |  1061|
|15    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1781.312 ; gain = 802.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1781.312 ; gain = 802.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDR => FDRE: 9 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 54fd8827
INFO: [Common 17-83] Releasing license: Synthesis
268 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1781.312 ; gain = 1197.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/system_AXITDC_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_AXITDC_0_0, cache-ID = 1daee9d04f00e6f2
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1781.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.runs/system_AXITDC_0_0_synth_1/system_AXITDC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_AXITDC_0_0_utilization_synth.rpt -pb system_AXITDC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 10:33:41 2025...
