# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Uni_Projektas_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package corr_package
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wizard_ram
# -- Compiling architecture SYN of wizard_ram
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Clock_divider
# -- Compiling architecture arc of Clock_divider
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity big_ram_wizard
# -- Compiling architecture SYN of big_ram_wizard
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity ADC_ram_shifter
# -- Compiling architecture arc of ADC_ram_shifter
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UART_Controller
# -- Compiling architecture arc of UART_Controller
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UART_TX
# -- Compiling architecture arc of UART_TX
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART_FIFO_wizard
# -- Compiling architecture SYN of uart_fifo_wizard
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package corr_package
# -- Compiling entity ADC_Manager
# -- Compiling architecture arc of ADC_Manager
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corr_package
# -- Compiling entity Correlation_function
# -- Compiling architecture arc1 of Correlation_function
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package corr_package
# -- Compiling entity UNI_Projektas
# -- Compiling architecture arc of UNI_Projektas
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim/UNI_Projektas.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UNI_Projektas_vhd_tst
# -- Compiling architecture UNI_Projektas_arch of UNI_Projektas_vhd_tst
# ** Warning: [4] C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim/UNI_Projektas.vht(91): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim/UNI_Projektas.vht(96): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  UNI_Projektas
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps UNI_Projektas 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.corr_package
# Loading work.uni_projektas(arc)
# Loading work.adc_ram_shifter(arc)
# Loading work.adc_manager(arc)
# Loading work.wizard_ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.clock_divider(arc)
# Loading work.correlation_function(arc1)
# Loading work.big_ram_wizard(syn)
# Loading work.uart_controller(arc)
# Loading work.uart_tx(arc)
# Loading work.uart_fifo_wizard(syn)
# Loading altera_mf.scfifo(behavior)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 12244
# 
#           Attempting to use alternate WLF file "./wlftwvsg3n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwvsg3n
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas/ram1/altsyncram_component
vsim work.uni_projektas_vhd_tst
# vsim work.uni_projektas_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.uni_projektas_vhd_tst(uni_projektas_arch)
# Loading work.corr_package
# Loading work.uni_projektas(arc)
# Loading work.adc_ram_shifter(arc)
# Loading work.adc_manager(arc)
# Loading work.wizard_ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.clock_divider(arc)
# Loading work.correlation_function(arc1)
# Loading work.big_ram_wizard(syn)
# Loading work.uart_controller(arc)
# Loading work.uart_tx(arc)
# Loading work.uart_fifo_wizard(syn)
# Loading altera_mf.scfifo(behavior)
add wave -position end  sim:/uni_projektas_vhd_tst/ADC_IN
add wave -position end  sim:/uni_projektas_vhd_tst/CLK
add wave -position end  sim:/uni_projektas_vhd_tst/DATA_OUT
add wave -position end  sim:/uni_projektas_vhd_tst/SYNC
add wave -position end  sim:/uni_projektas_vhd_tst/UART_RX
add wave -position end  sim:/uni_projektas_vhd_tst/UART_TX
add wave -position end  sim:/uni_projektas_vhd_tst/VOLTAGE_DATA_LEN
add wave -position end  sim:/uni_projektas_vhd_tst/adc_buffer
add wave -position end  sim:/uni_projektas_vhd_tst/arrIndex
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 12244
# 
#           Attempting to use alternate WLF file "./wlftr4rh1b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftr4rh1b
# 
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Fatal: (vsim-3421) Value 4800 for half_clock is out of range 0 to 4095.
#    Time: 10 ns  Iteration: 0  Process: /uni_projektas_vhd_tst/i1/UART_Controller_1/uart_clk_divider/line__24 File: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
# Fatal error in Process line__24 at C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd line 27
# 
# HDL call sequence:
# Stopped at C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd 27 Process line__24
# 
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Clock_divider
# -- Compiling architecture arc of Clock_divider
restart
# Loading work.clock_divider(arc)
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/corr_long
add wave -position end  sim:/uni_projektas_vhd_tst/i1/ADC_Manager1/DATA_DONE
restart
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/corr_long
add wave -position end  sim:/uni_projektas_vhd_tst/i1/UART_Controller_1/uart_tx_1/tx_curr_state
restart
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/corr_long
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package corr_package
# -- Compiling entity ADC_Manager
# -- Compiling architecture arc of ADC_Manager
restart
# Loading work.adc_manager(arc)
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/corr_long
add wave -position end  sim:/uni_projektas_vhd_tst/i1/UART_Controller_1/SEND_DATA_IN_REQ
add wave -position end  sim:/uni_projektas_vhd_tst/i1/UART_Controller_1/curr_state
restart
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/ram1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /uni_projektas_vhd_tst/i1/wizard_ram_1/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /uni_projektas_vhd_tst/i1/corr_long
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
