-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Aug 19 16:28:20 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      42  180087     180092            0  0        ? 
    Design Total:                                     42  180087     180092            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                   Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------ ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                               
    BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(1,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                
    ccs_in(2,64)                                          0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                          0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                             
    mgc_add(10,0,10,0,10)                                10.000     0.000     10.000            9.000   0.558          1           1 
    mgc_add(10,0,10,0,11)                                10.000     0.000     10.000            9.000   0.558          0           1 
    mgc_add(10,0,9,0,10)                                 10.000     0.000     10.000            9.000   0.558          1           1 
    mgc_add(22,0,1,1,23)                                 22.000     0.000     22.000           21.000   0.606          1           0 
    mgc_add(3,0,3,0,3)                                    3.000     0.000      3.000            2.000   0.250          1           1 
    mgc_add(32,0,10,0,32)                                32.000     0.000     32.000           31.000   0.646          1           0 
    mgc_add(4,0,2,1,4)                                    4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(4,0,4,0,4)                                    4.000     0.000      4.000            3.000   0.250          1           1 
    mgc_add(64,0,64,0,64)                                64.000     0.000     64.000           63.000   0.774          5           3 
    mgc_add(9,0,1,0,10)                                   9.000     0.000      9.000            8.000   0.554          0           1 
    mgc_add(9,0,2,1,10)                                   9.000     0.000      9.000            8.000   0.554          1           0 
    mgc_add3(10,0,9,0,10,0,11)                           10.000     0.000     10.000            9.000   0.835          0           1 
    mgc_add3(10,0,9,0,9,0,10)                            10.000     0.000     10.000            9.000   0.835          1           1 
    mgc_add3(11,0,9,0,10,0,11)                           11.000     0.000     11.000           10.000   0.839          1           0 
    mgc_and(1,2)                                          1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_and(10,2)                                        10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_and(9,2)                                          9.000     0.000      9.000            0.000   0.266          0           1 
    mgc_mul(64,0,64,0,64)                              6670.000    10.000      0.000            0.000  12.542          1           1 
    mgc_mux(10,1,2)                                      10.000     0.000     10.000            0.000   0.266          0           2 
    mgc_mux(4,1,2)                                        4.000     0.000      4.000            0.000   0.266          0           2 
    mgc_mux(64,1,2)                                      64.000     0.000     64.000            0.000   0.532          3           3 
    mgc_mux(9,1,2)                                        9.000     0.000      9.000            0.000   0.266          0           1 
    mgc_mux1hot(64,5)                                   141.720     0.000    141.720            0.000   0.782          0           1 
    mgc_nand(1,3)                                         1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,2)                                          1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_not(1)                                            0.000     0.000      0.000            0.000   0.000          0           8 
    mgc_not(4)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                           0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,11)                                          2.000     0.000      2.000            0.000   0.532          0           2 
    mgc_or(1,12)                                          3.000     0.000      3.000            0.000   0.532          0           1 
    mgc_or(1,2)                                           1.000     0.000      1.000            0.000   0.266          0           4 
    mgc_or(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.103          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.103          0           5 
    mgc_reg_pos(9,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_rem(65,65,1)                                   5859.682     0.000   5859.682            0.000 232.146          1           1 
    mgc_shift_l(1,0,4,10)                                 8.738     0.000      8.738            0.000   0.266          1           1 
    [Lib: mgc_ioport]                                                                                                                
    mgc_io_sync(0)                                        0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                     
    TOTAL AREA (After Assignment):                    13201.140    10.000   6531.000          247.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   13165.4          19932.9          13204.1        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           13165.4 (100%)   19929.9 (100%)   13201.1 (100%) 
      MUX:                192.0   (1%)     394.7   (2%)     370.7   (3%) 
      FUNC:             12973.4  (99%)   19502.2  (98%)   12796.4  (97%) 
      LOGIC:                0.0             33.0   (0%)      34.0   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              3.0   (0%)       3.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              3.0 (100%)       3.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:acc#5.psp                    64         Y           Y      COMP_LOOP:acc#5.psp                                   
    COMP_LOOP:acc#8.itm                    64         Y           Y      COMP_LOOP:acc#8.itm                                   
    COMP_LOOP:mul.psp                      64         Y           Y      COMP_LOOP:mul.psp                                     
    factor1.sva                            64         Y           Y      factor1.sva                                           
    modulo:result:rem:cmp.a(63:0)          64                            modulo:result:rem:cmp.a(63:0)                         
    modulo:result:rem:cmp.b(63:0)          64                            modulo:result:rem:cmp.b(63:0)                         
    p.sva                                  64         Y           Y      p.sva                                                 
    COMP_LOOP:acc#1.cse.sva                10         Y           Y      COMP_LOOP:acc#1.cse.sva                               
    COMP_LOOP:slc()(31-1).itm              10         Y           Y      COMP_LOOP:slc()(31-1).itm                             
    STAGE_LOOP:lshift.psp.sva              10         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j.sva(9:0)                    10         Y           Y      VEC_LOOP:j.sva(9:0)                                   
    COMP_LOOP:k(9:0).sva(8:0)               9         Y           Y      COMP_LOOP:k(9:0).sva(8:0)                             
    STAGE_LOOP:i(3:0).sva                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    exit:COMP_LOOP.sva                      1         Y           Y      exit:COMP_LOOP.sva                                    
    reg(vec:rsc.triosy:obj.ld).cse          1                            reg(vec:rsc.triosy:obj.ld).cse                        
                                                                                                                               
    Total:                                503            374         374 (Total Gating Ratio: 0.74, CG Opt Gating Ratio: 0.74) 
    
  Timing Report
    Critical Path
      Max Delay:  15.753598
      Slack:      4.246402
      
      Path                                                                                                                Startpoint                                                     Endpoint                                                       Delay   Slack   
      ------------------------------------------------------------------------------------------------------------------- -------------------------------------------------------------- -------------------------------------------------------------- ------- -------
      1                                                                                                                   inPlaceNTT_DIT_precomp/twiddle:rsc.q                           inPlaceNTT_DIT_precomp/twiddle:rsc.radr                        15.7536 4.2464  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp/twiddle:rsc.q                                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q                                                                                                                                                            0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:wrs(q_d)(63-0)                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp/twiddle:rsci.q_d                                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.q_d                                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15                                                                      mgc_mux_64_1_2                                                                                                                0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15.itm                                                                                                                                                                                                0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(z.out#2)(9-0)                                                                                                                                                                                         0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.radr_d                                                                                                                                                                                                 0.0000  14.5836 
        inPlaceNTT_DIT_precomp/twiddle:rsci.radr_d                                                                                                                                                                                                      0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/radr_d                                                                                                                                                       0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:slc(radr_d)(9-0)                                                                                                                               0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:asn(radr)                                                                                                                                      0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/radr                                                                                                                                                         0.0000  14.5836 
        inPlaceNTT_DIT_precomp/twiddle:rsc.radr                                                                                                                                                                                                         1.1700  15.7536 
                                                                                                                                                                                                                                                                        
      2                                                                                                                   inPlaceNTT_DIT_precomp/vec:rsc.q                               inPlaceNTT_DIT_precomp/twiddle:rsc.radr                        15.7536 4.2464  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp/vec:rsc.q                                                                                                                                                                                                                1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/q                                                                                                                                                           0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/q_d                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT_precomp/vec:rsci.q_d                                                                                                                                                                                                             0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/vec:rsci.q_d                                                                                                                                                                                                        0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#14                                                                      mgc_mux_64_1_2                                                                                                                0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#14.itm                                                                                                                                                                                                0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(z.out#2)(9-0)                                                                                                                                                                                         0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.radr_d                                                                                                                                                                                                 0.0000  14.5836 
        inPlaceNTT_DIT_precomp/twiddle:rsci.radr_d                                                                                                                                                                                                      0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/radr_d                                                                                                                                                       0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:slc(radr_d)(9-0)                                                                                                                               0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:asn(radr)                                                                                                                                      0.0000  14.5836 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/radr                                                                                                                                                         0.0000  14.5836 
        inPlaceNTT_DIT_precomp/twiddle:rsc.radr                                                                                                                                                                                                         1.1700  15.7536 
                                                                                                                                                                                                                                                                        
      3                                                                                                                   inPlaceNTT_DIT_precomp/twiddle:rsc.q                           inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 15.3656 4.6344  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp/twiddle:rsc.q                                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q                                                                                                                                                            0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:wrs(q_d)(63-0)                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp/twiddle:rsci.q_d                                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.q_d                                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15                                                                      mgc_mux_64_1_2                                                                                                                0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15.itm                                                                                                                                                                                                0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  15.3656 
                                                                                                                                                                                                                                                                        
      4                                                                                                                   inPlaceNTT_DIT_precomp/vec:rsc.q                               inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 15.3656 4.6344  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp/vec:rsc.q                                                                                                                                                                                                                1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/q                                                                                                                                                           0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/q_d                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT_precomp/vec:rsci.q_d                                                                                                                                                                                                             0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/vec:rsci.q_d                                                                                                                                                                                                        0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#14                                                                      mgc_mux_64_1_2                                                                                                                0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#14.itm                                                                                                                                                                                                0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  15.3656 
                                                                                                                                                                                                                                                                        
      5                                                                                                                   inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 15.1113 4.8887  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)                                                                                                                                                                                       0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs                                                                                                                                                                                                   0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm                                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp                                                                 mgc_rem_65_65_1                                                                                                               12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z                                                                                                                                                                                             0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                  0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                              0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc                                                                      mgc_addc_64_0_64_0_64                                                                                                         0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm                                                                                                                                                                                                0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux                                                                          mgc_mux_64_1_2                                                                                                                0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse                                                                                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5                                                                       mgc_addc_64_0_64_0_64                                                                                                         0.7742  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2                                                                                                                                                                                           0.0000  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  15.1113 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  15.1113 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  15.1113 
                                                                                                                                                                                                                                                                        
      6                                                                                                                   inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0)) inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 15.1113 4.8887  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)                                                                                                                                                                                       0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu                                                                                                                                                                                                   0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm                                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp                                                                 mgc_rem_65_65_1                                                                                                               12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z                                                                                                                                                                                             0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                  0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                              0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc                                                                      mgc_addc_64_0_64_0_64                                                                                                         0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm                                                                                                                                                                                                0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux                                                                          mgc_mux_64_1_2                                                                                                                0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse                                                                                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5                                                                       mgc_addc_64_0_64_0_64                                                                                                         0.7742  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2                                                                                                                                                                                           0.0000  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  15.1113 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  15.1113 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  15.1113 
                                                                                                                                                                                                                                                                        
      7                                                                                                                   inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))             inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 14.7403 5.2597  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                                                     0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not                                                                      mgc_not_4                                                                                                                     0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm                                                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc                                                                     mgc_addc_4_0_4_0_4                                                                                                            0.2500  0.3526  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm                                                                                                                                                                                               0.0000  0.3526  
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#2                                                                      mgc_mux_4_1_2                                                                                                                 0.2660  0.6186  
        inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#2.itm                                                                                                                                                                                                0.0000  0.6186  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_10                                                                                                       0.2660  0.8846  
        inPlaceNTT_DIT_precomp:core/z.out                                                                                                                                                                                                               0.0000  0.8846  
        inPlaceNTT_DIT_precomp:core/conc#1                                                                                                                                                                                                              0.0000  0.8846  
        inPlaceNTT_DIT_precomp:core/conc#1.itm                                                                                                                                                                                                          0.0000  0.8846  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15                                                                      mgc_mux_64_1_2                                                                                                                0.5321  1.4167  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15.itm                                                                                                                                                                                                0.0000  1.4167  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 13.9582 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  13.9582 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  14.7403 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  14.7403 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  14.7403 
                                                                                                                                                                                                                                                                        
      8                                                                                                                   inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) inPlaceNTT_DIT_precomp/vec:rsc.d                               14.7250 5.2750  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)                                                                                                                                                                                       0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs                                                                                                                                                                                                   0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm                                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp                                                                 mgc_rem_65_65_1                                                                                                               12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z                                                                                                                                                                                             0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                  0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                              0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc                                                                      mgc_addc_64_0_64_0_64                                                                                                         0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm                                                                                                                                                                                                0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux                                                                          mgc_mux_64_1_2                                                                                                                0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse                                                                                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:asn(vec:rsci.d_d)                                                                                                                                                                                         0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsci.d_d                                                                                                                                                                                                        0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsci.d_d                                                                                                                                                                                                             0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/d_d                                                                                                                                                         0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:slc(d_d)(63-0)                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:asn(d)                                                                                                                                            0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/d                                                                                                                                                           0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc.d                                                                                                                                                                                                                1.1700  14.7250 
                                                                                                                                                                                                                                                                        
      9                                                                                                                   inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0)) inPlaceNTT_DIT_precomp/vec:rsc.d                               14.7250 5.2750  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)                                                                                                                                                                                       0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu                                                                                                                                                                                                   0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm                                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp                                                                 mgc_rem_65_65_1                                                                                                               12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z                                                                                                                                                                                             0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                  0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                              0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc                                                                      mgc_addc_64_0_64_0_64                                                                                                         0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm                                                                                                                                                                                                0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux                                                                          mgc_mux_64_1_2                                                                                                                0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse                                                                                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:asn(vec:rsci.d_d)                                                                                                                                                                                         0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsci.d_d                                                                                                                                                                                                        0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsci.d_d                                                                                                                                                                                                             0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/d_d                                                                                                                                                         0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:slc(d_d)(63-0)                                                                                                                                    0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/COMP_LOOP:asn(d)                                                                                                                                            0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)gen/d                                                                                                                                                           0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc.d                                                                                                                                                                                                                1.1700  14.7250 
                                                                                                                                                                                                                                                                        
      10                                                                                                                  inPlaceNTT_DIT_precomp/twiddle:rsc.q                           inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) 14.5836 5.4164  
                                                                                                                                                                                                                                                                        
        Instance                                                                                                          Component                                                                                                                     Delta   Delay   
        --------                                                                                                          ---------                                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp/twiddle:rsc.q                                                                                                                                                                                                            1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q                                                                                                                                                            0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:wrs(q_d)(63-0)                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp/twiddle:rsci.q_d                                                                                                                                                                                                         0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.q_d                                                                                                                                                                                                    0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15                                                                      mgc_mux_64_1_2                                                                                                                0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#15.itm                                                                                                                                                                                                0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                                                          12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                             0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_5                                                                                                              0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                 0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                                    0.0000  15.3656 
                                                                                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                       Port                                        Slack (Delay) Messages 
      -------------------------------------------------------------- ----------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(p)                             p:rsci.idat                               20.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))             STAGE_LOOP:i:STAGE_LOOP:i:mux.itm         18.8115  1.1885          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.ld)         and#43.itm                                18.5615  1.4385          
      inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0)) COMP_LOOP:mux1h.itm                        4.6344 15.3656          
      inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0)) p.sva                                     17.0349  2.9651          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j.sva(9:0))           VEC_LOOP:j:VEC_LOOP:j:and.itm             19.0736  0.9264          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)         z.out                                      5.2597 14.7403          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(9:0).sva(8:0))     COMP_LOOP:k:COMP_LOOP:k:and.itm           18.8115  1.1885          
      inPlaceNTT_DIT_precomp:core/reg(exit:COMP_LOOP)                COMP_LOOP:not.itm                         18.5197  1.4803          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:slc()(31-1))         COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm 19.0624  0.9376          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#1)               COMP_LOOP:acc#1.itm                       19.3396  0.6604          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:mul.psp)             z.out#2                                    4.6344 15.3656          
      inPlaceNTT_DIT_precomp:core/reg(factor1)                       vec:rsci.q_d                               4.2464 15.7536          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#8)               COMP_LOOP:acc#8.itm#2                      5.6708 14.3292          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#5.psp)           COMP_LOOP:acc#5.psp:mx0w2                  4.8887 15.1113          
      inPlaceNTT_DIT_precomp                                         vec:rsc.wadr                              18.4614  1.5386          
      inPlaceNTT_DIT_precomp                                         vec:rsc.d                                  5.2750 14.7250          
      inPlaceNTT_DIT_precomp                                         vec:rsc.we                                18.5640  1.4360          
      inPlaceNTT_DIT_precomp                                         vec:rsc.radr                              17.6264  2.3736          
      inPlaceNTT_DIT_precomp                                         vec:rsc.triosy.lz                         19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                         p:rsc.triosy.lz                           19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                         r:rsc.triosy.lz                           19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                         twiddle:rsc.radr                           4.2464 15.7536          
      inPlaceNTT_DIT_precomp                                         twiddle:rsc.triosy.lz                     19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  64     3 
    -                   4     1 
    -                   3     1 
    -                  11     1 
    -                  10     3 
    add3                        
    -                  11     1 
    -                  10     1 
    and                         
    -                   9     1 
    -                  10     1 
    -                   1     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    mux                         
    -                   9     1 
    -                  64     3 
    -                   4     2 
    -                  10     2 
    mux1h                       
    -                  64     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1     1 
    not                         
    -                   9     1 
    -                  64     1 
    -                   4     1 
    -                   1     8 
    or                          
    -                   1     8 
    read_port                   
    -                  64     1 
    read_sync                   
    -                   0     4 
    reg                         
    -                   9     1 
    -                  64     7 
    -                   4     1 
    -                  10     4 
    -                   1     2 
    rem                         
    -                  65     1 
    
  End of Report
