--------------- Build Started: 03/26/2014 20:24:27 Project: ADCtoEEPROM, Configuration: DP8051 Keil 9.51 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\maxwell18\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Max\Erebus_Sensor\ADCtoEEPROM.cydsn\ADCtoEEPROM.cyprj" "-d" "CY8C3866AXI-040" "-s" "C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Max\Erebus_Sensor\ADCtoEEPROM.cydsn\Generated_Source\PSoC3" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=BE"
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Info: apr.M0002: Analog signal "\ADC:Net_690\" is connected to one terminal only. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
cyhextool -o .\DP8051\DP8051_Keil_951\Debug\ADCtoEEPROM.hex -f .\DP8051\DP8051_Keil_951\Debug\ADCtoEEPROM.ihx -prot .\Generated_Source\PSoC3\protect.hex -id 1E028069 -a EEPROM=90200000:800,PROGRAM=00000000:10000,CONFIG=80000000:2000,PROTECT=90400000:40 -meta 0301 -cunv 00004005 -wonv BC90ACAF -ecc .\Generated_Source\PSoC3\config.hex
Flash used: 9530 of 65536 bytes (14.5 %).
SRAM used: 750 of 8192 bytes (9.2 %).
--------------- Build Succeeded: 03/26/2014 20:24:38 ---------------
