
*** Running vivado
    with args -log z1top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: synth_design -top z1top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1280869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1658.586 ; gain = 150.688 ; free physical = 128 ; free virtual = 8749
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/z1top.v:8]
INFO: [Synth 8-6157] synthesizing module 'tone_generator' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tone_generator' (1#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'structural_adder' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/structural_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'structural_adder' (3#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/structural_adder.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'SUM' does not match port width (15) of module 'structural_adder' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/z1top.v:30]
INFO: [Synth 8-6157] synthesizing module 'behavioral_adder' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/behavioral_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'behavioral_adder' (4#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/behavioral_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder_tester' [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/adder_tester.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_tester' (5#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/adder_tester.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (6#1) [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/sources_1/new/z1top.v:8]
WARNING: [Synth 8-3917] design z1top has port aud_sd driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1712.336 ; gain = 204.438 ; free physical = 216 ; free virtual = 8775
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 1715.305 ; gain = 207.406 ; free physical = 212 ; free virtual = 8771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 1715.305 ; gain = 207.406 ; free physical = 212 ; free virtual = 8771
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/constrs_1/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/constrs_1/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.srcs/constrs_1/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.000 ; gain = 0.000 ; free physical = 138 ; free virtual = 8681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.000 ; gain = 0.000 ; free physical = 138 ; free virtual = 8681
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 202 ; free virtual = 8746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 202 ; free virtual = 8746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 202 ; free virtual = 8746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:06 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 204 ; free virtual = 8748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tone_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module behavioral_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder_tester 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design z1top has port aud_sd driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:54 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 171 ; free virtual = 8722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:05:42 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 131 ; free virtual = 8611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:05:43 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 131 ; free virtual = 8611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:05:51 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 143 ; free virtual = 8609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     3|
|4     |LUT2   |    25|
|5     |LUT3   |     3|
|6     |LUT4   |     3|
|7     |LUT5   |     8|
|8     |LUT6   |    18|
|9     |FDRE   |    50|
|10    |IBUF   |     7|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------+------+
|      |Instance                |Module           |Cells |
+------+------------------------+-----------------+------+
|1     |top                     |                 |   144|
|2     |  behavioral_test_adder |behavioral_adder |    14|
|3     |  tester                |adder_tester     |    75|
|4     |  tone_test_generator   |tone_generator   |    35|
+------+------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:06:52 . Memory (MB): peak = 1834.000 ; gain = 326.102 ; free physical = 142 ; free virtual = 8609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:06:45 . Memory (MB): peak = 1834.000 ; gain = 207.406 ; free physical = 198 ; free virtual = 8665
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:06:56 . Memory (MB): peak = 1834.008 ; gain = 326.102 ; free physical = 198 ; free virtual = 8665
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1834.008 ; gain = 0.000 ; free physical = 142 ; free virtual = 8611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:07:56 . Memory (MB): peak = 1834.008 ; gain = 417.516 ; free physical = 231 ; free virtual = 8699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.008 ; gain = 0.000 ; free physical = 231 ; free virtual = 8699
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hc/Desktop/fpgaEECS151/ans/lab2/lab2.runs/synth_1/z1top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_synth.rpt -pb z1top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 16 16:21:10 2022...
