Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 18:22:47 2023
| Host         : BB304-13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file signalAcquire_control_sets_placed.rpt
| Design       : signalAcquire
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                         Enable Signal                         |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | resetn_IBUF                                                   |                                     |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG |                                                               |                                     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | cusw/E[0]                                                     | dpsw/longCounterInstantiation/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dpsw/shortCounterInstantiation/FSM_sequential_state_reg[2][0] | dpsw/longCounterInstantiation/SR[0] |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | cusw/FSM_sequential_state_reg[2]_2[0]                         | dpsw/longCounterInstantiation/SR[0] |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | cusw/FSM_sequential_state_reg[3]_0[0]                         | dpsw/longCounterInstantiation/SR[0] |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | cusw/FSM_sequential_state_reg[1]_0[0]                         | dpsw/longCounterInstantiation/SR[0] |                6 |             24 |         4.00 |
+----------------+---------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


