# yaml-language-server: $schema=../../../schemas/inst_schema.json

qc32.lrh:
  long_name: Load indexed halfword
  description: |
    Load 16 bits of data into register `rd` from an
    address formed by adding `rs1` to `rs2`, shifted by `shamt`.
    Sign extend the result.
  definedBy: Xqciu
  assembly: " xd, xs1, xs2, shamt"
  base: 32
  encoding:
    match: 1001-------------111-----0001011
    variables:
    - name: shamt
      location: 27-25
    - name: rs1
      location: 19-15
    - name: rs2
      location: 24-20
      not: 0
    - name: rd
      location: 11-7
  access:
    s: always
    u: always
    vs: always
    vu: always
  operation(): |
    XReg virtual_address = X[rs1] + (X[rs2] << shamt);
    X[rd] = sext(read_memory<16>(virtual_address), 16);
