<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>Intrinsics - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.101.0"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLIntrinsics/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://circt.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>Intrinsics</h1><p>Intrinsics provide an implementation-specific way to extend the FIRRTL language
with new operations.</p><p>Intrinsics are currently implemented as annotated external modules. We expect
that native FIRRTL support for intrinsics will be added to the language.</p><h2 id=motivation>Motivation&nbsp;<a class=headline-hash href=#motivation>¶</a></h2><p>Intrinsics provide a way to add functionality to FIRRTL without having to extend
the FIRRTL language. This allows a fast path for prototyping new operations to
rapidly respond to output requirements. Intrinsics maintain strict definitions
and type checking.</p><h2 id=supported-intrinsics>Supported Intrinsics&nbsp;<a class=headline-hash href=#supported-intrinsics>¶</a></h2><p>Annotations here are written in their JSON format. A &ldquo;reference target&rdquo;
indicates that the annotation could target any object in the hierarchy,
although there may be further restrictions in the annotation.</p><p>We also accept the <code>intmodule</code> version of any of these annotation strings used
as the intrinsic name. To work with the requirement of the intrinsic name being
an identifier, replace any period is with an underscore in the intrinsic name.</p><h3 id=circtsizeof>circt.sizeof&nbsp;<a class=headline-hash href=#circtsizeof>¶</a></h3><p>Returns the size of a type. The input port is not read from and may be any
type, including uninferred types.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>i</td><td>input</td><td>Any</td><td>value whose type is to be returned</td></tr><tr><td>size</td><td>output</td><td>UInt&lt;32></td><td>Size of type of i</td></tr></tbody></table><h3 id=circtisx>circt.isX&nbsp;<a class=headline-hash href=#circtisx>¶</a></h3><p>Tests if the value is a literal <code>x</code>. FIRRTL doesn&rsquo;t have a notion of &lsquo;x per-se,
but x can come in to the system from external modules and from SV constructs.<br>Verification constructs need to explicitly test for &lsquo;x.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>i</td><td>input</td><td>Any</td><td>value test</td></tr><tr><td>found</td><td>output</td><td>UInt&lt;1></td><td>i is <code>x</code></td></tr></tbody></table><h3 id=circtplusargsvalue>circt.plusargs.value&nbsp;<a class=headline-hash href=#circtplusargsvalue>¶</a></h3><p>Tests and extracts a value from simulator command line options with SystemVerilog
<code>$value$plusargs</code>. This is described in SystemVerilog 2012 section 21.6.</p><p>We do not currently check that the format string substitution flag matches the
type of the result.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>FORMAT</td><td>string</td><td>Format string per SV 21.6</td></tr></tbody></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>found</td><td>output</td><td>UInt&lt;1></td><td>found in args</td></tr><tr><td>result</td><td>output</td><td>AnyType</td><td>found in args</td></tr></tbody></table><h3 id=circtplusargstest>circt.plusargs.test&nbsp;<a class=headline-hash href=#circtplusargstest>¶</a></h3><p>Tests simulator command line options with SystemVerilog <code>$test$plusargs</code>. This
is described in SystemVerilog 2012 section 21.6.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>FORMAT</td><td>string</td><td>Format string per SV 21.6</td></tr></tbody></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>found</td><td>output</td><td>UInt&lt;1></td><td>found in args</td></tr></tbody></table><h3 id=circtclock_gate>circt.clock_gate&nbsp;<a class=headline-hash href=#circtclock_gate>¶</a></h3><p>Enables and disables a clock safely, without glitches, based on a boolean enable value. If the enable input is 1, the output clock produced by the clock gate is identical to the input clock. If the enable input is 0, the output clock is a constant zero.</p><p>The enable input is sampled at the rising edge of the input clock; any changes on the enable before or after that edge are ignored and do not affect the output clock.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>in</td><td>input</td><td>Clock</td><td>input clock</td></tr><tr><td>en</td><td>input</td><td>UInt&lt;1></td><td>enable for the output clock</td></tr><tr><td>out</td><td>output</td><td>Clock</td><td>gated output clock</td></tr></tbody></table><h3 id=circtchisel_assert_assume>circt.chisel_assert_assume&nbsp;<a class=headline-hash href=#circtchisel_assert_assume>¶</a></h3><p>Generate a clocked SV assertion with companion assume statement.</p><p>Has legacy special behavior and should not be used by new code.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>format</td><td>string</td><td>Format string per SV 20.10, 21.2.1. Optional.</td></tr><tr><td>label</td><td>string</td><td>Label for assert/assume. Optional.</td></tr><tr><td>guards</td><td>string</td><td>Semicolon-delimited list of pre-processor tokens to use as ifdef guards. Optional.</td></tr></tbody></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clock</td><td>input</td><td>Clock</td><td>input clock</td></tr><tr><td>predicate</td><td>input</td><td>UInt&lt;1></td><td>predicate to assert/assume</td></tr><tr><td>enable</td><td>input</td><td>UInt&lt;1></td><td>enable signal</td></tr><tr><td>&mldr;</td><td>input</td><td>Signals</td><td>arguments to format string</td></tr></tbody></table><p>Example output:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=k>wire</span> <span class=n>_GEN</span> <span class=o>=</span> <span class=o>~</span><span class=n>enable</span> <span class=o>|</span> <span class=n>cond</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=nl>assert__label:</span> <span class=k>assert</span> <span class=k>property</span> <span class=p>(@(</span><span class=k>posedge</span> <span class=n>clock</span><span class=p>)</span> <span class=n>_GEN</span><span class=p>)</span> <span class=k>else</span> <span class=n>$error</span><span class=p>(</span><span class=s>&#34;message&#34;</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=no>`ifdef</span> <span class=n>USE_PROPERTY_AS_CONSTRAINT</span>
</span></span><span class=line><span class=cl>  <span class=nl>assume__label:</span> <span class=k>assume</span> <span class=k>property</span> <span class=p>(@(</span><span class=k>posedge</span> <span class=n>clock</span><span class=p>)</span> <span class=n>_GEN</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=no>`endif</span> <span class=c1>// USE_PROPERTY_AS_CONSTRAINT
</span></span></span></code></pre></div><h3 id=circtchisel_ifelsefatal>circt.chisel_ifelsefatal&nbsp;<a class=headline-hash href=#circtchisel_ifelsefatal>¶</a></h3><p>Generate a particular Verilog sequence that&rsquo;s similar to an assertion.</p><p>Has legacy special behavior and should not be used by new code.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>format</td><td>string</td><td>Format string per SV 20.10, 21.2.1. Optional.</td></tr></tbody></table><p>This intrinsic also accepts the <code>label</code> and <code>guard</code> parameters which
are recorded but not used in the normal emission.</p><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clock</td><td>input</td><td>Clock</td><td>input clock</td></tr><tr><td>predicate</td><td>input</td><td>UInt&lt;1></td><td>predicate to check</td></tr><tr><td>enable</td><td>input</td><td>UInt&lt;1></td><td>enable signal</td></tr><tr><td>&mldr;</td><td>input</td><td>Signals</td><td>arguments to format string</td></tr></tbody></table><p>Example SV output:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=no>`ifndef</span> <span class=n>SYNTHESIS</span>
</span></span><span class=line><span class=cl>  <span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clock</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=n>enable</span> <span class=o>&amp;</span> <span class=o>~</span><span class=n>cond</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=k>if</span> <span class=p>(</span><span class=no>`ASSERT_VERBOSE_COND_</span><span class=p>)</span>
</span></span><span class=line><span class=cl>        <span class=n>$error</span><span class=p>(</span><span class=s>&#34;message&#34;</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=k>if</span> <span class=p>(</span><span class=no>`STOP_COND_</span><span class=p>)</span>
</span></span><span class=line><span class=cl>        <span class=n>$fatal</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span> <span class=c1>// always @(posedge)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=no>`endif</span> <span class=c1>// not def SYNTHESIS
</span></span></span></code></pre></div><h3 id=circtchisel_assume>circt.chisel_assume&nbsp;<a class=headline-hash href=#circtchisel_assume>¶</a></h3><p>Generate a clocked SV assume statement, with optional formatted error message.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>format</td><td>string</td><td>Format string per SV 20.10, 21.2.1. Optional.</td></tr><tr><td>label</td><td>string</td><td>Label for assume statement. Optional.</td></tr><tr><td>guards</td><td>string</td><td>Semicolon-delimited list of pre-processor tokens to use as ifdef guards. Optional.</td></tr></tbody></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clock</td><td>input</td><td>Clock</td><td>input clock</td></tr><tr><td>predicate</td><td>input</td><td>UInt&lt;1></td><td>predicate to assume</td></tr><tr><td>enable</td><td>input</td><td>UInt&lt;1></td><td>enable signal</td></tr><tr><td>&mldr;</td><td>input</td><td>Signals</td><td>arguments to format string</td></tr></tbody></table><p>Example SV output:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=nl>assume__label:</span> <span class=k>assume</span> <span class=k>property</span> <span class=p>(@(</span><span class=k>posedge</span> <span class=n>clock</span><span class=p>)</span> <span class=o>~</span><span class=n>enable</span> <span class=o>|</span> <span class=n>cond</span><span class=p>)</span> <span class=k>else</span> <span class=n>$error</span><span class=p>(</span><span class=s>&#34;message&#34;</span><span class=p>);</span>	
</span></span></code></pre></div><h3 id=circtchisel_cover>circt.chisel_cover&nbsp;<a class=headline-hash href=#circtchisel_cover>¶</a></h3><p>Generate a clocked SV cover statement.</p><table><thead><tr><th>Parameter</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>label</td><td>string</td><td>Label for cover statement. Optional.</td></tr><tr><td>guards</td><td>string</td><td>Semicolon-delimited list of pre-processor tokens to use as ifdef guards. Optional.</td></tr></tbody></table><table><thead><tr><th>Port</th><th>Direction</th><th>Type</th><th>Description</th></tr></thead><tbody><tr><td>clock</td><td>input</td><td>Clock</td><td>input clock</td></tr><tr><td>predicate</td><td>input</td><td>UInt&lt;1></td><td>predicate to cover</td></tr><tr><td>enable</td><td>input</td><td>UInt&lt;1></td><td>enable signal</td></tr></tbody></table><p>Example SV output:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=nl>cover__label:</span> <span class=k>cover</span> <span class=k>property</span> <span class=p>(@(</span><span class=k>posedge</span> <span class=n>clock</span><span class=p>)</span> <span class=n>enable</span> <span class=o>&amp;</span> <span class=n>cond</span><span class=p>);</span>
</span></span></code></pre></div><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/ title="FIRRTL Dialect Rationale"><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - FIRRTL Dialect Rationale</a>
<a class="nav nav-next" href=https://circt.llvm.org/docs/Dialects/FSM/ title="'fsm' Dialect">Next - 'fsm' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=https://circt.llvm.org/talks/>Talks and Related Publications</a></li><li><a href=https://circt.llvm.org/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://circt.llvm.org/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Charter/>CIRCT Charter</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESIAppID/></a></li><li><a href=https://circt.llvm.org/docs/Dialects/Arc/>'arc' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Comb/>'comb' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/>`comb` Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/DC/>'dc' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/DC/RationaleDC/>DC Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Emit/>'emit' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Emit/RationaleEmit/>Emission (Emit) Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/ESI/>'esi' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/>'firrtl' Dialect<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li><li class=active><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLIntrinsics/>Intrinsics</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FSM/>'fsm' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/>FSM Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Handshake/>'handshake' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/>Handshake Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HW/>'hw' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HW/RationaleHW/>HW Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HWArith/>'hwarith' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HWArith/RationaleHWArith/>HW Arith Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Ibis/>'ibis' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Ibis/RationaleIbis/>`ibis` Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/LoopSchedule/>'loopschedule' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/LoopSchedule/LoopSchedule/>LoopSchedule Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LTL/>'ltl' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/MSFT/>'msft' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/OM/>'om' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/OM/RationaleOM/>Object Model Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Pipeline/>'pipeline' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Pipeline/RationalePipeline/>Pipeline Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Seq/>'seq' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/>Seq(uential) Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/Sim/>'sim' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Sim/>'sim' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Sim/RationaleSim/>Simulation (Sim) Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SSP/>'ssp' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SSP/RationaleSSP/>SSP Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SV/>'sv' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SV/RationaleSV/>SV Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SystemC/>'systemc' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SystemC/RationaleSystemC/>SystemC Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/Verif/>'verif' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Debug/>Debug Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Interop/>Interop Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Interop/RationaleInterop/>Interoperability Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/SMT/>SMT Dialect</a></li></ul></li><li><a href=https://circt.llvm.org/docs/ToolsWorkarounds/>EDA Tool Workarounds</a></li><li><a href=https://circt.llvm.org/docs/FormalVerification/>Formal Verification Tooling</a></li><li><a href=https://circt.llvm.org/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=https://circt.llvm.org/docs/HLS/>HLS in CIRCT</a></li><li><a href=https://circt.llvm.org/docs/Passes/>Passes</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/PyCDE/>Python CIRCT Design Entry (PyCDE)<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/PyCDE/compiling/>Compiling CIRCT and PyCDE</a></li><li><a href=https://circt.llvm.org/docs/PyCDE/basics/>PyCDE Basics</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Scheduling/>Static scheduling infrastructure</a></li><li><a href=https://circt.llvm.org/docs/RationaleSymbols/>Symbol and Inner Symbol Rationale</a></li><li><a href=https://circt.llvm.org/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=https://circt.llvm.org/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>