<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>EDMA3 Resource Manager: EDMA3_RM_Instance Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_RM_Instance Struct Reference</h1><!-- doxytag: class="EDMA3_RM_Instance" -->
<p>EDMA3 RM Instance Specific Configuration Structure.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;edma3resmgr.h&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_e_d_m_a3___r_m___param.html">EDMA3_RM_Param</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#a9ea516313f4cbf1203ed945b75120770">initParam</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">EDMA3_CCRL_ShadowRegs *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#ab3bc4cc87520c8156b0569600b9678e5">shadowRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_e_d_m_a3___r_m___obj.html">EDMA3_RM_Obj</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#ac8c4e0d16fe56d1465b4860f11060733">pResMgrObjHandle</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#ac79c170f0c84f077084772c06334e72c">avlblDmaChannels</a> [EDMA3_MAX_DMA_CHAN_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#ab1377abba4e39bb4c32f69898be3ab1d">avlblQdmaChannels</a> [EDMA3_MAX_QDMA_CHAN_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#abca40d62bbca7c0e31a8945e7a61f2f2">avlblPaRAMSets</a> [EDMA3_MAX_PARAM_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#aa25e136d2bae2f3a8c159bf6aa38e84e">avlblTccs</a> [EDMA3_MAX_TCC_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#a750feffdd410001a563b312cd6d1442c">paramInitRequired</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#a9994deccfdf8a63db677311aced1db79">regModificationRequired</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___e_d_m_a3___l_l_d___r_m___f_u_n_c_t_i_o_n___a_d_v_a_n_c_e_d.html#gaa3446e78614a94f6a90723f79888fd33">EDMA3_RM_mapXbarEvtToChan</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#a35df179f3c52d5099e37a3ffcc06d5ae">mapXbarToChan</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___e_d_m_a3___l_l_d___r_m___f_u_n_c_t_i_o_n___a_d_v_a_n_c_e_d.html#ga1e994f8dbd5632fa1ed4930dad03593f">EDMA3_RM_xbarConfigScr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#aa68814a024cee0e4239d9b58acdfa6aa">configScrMapXbarToEvt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_e_d_m_a3___r_m___gbl_xbar_to_chan_config_params.html">EDMA3_RM_GblXbarToChanConfigParams</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___r_m___instance.html#a4f873f9f719e7e6643938e81a930509c">rmXbarToEvtMapConfig</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>EDMA3 RM Instance Specific Configuration Structure. </p>
<p>Used to maintain information of the EDMA3 Res Mgr instances. One such storage exists for each instance of the EDMA3 Res Mgr.</p>
<p>Maximum EDMA3_MAX_RM_INSTANCES instances are allowed for each EDMA3 hardware instance, for same or different shadow regions. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a9ea516313f4cbf1203ed945b75120770"></a><!-- doxytag: member="EDMA3_RM_Instance::initParam" ref="a9ea516313f4cbf1203ed945b75120770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_e_d_m_a3___r_m___param.html">EDMA3_RM_Param</a> <a class="el" href="struct_e_d_m_a3___r_m___instance.html#a9ea516313f4cbf1203ed945b75120770">EDMA3_RM_Instance::initParam</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration such as region id, IsMaster, Callback function This configuration is passed to the "Open" API. For a single EDMA3 HW controller, there can be EDMA3_MAX_REGIONS different instances tied to different regions. </p>

</div>
</div>
<a class="anchor" id="ab3bc4cc87520c8156b0569600b9678e5"></a><!-- doxytag: member="EDMA3_RM_Instance::shadowRegs" ref="ab3bc4cc87520c8156b0569600b9678e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_CCRL_ShadowRegs* <a class="el" href="struct_e_d_m_a3___r_m___instance.html#ab3bc4cc87520c8156b0569600b9678e5">EDMA3_RM_Instance::shadowRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to appropriate Shadow Register region of CC Registers </p>

</div>
</div>
<a class="anchor" id="ac8c4e0d16fe56d1465b4860f11060733"></a><!-- doxytag: member="EDMA3_RM_Instance::pResMgrObjHandle" ref="ac8c4e0d16fe56d1465b4860f11060733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_e_d_m_a3___r_m___obj.html">EDMA3_RM_Obj</a>* <a class="el" href="struct_e_d_m_a3___r_m___instance.html#ac8c4e0d16fe56d1465b4860f11060733">EDMA3_RM_Instance::pResMgrObjHandle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to the EDMA3 RM Object (HW specific) opened by RM instance. </p>

</div>
</div>
<a class="anchor" id="ac79c170f0c84f077084772c06334e72c"></a><!-- doxytag: member="EDMA3_RM_Instance::avlblDmaChannels" ref="ac79c170f0c84f077084772c06334e72c" args="[EDMA3_MAX_DMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#ac79c170f0c84f077084772c06334e72c">EDMA3_RM_Instance::avlblDmaChannels</a>[EDMA3_MAX_DMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Available DMA Channels to the RM Instance </p>

</div>
</div>
<a class="anchor" id="ab1377abba4e39bb4c32f69898be3ab1d"></a><!-- doxytag: member="EDMA3_RM_Instance::avlblQdmaChannels" ref="ab1377abba4e39bb4c32f69898be3ab1d" args="[EDMA3_MAX_QDMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#ab1377abba4e39bb4c32f69898be3ab1d">EDMA3_RM_Instance::avlblQdmaChannels</a>[EDMA3_MAX_QDMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Available QDMA Channels to the RM Instance </p>

</div>
</div>
<a class="anchor" id="abca40d62bbca7c0e31a8945e7a61f2f2"></a><!-- doxytag: member="EDMA3_RM_Instance::avlblPaRAMSets" ref="abca40d62bbca7c0e31a8945e7a61f2f2" args="[EDMA3_MAX_PARAM_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#abca40d62bbca7c0e31a8945e7a61f2f2">EDMA3_RM_Instance::avlblPaRAMSets</a>[EDMA3_MAX_PARAM_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Available PaRAM Sets to the RM Instance </p>

</div>
</div>
<a class="anchor" id="aa25e136d2bae2f3a8c159bf6aa38e84e"></a><!-- doxytag: member="EDMA3_RM_Instance::avlblTccs" ref="aa25e136d2bae2f3a8c159bf6aa38e84e" args="[EDMA3_MAX_TCC_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#aa25e136d2bae2f3a8c159bf6aa38e84e">EDMA3_RM_Instance::avlblTccs</a>[EDMA3_MAX_TCC_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Available TCCs to the RM Instance </p>

</div>
</div>
<a class="anchor" id="a750feffdd410001a563b312cd6d1442c"></a><!-- doxytag: member="EDMA3_RM_Instance::paramInitRequired" ref="a750feffdd410001a563b312cd6d1442c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#a750feffdd410001a563b312cd6d1442c">EDMA3_RM_Instance::paramInitRequired</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sometimes, PaRAM clearing is not required for some particular RM Instances. In that case, PaRAM Sets allocated will NOT be cleared before allocating to any particular user. It is the responsibility of user to program it accordingly, without assuming anything for a specific field because the PaRAM Set might contain junk values. Not programming it fully might result in erroneous behavior. On the other hand, RM instances can also use this variable to get the PaRAM Sets cleared before allocating them to the specific user. User can program only the selected fields in this case.</p>
<p>Value '0' : PaRAM Sets will NOT be cleared during their allocation. Value '1' : PaRAM Sets will be cleared during their allocation.</p>
<p>This value can be modified using the IOCTL commands. </p>

</div>
</div>
<a class="anchor" id="a9994deccfdf8a63db677311aced1db79"></a><!-- doxytag: member="EDMA3_RM_Instance::regModificationRequired" ref="a9994deccfdf8a63db677311aced1db79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_e_d_m_a3___r_m___instance.html#a9994deccfdf8a63db677311aced1db79">EDMA3_RM_Instance::regModificationRequired</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sometimes, global EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets should not be modified during EDMA3_RM_allocLogicalChannel (), for some particular RM Instances. In that case, it is the responsibility of user to program them accordingly, when needed, without assuming anything because they might contain junk values. Not programming the registers/PaRAMs fully might result in erroneous behavior. On the other hand, RM instances can also use this variable to get the global registers and PaRAM Sets minimally programmed before allocating them to the specific user. User can program only the remaining fields in this case.</p>
<p>Value '0' : EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will NOT be programmed during their allocation. Value '1' : EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be programmed during their allocation.</p>
<p>This value can be modified using the IOCTL commands. </p>

</div>
</div>
<a class="anchor" id="a35df179f3c52d5099e37a3ffcc06d5ae"></a><!-- doxytag: member="EDMA3_RM_Instance::mapXbarToChan" ref="a35df179f3c52d5099e37a3ffcc06d5ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___e_d_m_a3___l_l_d___r_m___f_u_n_c_t_i_o_n___a_d_v_a_n_c_e_d.html#gaa3446e78614a94f6a90723f79888fd33">EDMA3_RM_mapXbarEvtToChan</a> <a class="el" href="struct_e_d_m_a3___r_m___instance.html#a35df179f3c52d5099e37a3ffcc06d5ae">EDMA3_RM_Instance::mapXbarToChan</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to the user defined function for mapping cross bar events to channel. </p>

</div>
</div>
<a class="anchor" id="aa68814a024cee0e4239d9b58acdfa6aa"></a><!-- doxytag: member="EDMA3_RM_Instance::configScrMapXbarToEvt" ref="aa68814a024cee0e4239d9b58acdfa6aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___e_d_m_a3___l_l_d___r_m___f_u_n_c_t_i_o_n___a_d_v_a_n_c_e_d.html#ga1e994f8dbd5632fa1ed4930dad03593f">EDMA3_RM_xbarConfigScr</a> <a class="el" href="struct_e_d_m_a3___r_m___instance.html#aa68814a024cee0e4239d9b58acdfa6aa">EDMA3_RM_Instance::configScrMapXbarToEvt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to the user defined function for configuring the cross bar events to appropriate channel in the Control Config TPCC Event Config registers. </p>

</div>
</div>
<a class="anchor" id="a4f873f9f719e7e6643938e81a930509c"></a><!-- doxytag: member="EDMA3_RM_Instance::rmXbarToEvtMapConfig" ref="a4f873f9f719e7e6643938e81a930509c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_e_d_m_a3___r_m___gbl_xbar_to_chan_config_params.html">EDMA3_RM_GblXbarToChanConfigParams</a> <a class="el" href="struct_e_d_m_a3___r_m___instance.html#a4f873f9f719e7e6643938e81a930509c">EDMA3_RM_Instance::rmXbarToEvtMapConfig</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to the configuration data structure for mapping cross bar events to channel. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>edma3resmgr.h</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Mon Feb 14 18:31:18 2011 for EDMA3 Resource Manager by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
