

================================================================
== Vivado HLS Report for 'resize'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   464118|   464118| 1.856 ms | 1.856 ms |  234362|  234362| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |Resize_opr_linear_U0  |Resize_opr_linear  |   234361|   234361| 0.937 ms | 0.937 ms |  234361|  234361|   none  |
        |stream_to_mat_U0      |stream_to_mat      |   230402|   230402| 0.922 ms | 0.922 ms |  230402|  230402|   none  |
        |mat_to_stream_U0      |mat_to_stream      |    51202|    51202| 0.205 ms | 0.205 ms |   51202|   51202|   none  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        6|      -|     258|    444|    -|
|Instance         |        6|     38|    3570|   2451|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     38|    3828|   2897|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     10|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Resize_opr_linear_U0  |Resize_opr_linear  |        6|     38|  3521|  2161|    0|
    |mat_to_stream_U0      |mat_to_stream      |        0|      0|    23|   136|    0|
    |stream_to_mat_U0      |stream_to_mat      |        0|      0|    26|   154|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Total                 |                   |        6|     38|  3570|  2451|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |raw_img_data_stream_1_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |raw_img_data_stream_2_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |raw_img_data_stream_s_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_1_U  |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_2_U  |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_U    |        1|  43|   0|    -|  1024|    8|     8192|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        6| 258|   0|    0|  6144|   48|    49152|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|in_V_V_dout     |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    resize    | return value |
+----------------+-----+-----+------------+--------------+--------------+

