#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep  1 17:01:18 2020
# Process ID: 14376
# Current directory: C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.runs/synth_1/top.vds
# Journal file: C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1096.113 ; gain = 0.000
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11680
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/top.vhd:10]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/control.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/control.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/ram.vhd:13]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/ram.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ram' (2#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/ram.vhd:13]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/counter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/counter.vhd:13]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/register.vhd:15]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/register.vhd:19]
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/register.vhd:15]
INFO: [Synth 8-638] synthesizing module 'addr_mux' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/addr_mux.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'addr_mux' (5#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/addr_mux.vhd:33]
INFO: [Synth 8-638] synthesizing module 'data_mux' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/data_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'data_mux' (6#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/data_mux.vhd:12]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/comparetor.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'comparator' (7#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/comparetor.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.srcs/sources_1/new/top.vhd:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                           000001 |                              000
                      s1 |                           000010 |                              001
                      s5 |                           000100 |                              101
                      s2 |                           001000 |                              010
                      s3 |                           010000 |                              011
                      s4 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1096.113 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1140.379 ; gain = 44.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/m_rah/Desktop/Co-design/Selection_sort/Selection_sort.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 17:02:02 2020...
