5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd cond2.vcd -o cond2.cdd -v cond2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" cond2.v 1 23 1
2 1 8 130013 1 1 1008 0 0 1 9 d
2 2 8 f000f 2 1 100c 0 0 1 9 c
2 3 8 b000f 2 1a 128c 1 2 1 26 1102
2 4 8 b000b 1 1 1008 0 0 1 9 b
2 5 8 b0013 2 19 100c 3 4 1 26 1102
2 6 8 70007 0 1 1400 0 0 1 9 a
2 7 8 70013 2 35 e 5 6
1 a 3 30005 1 0 0 0 1 25 102
1 b 4 30004 1 0 0 0 1 25 2
1 c 5 30004 1 0 0 0 1 25 102
1 d 6 30004 1 0 0 0 1 25 2
4 7 f 7 7
3 1 main.$u0 "main.$u0" cond2.v 0 21 1
