-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Wed Jun 09 00:32:55 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v4
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      63   19628      19634            0  0        ? 
    Design Total:                             63   19628      19634            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                   Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------ ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                               
    BLOCK_1R1W_RBW_rport(1,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rwport(1,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(1,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                
    ccs_in(2,64)                                          0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                          0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                 
    mgc_add(10,0,2,1,11)                                 10.000     0.000     10.000            9.000   1.035          1           0 
    mgc_add(10,0,3,0,10)                                 10.000     0.000     10.000            9.000   1.035          1           0 
    mgc_add(10,0,4,0,10)                                 10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(22,0,1,1,23)                                 22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(3,0,2,1,3)                                    3.000     0.000      3.000            2.000   0.930          1           0 
    mgc_add(3,0,2,1,4)                                    3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(3,0,3,0,4)                                    3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(32,0,2,1,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(32,0,4,0,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(33,0,2,1,33)                                 33.000     0.000     33.000           32.000   1.380          1           1 
    mgc_add(4,0,1,1,5)                                    4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(4,0,2,1,4)                                    4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(5,0,4,0,5)                                    5.000     0.000      5.000            4.000   0.960          1           0 
    mgc_add(64,0,1,1,64)                                 64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,5,1,64)                                 64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(64,0,64,0,65)                                64.000     0.000     64.000           63.000   1.845          1           1 
    mgc_add(65,0,64,0,65)                                65.000     0.000     65.000           64.000   1.860          1           1 
    mgc_and(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          59 
    mgc_and(1,3)                                          1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_and(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_and(1,5)                                          1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_and(1,6)                                          1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_and(1,7)                                          2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_and(10,2)                                        10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(3,2)                                          3.000     0.000      3.000            0.000   0.550          0           1 
    mgc_and(63,2)                                        63.000     0.000     63.000            0.000   0.550          0           1 
    mgc_div(64,4,0)                                     504.021     0.000    504.021            0.000  51.513          1           1 
    mgc_mul(64,0,64,0,128)                             9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mul(64,0,65,1,129)                             9728.000    16.000      0.000            0.000   9.677          1           1 
    mgc_mux(1,1,2)                                        1.000     0.000      1.000            0.000   0.080          0          59 
    mgc_mux(10,1,2)                                      10.000     0.000     10.000            0.000   0.080          0           2 
    mgc_mux(128,1,2)                                    128.000     0.000    128.000            0.000   0.080          0           1 
    mgc_mux(129,1,2)                                    129.000     0.000    129.000            0.000   0.080          0           1 
    mgc_mux(31,1,2)                                      31.000     0.000     31.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                        4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                      64.000     0.000     64.000            0.000   0.080          1           5 
    mgc_mux(65,1,2)                                      65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                      1.446     0.000      1.446            0.000   0.550          0           5 
    mgc_mux1hot(1,4)                                      1.830     0.000      1.830            0.000   1.500          0           2 
    mgc_mux1hot(1,6)                                      2.598     0.000      2.598            0.000   1.500          0           1 
    mgc_mux1hot(10,3)                                    14.463     0.000     14.463            0.000   0.550          0           1 
    mgc_mux1hot(3,3)                                      4.339     0.000      4.339            0.000   0.550          0           1 
    mgc_mux1hot(63,5)                                   139.505     0.000    139.505            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                    92.565     0.000     92.565            0.000   0.550          0           3 
    mgc_mux1hot(64,4)                                   117.142     0.000    117.142            0.000   1.500          0           1 
    mgc_mux1hot(64,5)                                   141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(64,6)                                   166.297     0.000    166.297            0.000   1.500          0           1 
    mgc_nand(1,2)                                         1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_nand(1,3)                                         1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nand(1,4)                                         1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_nor(1,3)                                          1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nor(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nor(1,5)                                          1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,6)                                          1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_not(1)                                            0.000     0.000      0.000            0.000   0.000          0         110 
    mgc_not(2)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(3)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(31)                                           0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(32)                                           0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                           0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          31 
    mgc_or(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_or(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_or(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_or(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(1,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(10,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(11,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,0,0)                          0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(128,0,0,0,0,1,1)                          0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(129,0,0,0,0,0,0)                          0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(2,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(3,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(31,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(31,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(63,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           7 
    mgc_reg_pos(64,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(65,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                 15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_rem(129,65,1)                                 16632.463     0.000  16632.463            0.000 411.901          1           1 
    [Lib: mgc_ioport]                                                                                                                
    mgc_io_sync(0)                                        0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                     
    TOTAL AREA (After Assignment):                    54167.405    32.000  34711.000          241.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   52431.8          54968.1          54176.4        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           52431.8 (100%)   54959.1 (100%)   54167.4 (100%) 
      MUX:                 64.0   (0%)    2363.3   (4%)    1630.7   (3%) 
      FUNC:             52367.8 (100%)   52353.8  (95%)   52253.8  (96%) 
      LOGIC:                0.0            242.0   (0%)     283.0   (1%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              9.0   (0%)       9.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              9.0 (100%)       9.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                                      Size(bits) Gated Register CG Opt Done Variables                                                     
    ------------------------------------------------------------- ---------- -------------- ----------- -------------------------------------------------------------
    modExp:while:mul:cmp.z.oreg                                          129                            modExp:while:mul:cmp.z.oreg                                   
    COMP_LOOP:mul.mut(127:0)                                             128         Y           Y      COMP_LOOP:mul.mut                                             
                                                                                                        modExp#1:while:if:mul.mut                                     
                                                                                                        modExp:while:if:mul.mut                                       
    modExp#1:while:slc(modExp:while:mul:cmp.z.oreg)(127-0).psp           128         Y           Y      modExp#1:while:slc(modExp:while:mul:cmp.z.oreg)(127-0).psp    
                                                                                                        modExp:while:slc(modExp:while:mul:cmp.z.oreg)(127-0).psp      
    modExp:while:if:mul:cmp.z.oreg                                       128                            modExp:while:if:mul:cmp.z.oreg                                
    modExp:while:if:rem:cmp.a                                            128                            modExp:while:if:rem:cmp.a                                     
    COMP_LOOP:acc#12.psp                                                  65         Y           Y      COMP_LOOP:acc#12.psp                                          
                                                                                                        COMP_LOOP:acc#5.psp                                           
    factor1.sva                                                           64         Y           Y      factor1.sva                                                   
                                                                                                        operator-<64,false>:acc.mut                                   
    factor2.sva                                                           64         Y           Y      factor2.sva                                                   
    modExp#1:result.sva                                                   64         Y           Y      modExp#1:result.sva                                           
    modExp:result.sva                                                     64         Y           Y      modExp:result.sva                                             
    modExp:while:if:mul:cmp.a                                             64                            modExp:while:if:mul:cmp.a                                     
    modExp:while:if:mul:cmp.b                                             64                            modExp:while:if:mul:cmp.b                                     
    modExp:while:mul:cmp.a                                                64                            modExp:while:mul:cmp.a                                        
    operator_<64,false>:div:cmp.a                                         64                            operator_<64,false>:div:cmp.a                                 
    p.sva                                                                 64         Y           Y      p.sva                                                         
    r.sva                                                                 64         Y           Y      r.sva                                                         
    reg(modExp:while:mul:cmp.b).ftd#1                                     64                            reg(modExp:while:mul:cmp.b).ftd#1                             
    reg(modExp:while:rem:cmp.a)#2.ftd#1                                   64                            reg(modExp:while:rem:cmp.a)#2.ftd#1                           
    reg(modExp:while:rem:cmp.b(63:0)).cse                                 64                            reg(modExp:while:rem:cmp.b(63:0)).cse                         
    reg(modExp:while:rem:cmp.a).ftd#1                                     63                            reg(modExp:while:rem:cmp.a).ftd#1                             
    modExp:exp(31:0).sva.rsp.1                                            31         Y           Y      modExp:exp(31:0).sva.rsp.1                                    
    operator>><64,false>:slc(modExp:exp(31:0))(31-1)#1.itm                31         Y           Y      operator>><64,false>:slc(modExp:exp(31:0))(31-1)#1.itm        
    COPY_LOOP:i(10:0).sva#1                                               11         Y           Y      COPY_LOOP:i(10:0).sva#1                                       
    COMP_LOOP:acc#1.cse.sva                                               10         Y           Y      COMP_LOOP:acc#1.cse.sva                                       
    COMP_LOOP:acc#2.cse.sva                                               10         Y           Y      COMP_LOOP:acc#2.cse.sva                                       
    COPY_LOOP:i(10:0).sva(9:0)                                            10         Y           Y      COPY_LOOP:i(10:0).sva(9:0)                                    
                                                                                                        STAGE_VEC_LOOP:j.sva(9:0)                                     
    STAGE_MAIN_LOOP:i(3:0).sva                                             4         Y           Y      STAGE_MAIN_LOOP:i(3:0).sva                                    
    COMP_LOOP:k(3:0).sva(2:0)                                              3         Y           Y      COMP_LOOP:k(3:0).sva(2:0)                                     
    operator_<64,false>:div:cmp.b(3:2)                                     2                            operator_<64,false>:div:cmp.b(3:2)                            
    COMP_LOOP:mul.mut(128)                                                 1         Y           Y      COMP_LOOP:mul.mut                                             
                                                                                                        modExp#1:while:if:mul.mut                                     
                                                                                                        modExp:while:if:mul.mut                                       
    exit:modExp#1:while.sva                                                1         Y           Y      exit:modExp#1:while.sva                                       
                                                                                                        exit:modExp:while.sva                                         
                                                                                                        exit:COMP_LOOP.sva                                            
    modExp#1:while:asn#2.itm                                               1         Y           Y      modExp#1:while:asn#2.itm                                      
                                                                                                        operator%<64,false>:slc(modExp:exp(31:0))(0)#1.itm            
    modExp:exp#1(0).sva                                                    1                            modExp:exp#1(0).sva                                           
                                                                                                        modExp:exp#1(2).sva                                           
    modExp:exp#1(1).sva                                                    1         Y           Y      modExp:exp#1(1).sva                                           
    operator><64,false>#1:slc(operator><64,false>#1:acc)(3)#1.itm          1         Y           Y      operator><64,false>#1:slc(operator><64,false>#1:acc)(3)#1.itm 
    operator_<64,false>:div:cmp.b(0)                                       1                            operator_<64,false>:div:cmp.b(0)                              
    operator_<64,false>:div:cmp.b(1)                                       1                            operator_<64,false>:div:cmp.b(1)                              
    reg(modExp:while:mul:cmp.b).ftd                                        1                            reg(modExp:while:mul:cmp.b).ftd                               
    reg(modExp:while:rem:cmp.a)#2.ftd                                      1                            reg(modExp:while:rem:cmp.a)#2.ftd                             
    reg(modExp:while:rem:cmp.a).ftd                                        1                            reg(modExp:while:rem:cmp.a).ftd                               
    reg(vec:rsc.triosy:obj.ld).cse                                         1                            reg(vec:rsc.triosy:obj.ld).cse                                
                                                                                                                                                                      
    Total:                                                              1725            820         820 (Total Gating Ratio: 0.48, CG Opt Gating Ratio: 0.48)         
    
  Timing Report
    Critical Path
      Max Delay:  10.026132
      Slack:      -0.026132000000000488
      
      Path                                                                                                   Startpoint                                            Endpoint                                                        Delay   Slack   
      ------------------------------------------------------------------------------------------------------ ----------------------------------------------------- --------------------------------------------------------------- ------- -------
      1                                                                                                      inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.a)    inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:if:mul:cmp.z.oreg) 10.0261 -0.0261 
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.a)                                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.3200  0.3200  
        inPlaceNTT_DIF:core/modExp:while:if:mul:cmp.a                                                                                                                                                                              0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:if:mul:cmp.a                                                                                                                                                                                   0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:if:mul:cmp                                                               mgc_mul_64_0_64_0_128                                                                                                 9.7061  10.0261 
        inPlaceNTT_DIF/modExp:while:if:mul:cmp.z                                                                                                                                                                                   0.0000  10.0261 
        inPlaceNTT_DIF:core/modExp:while:if:mul:cmp.z                                                                                                                                                                              0.0000  10.0261 
        inPlaceNTT_DIF:core:wait_dp/modExp:while:if:mul:cmp.z                                                                                                                                                                      0.0000  10.0261 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:if:mul:cmp.z.oreg)                                      mgc_reg_pos_128_0_0_0_0_0_0                                                                                           0.0000  10.0261 
                                                                                                                                                                                                                                                   
      2                                                                                                      inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.b)    inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:if:mul:cmp.z.oreg) 10.0261 -0.0261 
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.b)                                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.3200  0.3200  
        inPlaceNTT_DIF:core/modExp:while:if:mul:cmp.b                                                                                                                                                                              0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:if:mul:cmp.b                                                                                                                                                                                   0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:if:mul:cmp                                                               mgc_mul_64_0_64_0_128                                                                                                 9.7061  10.0261 
        inPlaceNTT_DIF/modExp:while:if:mul:cmp.z                                                                                                                                                                                   0.0000  10.0261 
        inPlaceNTT_DIF:core/modExp:while:if:mul:cmp.z                                                                                                                                                                              0.0000  10.0261 
        inPlaceNTT_DIF:core:wait_dp/modExp:while:if:mul:cmp.z                                                                                                                                                                      0.0000  10.0261 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:if:mul:cmp.z.oreg)                                      mgc_reg_pos_128_0_0_0_0_0_0                                                                                           0.0000  10.0261 
                                                                                                                                                                                                                                                   
      3                                                                                                      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.a)       inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)    9.9968  0.0032  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.a)                                                      mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.3200  0.3200  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.a                                                                                                                                                                                 0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp.a                                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp                                                                  mgc_mul_64_0_65_1_129                                                                                                 9.6768  9.9968  
        inPlaceNTT_DIF/modExp:while:mul:cmp.z                                                                                                                                                                                      0.0000  9.9968  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.z                                                                                                                                                                                 0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/modExp:while:mul:cmp.z                                                                                                                                                                         0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)                                         mgc_reg_pos_129_0_0_0_0_0_0                                                                                           0.0000  9.9968  
                                                                                                                                                                                                                                                   
      4                                                                                                      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)       inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)    9.9968  0.0032  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)                                                      mgc_reg_pos_1_0_0_0_0_0_0                                                                                             0.3200  0.3200  
        inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b).ftd                                                                                                                                                                        0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp:while:conc                                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.b                                                                                                                                                                                 0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp.b                                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp                                                                  mgc_mul_64_0_65_1_129                                                                                                 9.6768  9.9968  
        inPlaceNTT_DIF/modExp:while:mul:cmp.z                                                                                                                                                                                      0.0000  9.9968  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.z                                                                                                                                                                                 0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/modExp:while:mul:cmp.z                                                                                                                                                                         0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)                                         mgc_reg_pos_129_0_0_0_0_0_0                                                                                           0.0000  9.9968  
                                                                                                                                                                                                                                                   
      5                                                                                                      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)#1     inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)    9.9968  0.0032  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)#1                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.3200  0.3200  
        inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b).ftd#1                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp:while:conc                                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.b                                                                                                                                                                                 0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp.b                                                                                                                                                                                      0.0000  0.3200  
        inPlaceNTT_DIF/modExp:while:mul:cmp                                                                  mgc_mul_64_0_65_1_129                                                                                                 9.6768  9.9968  
        inPlaceNTT_DIF/modExp:while:mul:cmp.z                                                                                                                                                                                      0.0000  9.9968  
        inPlaceNTT_DIF:core/modExp:while:mul:cmp.z                                                                                                                                                                                 0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/modExp:while:mul:cmp.z                                                                                                                                                                         0.0000  9.9968  
        inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)                                         mgc_reg_pos_129_0_0_0_0_0_0                                                                                           0.0000  9.9968  
                                                                                                                                                                                                                                                   
      6                                                                                                      inPlaceNTT_DIF/result:rsc.q                           inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#3               5.7450  4.2550  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF/result:rsc.q                                                                                                                                                                                                2.4000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q                                                                                                                                              0.0000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/COPY_LOOP:wrs(q_d)(63-0)                                                                                                                       0.0000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                                            0.0000  2.4000  
        inPlaceNTT_DIF/result:rsci.q_d                                                                                                                                                                                             0.0000  2.4000  
        inPlaceNTT_DIF:core/result:rsci.q_d                                                                                                                                                                                        0.0000  2.4000  
        inPlaceNTT_DIF:core/COMP_LOOP:acc#5                                                                  mgc_addc_64_0_64_0_65                                                                                                 1.8450  4.2450  
        inPlaceNTT_DIF:core/COMP_LOOP:acc#5.psp#1                                                                                                                                                                                  0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:slc(COMP_LOOP:acc#5.psp#1)(63-0)                                                                                                                                                          0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:slc(COMP_LOOP:acc#5.psp#1)(63-0).itm                                                                                                                                                      0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:mux1h#9                                                             mgc_mux1hot_64_6                                                                                                      1.5000  5.7450  
        inPlaceNTT_DIF:core/modExp:while:mux1h#9.itm                                                                                                                                                                               0.0000  5.7450  
        inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#3                                                    mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  5.7450  
                                                                                                                                                                                                                                                   
      7                                                                                                      inPlaceNTT_DIF/result:rsc.q                           inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#2               5.7450  4.2550  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF/result:rsc.q                                                                                                                                                                                                2.4000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q                                                                                                                                              0.0000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/COPY_LOOP:wrs(q_d)(63-0)                                                                                                                       0.0000  2.4000  
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                                            0.0000  2.4000  
        inPlaceNTT_DIF/result:rsci.q_d                                                                                                                                                                                             0.0000  2.4000  
        inPlaceNTT_DIF:core/result:rsci.q_d                                                                                                                                                                                        0.0000  2.4000  
        inPlaceNTT_DIF:core/COMP_LOOP:acc#5                                                                  mgc_addc_64_0_64_0_65                                                                                                 1.8450  4.2450  
        inPlaceNTT_DIF:core/COMP_LOOP:acc#5.psp#1                                                                                                                                                                                  0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:slc(COMP_LOOP:acc#5.psp#1)(64)                                                                                                                                                            0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:slc(COMP_LOOP:acc#5.psp#1)(64).itm                                                                                                                                                        0.0000  4.2450  
        inPlaceNTT_DIF:core/modExp:while:mux1h#8                                                             mgc_mux1hot_1_6                                                                                                       1.5000  5.7450  
        inPlaceNTT_DIF:core/modExp:while:mux1h#8.itm                                                                                                                                                                               0.0000  5.7450  
        inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#2                                                    mgc_reg_pos_1_0_0_0_0_0_0                                                                                             0.0000  5.7450  
                                                                                                                                                                                                                                                   
      8                                                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))             5.6250  4.3750  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#27                                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#27.itm                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#56                                                                           mgc_nor_1_2                                                                                                           0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#56.cse                                                                                                                                                                                             0.0000  0.5500  
        inPlaceNTT_DIF:core/and#170                                                                          mgc_and_1_2                                                                                                           0.0000  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#134                                                                                                                                                                                           0.0000  0.5500  
        inPlaceNTT_DIF:core/and#174                                                                          mgc_and_1_4                                                                                                           0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#138                                                                                                                                                                                           0.0000  1.1000  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1                                                                   mgc_or_1_3                                                                                                            0.5500  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1.itm                                                                                                                                                                                     0.0000  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h                                                                  mgc_mux1hot_64_5                                                                                                      1.5000  3.1500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h.itm                                                                                                                                                                                    0.0000  3.1500  
        inPlaceNTT_DIF:core/COMP_LOOP:acc:rg                                                                 mgc_addc_64_0_5_1_64                                                                                                  1.8450  4.9950  
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                                                0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1                                                                                                                                                                         0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1.itm                                                                                                                                                                     0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux                                                                  mgc_mux_10_1_2                                                                                                        0.0800  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux.itm                                                                                                                                                                                    0.0000  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and                                                      mgc_and_10_2                                                                                                          0.5500  5.6250  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and.itm                                                                                                                                                                        0.0000  5.6250  
        inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))                                                  mgc_reg_pos_10_0_0_0_0_1_1                                                                                            0.0000  5.6250  
                                                                                                                                                                                                                                                   
      9                                                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))             5.6250  4.3750  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#77                                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#77.itm                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#319                                                                          mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#319.itm                                                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/and#177                                                                          mgc_and_1_2                                                                                                           0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#141                                                                                                                                                                                           0.0000  0.5500  
        inPlaceNTT_DIF:core/and#180                                                                          mgc_and_1_5                                                                                                           0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#144                                                                                                                                                                                           0.0000  1.1000  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1                                                                   mgc_or_1_3                                                                                                            0.5500  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1.itm                                                                                                                                                                                     0.0000  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h                                                                  mgc_mux1hot_64_5                                                                                                      1.5000  3.1500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h.itm                                                                                                                                                                                    0.0000  3.1500  
        inPlaceNTT_DIF:core/COMP_LOOP:acc:rg                                                                 mgc_addc_64_0_5_1_64                                                                                                  1.8450  4.9950  
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                                                0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1                                                                                                                                                                         0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1.itm                                                                                                                                                                     0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux                                                                  mgc_mux_10_1_2                                                                                                        0.0800  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux.itm                                                                                                                                                                                    0.0000  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and                                                      mgc_and_10_2                                                                                                          0.5500  5.6250  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and.itm                                                                                                                                                                        0.0000  5.6250  
        inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))                                                  mgc_reg_pos_10_0_0_0_0_1_1                                                                                            0.0000  5.6250  
                                                                                                                                                                                                                                                   
      10                                                                                                     inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))             5.6250  4.3750  
                                                                                                                                                                                                                                                   
        Instance                                                                                             Component                                                                                                             Delta   Delay   
        --------                                                                                             ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#33                                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#33.itm                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#56                                                                           mgc_nor_1_2                                                                                                           0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#56.cse                                                                                                                                                                                             0.0000  0.5500  
        inPlaceNTT_DIF:core/and#170                                                                          mgc_and_1_2                                                                                                           0.0000  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#134                                                                                                                                                                                           0.0000  0.5500  
        inPlaceNTT_DIF:core/and#174                                                                          mgc_and_1_4                                                                                                           0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#138                                                                                                                                                                                           0.0000  1.1000  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1                                                                   mgc_or_1_3                                                                                                            0.5500  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:or#1.itm                                                                                                                                                                                     0.0000  1.6500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h                                                                  mgc_mux1hot_64_5                                                                                                      1.5000  3.1500  
        inPlaceNTT_DIF:core/COPY_LOOP:mux1h.itm                                                                                                                                                                                    0.0000  3.1500  
        inPlaceNTT_DIF:core/COMP_LOOP:acc:rg                                                                 mgc_addc_64_0_5_1_64                                                                                                  1.8450  4.9950  
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                                                0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1                                                                                                                                                                         0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:slc(z.out#1)(10-0)#1.itm                                                                                                                                                                     0.0000  4.9950  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux                                                                  mgc_mux_10_1_2                                                                                                        0.0800  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:mux.itm                                                                                                                                                                                    0.0000  5.0750  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and                                                      mgc_and_10_2                                                                                                          0.5500  5.6250  
        inPlaceNTT_DIF:core/COPY_LOOP:i:COPY_LOOP:i:and.itm                                                                                                                                                                        0.0000  5.6250  
        inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))                                                  mgc_reg_pos_10_0_0_0_0_1_1                                                                                            0.0000  5.6250  
                                                                                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                            Port                                                           Slack (Delay) Messages                
      ----------------------------------------------------------------------------------- ------------------------------------------------------------ ------- ------- -----------------------
      inPlaceNTT_DIF:core/reg(p)                                                          p:rsci.idat                                                  10.0000  0.0000                         
      inPlaceNTT_DIF:core/reg(r)                                                          r:rsci.idat                                                  10.0000  0.0000                         
      inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0).sva(9:0))                                 COPY_LOOP:i:COPY_LOOP:i:and.itm                               4.3750  5.6250                         
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.ld)                                      and#59.itm                                                    4.8100  5.1900                         
      inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.b(63:0))                               p.sva                                                         5.7050  4.2950                         
      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.a)                                     r:mux1h#1.itm                                                 6.2794  3.7206                         
      inPlaceNTT_DIF:core/reg(modExp:while:if:rem:cmp.a)                                  modExp:while:if:mux.itm                                       8.1900  1.8100                         
      inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.a)                                  modExp:while:if:mux1h#4.itm                                   7.8000  2.2000                         
      inPlaceNTT_DIF:core/reg(modExp:while:if:mul:cmp.b)                                  r:mux1h#2.itm                                                 7.2294  2.7706                         
      inPlaceNTT_DIF:core/reg(operator_<64,false>:div:cmp.a)                              operator-<64,false>:mux.itm                                   4.9250  5.0750                         
      inPlaceNTT_DIF:core/reg(operator_<64,false>:div:cmp.b(1))                           STAGE_MAIN_LOOP:STAGE_MAIN_LOOP:not#4.itm                     9.6800  0.3200                         
      inPlaceNTT_DIF:core/reg(operator_<64,false>:div:cmp.b(0))                           STAGE_MAIN_LOOP:i:slc(STAGE_MAIN_LOOP:i(3:0).sva)(0).itm      9.6800  0.3200                         
      inPlaceNTT_DIF:core/reg(operator_<64,false>:div:cmp.b(3:2))                         STAGE_MAIN_LOOP:i:slc(STAGE_MAIN_LOOP:i(3:0).sva)(3-2)#3.itm  9.6800  0.3200                         
      inPlaceNTT_DIF:core/reg(COPY_LOOP:i(10:0))                                          COPY_LOOP:slc(z.out#1)(10-0).itm                              5.0050  4.9950                         
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:i(3:0))                                     STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                   6.7750  3.2250                         
      inPlaceNTT_DIF:core/reg(factor1)                                                    operator-<64,false>:operator-<64,false>:mux.itm               4.9250  5.0750                         
      inPlaceNTT_DIF:core/reg(modExp:result)                                              modExp:while:if:modExp:while:if:mux.itm                       4.9780  5.0220                         
      inPlaceNTT_DIF:core/reg(operator>><64,false>:slc(modExp:exp(31:0))(31-1)#1)         operator>><64,false>:slc(modExp:exp(31:0))(31-1)#4            8.0869  1.9131                         
      inPlaceNTT_DIF:core/reg(modExp#1:while:asn#2)                                       modExp#1:while:mux1h#2.itm                                    6.6669  3.3331                         
      inPlaceNTT_DIF:core/reg(exit:modExp#1:while)                                        modExp:while:mux1h#5.itm                                      4.4550  5.5450                         
      inPlaceNTT_DIF:core/reg(modExp#1:while:slc(modExp:while:mul:cmp.z.oreg)(127-0).psp) modExp:while:slc(modExp:while:mul:cmp.z.oreg)(127-0)#1.itm    9.6800  0.3200                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:mul.mut)                                          slc(modExp:while:modExp:while:mux.rgt)(128).itm               8.8200  1.1800                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:mul.mut)#1                                        slc(modExp:while:modExp:while:mux.rgt)(127-0).itm             8.8200  1.1800                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(3:0).sva(2:0))                                  COMP_LOOP:k:COMP_LOOP:k:and.itm                               8.2000  1.8000                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#2)                                            COMP_LOOP:acc#2.cse.sva:mx0w0                                 7.6350  2.3650                         
      inPlaceNTT_DIF:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc)(3)#1)  operator><64,false>#1:slc(z.out)(3).itm                       6.8550  3.1450                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#1)                                            COPY_LOOP:slc(z.out#1)(9-0).itm                               5.0050  4.9950                         
      inPlaceNTT_DIF:core/reg(factor2)                                                    result:rsci.q_d                                               4.2550  5.7450                         
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#12.psp)                                       COMP_LOOP:COMP_LOOP:mux.itm                                   5.6750  4.3250                         
      inPlaceNTT_DIF:core/reg(modExp#1:result)                                            modExp:while:if:modExp:while:if:mux#1.itm                     4.9780  5.0220                         
      inPlaceNTT_DIF:core/reg(modExp:exp#1(1))                                            COMP_LOOP:COMP_LOOP:mux#1.itm                                 8.8200  1.1800                         
      inPlaceNTT_DIF:core/reg(modExp:exp#1(0))                                            COMP_LOOP:and.itm                                             7.7200  2.2800                         
      inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)                                     modExp:while:and.itm                                          5.7700  4.2300                         
      inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#1                                   modExp:while:and#1.itm                                        5.7700  4.2300                         
      inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#2                                   modExp:while:mux1h#8.itm                                      4.2550  5.7450                         
      inPlaceNTT_DIF:core/reg(modExp:while:rem:cmp.a)#3                                   modExp:while:mux1h#9.itm                                      4.2550  5.7450                         
      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)                                     modExp:while:modExp:while:and.itm                             7.2294  2.7706                         
      inPlaceNTT_DIF:core/reg(modExp:while:mul:cmp.b)#1                                   mux1h.itm                                                     7.2294  2.7706                         
      inPlaceNTT_DIF:core/reg(modExp:exp(31:0))                                           operator>><64,false>:slc(modExp:exp(31:0))(31-1)#4            8.0869  1.9131                         
      inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:mul:cmp.z.oreg)                        modExp:while:mul:cmp.z                                        0.0032  9.9968                         
      inPlaceNTT_DIF:core:wait_dp/reg(modExp:while:if:mul:cmp.z.oreg)                     modExp:while:if:mul:cmp.z                                    -0.0261 10.0261 (clock period exceeded) 
      inPlaceNTT_DIF                                                                      vec:rsc.radr                                                  9.1800  0.8200                         
      inPlaceNTT_DIF                                                                      vec:rsc.triosy.lz                                             9.6800  0.3200                         
      inPlaceNTT_DIF                                                                      p:rsc.triosy.lz                                               9.6800  0.3200                         
      inPlaceNTT_DIF                                                                      r:rsc.triosy.lz                                               9.6800  0.3200                         
      inPlaceNTT_DIF                                                                      result:rsc.wadr                                               7.3000  2.7000                         
      inPlaceNTT_DIF                                                                      result:rsc.d                                                  7.0200  2.9800                         
      inPlaceNTT_DIF                                                                      result:rsc.we                                                 8.2400  1.7600                         
      inPlaceNTT_DIF                                                                      result:rsc.radr                                               7.1350  2.8650                         
      inPlaceNTT_DIF                                                                      result:rsc.triosy.lz                                          9.6800  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     2 
    -                  64     1 
    -                   5     1 
    -                   4     3 
    -                  33     1 
    -                  10     1 
    and                         
    -                  63     1 
    -                   3     1 
    -                  10     1 
    -                   1    90 
    div                         
    -                  64     1 
    mul                         
    -                 129     1 
    -                 128     1 
    mux                         
    -                  65     1 
    -                  64     5 
    -                   4     1 
    -                  31     1 
    -                 129     1 
    -                 128     1 
    -                  10     2 
    -                   1    59 
    mux1h                       
    -                  64     6 
    -                  63     1 
    -                   3     1 
    -                  10     1 
    -                   1     8 
    nand                        
    -                   1    13 
    nor                         
    -                   1    39 
    not                         
    -                  64     1 
    -                  32     1 
    -                  31     1 
    -                   3     1 
    -                   2     2 
    -                   1   110 
    or                          
    -                   1    60 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     4 
    reg                         
    -                  65     1 
    -                  64    13 
    -                  63     1 
    -                   4     1 
    -                  31     2 
    -                   3     1 
    -                   2     1 
    -                 129     1 
    -                 128     4 
    -                  11     1 
    -                  10     3 
    -                   1    12 
    rem                         
    -                  65     1 
    -                  64     1 
    
  End of Report
