
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/vitis/v2022p2/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tz32' on host 'xacc-head-000-5.csl.illinois.edu' (Linux_x86_64 version 4.15.0-208-generic) on Wed Jun 14 16:03:38 CDT 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced'
Sourcing Tcl script 'cemit_replaced.tcl'
INFO: [HLS 200-1510] Running: open_project cemit_replaced 
INFO: [HLS 200-10] Creating and opening project '/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced'.
INFO: [HLS 200-1510] Running: set_top cemit_replaced 
INFO: [HLS 200-1510] Running: add_files /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp -cflags  -I /mnt/shared/home/tz32/scalehls_vitis_test/src -I /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw 
INFO: [HLS 200-10] Adding design file '/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname cemit_replaced 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Analyzing design file '/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:164:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:167:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:171:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:173:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:124:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:74:67)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:65:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:230:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:238:38)
WARNING: [HLS 207-5292] unused parameter 'p_n' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gbmv.hpp:38:30)
WARNING: [HLS 207-5292] unused parameter 'p_k' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:178:30)
WARNING: [HLS 207-5292] unused parameter 'p_k' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:199:30)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.85 seconds. CPU system time: 2.63 seconds. Elapsed time: 36.48 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmMatAMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:45:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmMatAMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:48:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmMatBMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:79:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmMatBMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:82:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:128:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:130:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(ap_uint<64> const&)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int) const' into 'xf::blas::WideType<float, 2u, 32u, void>::constructor(xf::blas::WideType<float, 2u, 32u, void> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:97:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:90:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(xf::blas::WideType<float, 2u, 32u, void>, bool, bool)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:576:11)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::constructor(float)' into 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:117:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:274:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:42)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:46)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::constructor(bool)' into 'xf::blas::WideType<bool, 2u, 8u, void>::WideType(bool)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:117:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:562:5)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:563:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:627:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:627:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::TaggedWideType<float, 2u>::operator[](unsigned int)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:584:10)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::WideType(bool)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:243:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:263:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::TaggedWideType<float, 2u>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:262:35)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:244:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<bool, 2u, 8u, void>::shift(bool)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:256:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:255:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:255:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:251:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::shift(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:134:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:127:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:127:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:124:27)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:124:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:61)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:110:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:109:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:108:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:94:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:99:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:190:48)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207:42)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:203:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:200:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::shift(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:185:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::TriangSrl()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:178:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:178:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::shift(xf::blas::WideType<float, 2u, 32u, void>)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:175:27)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(xf::blas::WideType<float, 2u, 32u, void> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:175:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:61)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:161:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:160:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:159:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:157:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::TriangSrl<float, 2u>::clear()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:146:14)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(float)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:151:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:108:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:136:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:133:28)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:111:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:123:59)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:120:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:61:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:62:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65:35)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:63:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:64:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:72:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:70:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:69:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:66:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:65:50)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType()' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:157:44)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:160:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::WideType(ap_uint<64> const&)' into 'void xf::blas::writeStream2Vec<float, 2u>(hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, unsigned int, float*)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:158:17)
INFO: [HLS 214-377] Adding 'l_A' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:24)
INFO: [HLS 214-377] Adding 'l_taggedValA' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
INFO: [HLS 214-377] Adding 'l_taggedValA19' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_val' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_y' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_r' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_x' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_valY' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_valX' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_out75' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_sum' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_aSlr' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_bWideVal' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_mul' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_cVec' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_mVec' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'agg.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:89:9)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_Tc' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:619:9)
INFO: [HLS 214-377] Adding 'l_mul' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_mul16' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_sum' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_B' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_bvec1' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_Tf' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_Tb' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:619:9)
INFO: [HLS 214-377] Adding 'agg.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:116:9)
INFO: [HLS 214-377] Adding 'l_valA' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:102:9)
INFO: [HLS 214-377] Adding 'l_B' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-377] Adding 'l_A' into disaggregation list because there's array-partition pragma applied on the struct field (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:84:9)
INFO: [HLS 214-210] Disaggregating variable 'l_A' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:45:28)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_B' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:79:28)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:128:44)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA19' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA19.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:287:29)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_taggedValA.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:278:33)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_valA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:274:12)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:621:53)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_bvec1'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_B' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:251:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_A' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_A.m_Val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_Tf' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:243:27)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_Tb' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:110:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_cVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:109:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:108:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_bWideVal' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_aSlr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:99:19)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_Tc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mul16' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207:34)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:200:15)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:190:48)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:623:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:161:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_cVec' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:160:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:159:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_bWideVal' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:157:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_aSlr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:151:19)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_Tc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_out75' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:133:28)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:108:28)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_valY' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:62:44)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_valX' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:61:37)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_r' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:66:44)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_y' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:65:44)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_x' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:64:37)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'l_val' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:157:44)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp20'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:64:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_9' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:134:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:109:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:171:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19)
INFO: [HLS 214-291] Loop 'TRIANGSRL_SHIFT' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:177:31)
INFO: [HLS 214-291] Loop 'WIDE_TYPE_SHIFT' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:202:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:206:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_5' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:208:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_6' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:213:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_3' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:120:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:126:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_259_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:259:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_2' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:80:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_4' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_1' is marked as complete unroll implied by the pipeline pragma (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:129:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::writeStream2Vec<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:159:27) in function 'xf::blas::writeStream2Vec<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::axpy<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:67:26) in function 'xf::blas::axpy<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::scal<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:64:26) in function 'xf::blas::scal<float, 2u, unsigned int>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_9' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:134:27) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:109:31) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:69:26) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:171:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:177:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:202:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:206:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 3 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_5' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:208:39) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_6' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:213:35) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:120:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:126:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'TRIANGSRL_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:625:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:150:9) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 1 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_259_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:259:31) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:121:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:562:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:107:20) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:95:19) in function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:576:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:129:27) in function 'xf::blas::readVec2Stream<float, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:80:34) in function 'xf::blas::gemmMatBMover<float, 2u, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:46:34) in function 'xf::blas::gemmMatAMover<float, 2u, 2u>' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:129:27) in function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const' completely with a factor of 2 (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:127:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::gemmMatAMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:27:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::gemmMatBMover<float, 2u, 2u>(float*, unsigned int, unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:61:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::readVec2Stream<float, 2u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:120:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'xf::blas::TaggedWideType<float, 2u>::operator ap_uint<66> const()' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:567:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(xf::blas::WideType<float, 2u, 32u, void>, bool, bool) (.35)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::operator ap_uint<66> const()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:270:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::TaggedWideType(ap_uint<66> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::getExit()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::TaggedWideType<float, 2u>::getFlush()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::operator ap_uint<34> const()' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray(hls::stream<ap_uint<66>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<34>, 0>*, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:241:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::DualTaggedType(ap_uint<34> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:87:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:189:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::DualTaggedType<float, 32u>::DualTaggedType(ap_uint<34> const&)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls(hls::stream<ap_uint<34>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::SystolicArray(unsigned int)' into 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, unsigned int)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:149:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::gemmBufferC<float, 2u, 2u, 10u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::scal<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 2u, 32u, void>::operator ap_uint<64> const() (.3.6.13)' into 'void xf::blas::axpy<float, 2u, unsigned int>(unsigned int, float, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 2u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/axpy.hpp:57:0)
INFO: [HLS 214-178] Inlining function 'forward_node2(float (*) [1][32][32], float (*) [1024])' into 'cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'forward_node0(float (*) [10], float*, float (*) [10])' into 'cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:155:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:111:45)
WARNING: [HLS 214-167] The program may have out of bound array access (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:136:13)
INFO: [HLS 214-248] Applying array_partition to 'l_Tb': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:242:46)
INFO: [HLS 214-248] Applying array_partition to 'l_Tc': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93:49)
INFO: [HLS 214-248] Applying array_partition to 'l_Tc': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:145:49)
INFO: [HLS 214-248] Applying array_partition to 'l_sum': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-248] Applying array_partition to 'l_dataA': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-248] Applying array_partition to 'l_dataB': Complete partitioning on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-248] Applying array_partition to 'l_bufferC': Cyclic partitioning with factor 2 on dimension 1. (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:100:16)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_sum_0' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_sum_1' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:54:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataA_0' with compact=bit mode in 34-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataA_1' with compact=bit mode in 34-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:57:19)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataB_0' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'l_dataB_1' with compact=bit mode in 64-bits (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61:22)
INFO: [HLS 214-115] Multiple burst reads of length 5120 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:60:25)
INFO: [HLS 214-115] Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.81 seconds. CPU system time: 1.93 seconds. Elapsed time: 9.73 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:83) in function 'xf::blas::Merge<hls::stream<ap_uint<64>, 0>, 2u>::merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:61) in function 'forward_node1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) in function 'forward_node1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:135) in function 'forward_node1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:144) in function 'cemit_replaced' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33) in function 'cemit_replaced' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_60_1_proc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:61) to a process function for dataflow in function 'forward_node1'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_66_3_proc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67) to a process function for dataflow in function 'forward_node1'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_134_4_proc' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:135) to a process function for dataflow in function 'forward_node1'.
WARNING: [HLS 200-805] An internal stream 'l_sum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mat' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_betaC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_aStr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:53) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_sum_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_sum_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_bStr' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dataB_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:233) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mul' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:226) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_strA' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:54) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_strB' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:55) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_strC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:56) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_strSum' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:57) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:225:5), detected/extracted 2 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs.1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:232:5), detected/extracted 2 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls.2'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:53:5), detected/extracted 5 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs'
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::macs.1'
	 'xf::blas::Merge<hls::stream<ap_uint<64>, 0>, 2u>::merge'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:155:5), detected/extracted 1 process function(s): 
	 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::process'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::gemm<float, 1024u, 2u, 10u, unsigned int>' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214:1), detected/extracted 4 process function(s): 
	 'xf::blas::Gemm<float, 1024u, 2u, 2u, float>::gemm'
	 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>'
	 'xf::blas::scal<float, 2u, unsigned int>'
	 'xf::blas::axpy<float, 2u, unsigned int>'.
INFO: [XFORM 203-712] Applying dataflow to function 'forward_node1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:46), detected/extracted 8 process function(s): 
	 'forward_node1_Loop_VITIS_LOOP_60_1_proc'
	 'forward_node1_Loop_VITIS_LOOP_66_3_proc'
	 'xf::blas::gemmMatAMover<float, 2u, 2u>'
	 'xf::blas::gemmMatBMover<float, 2u, 2u>'
	 'xf::blas::readVec2Stream<float, 2u>'
	 'xf::blas::gemm<float, 1024u, 2u, 10u, unsigned int>'
	 'xf::blas::writeStream2Vec<float, 2u>'
	 'forward_node1_Loop_VITIS_LOOP_134_4_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:67:11) to (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:66:20) in function 'forward_node1_Loop_VITIS_LOOP_66_3_proc'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.241 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:76:35) in function 'xf::blas::gemmMatBMover<float, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:42:35) in function 'xf::blas::gemmMatAMover<float, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:105:32) in function 'xf::blas::gemmBufferC<float, 2u, 2u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:271:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::tagAB'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::systolicArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634:49) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::muls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193:45) in function 'xf::blas::SystolicArray<float, 1024u, 2u, 2u, float>::adds'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:61:31) in function 'forward_node1_Loop_VITIS_LOOP_60_1_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'p_out' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:160:41)
INFO: [HLS 200-472] Inferring partial write operation for 'l_bufferC' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:111:45)
INFO: [HLS 200-472] Inferring partial write operation for 'p_A' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:68:14)
INFO: [HLS 200-472] Inferring partial write operation for 'p_B' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:62:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v12' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:135:15)
INFO: [HLS 200-472] Inferring partial write operation for 'v21' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:146:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i33.i1.i32' in function 'readVec2Stream<float, 2u>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-765] Process muls is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
Resolution: For help on HLS 200-765 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-765.html
WARNING: [HLS 200-1450] Process muls has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1450.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cemit_replaced' ...
WARNING: [SYN 201-103] Legalizing function name 'gemmMatAMover<float, 2u, 2u>' to 'gemmMatAMover_float_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'gemmMatBMover<float, 2u, 2u>' to 'gemmMatBMover_float_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 2u>' to 'readVec2Stream_float_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_141_1' to 'muls_2_Pipeline_VITIS_LOOP_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' to 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2_Pipeline_VITIS_LOOP_153_2' to 'muls_2_Pipeline_VITIS_LOOP_153_2'.
WARNING: [SYN 201-103] Legalizing function name 'muls.2' to 'muls_2'.
WARNING: [SYN 201-103] Legalizing function name 'adds.3' to 'adds_3'.
WARNING: [SYN 201-103] Legalizing function name 'macs.1' to 'macs_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2' to 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_131_8' to 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8'.
WARNING: [SYN 201-103] Legalizing function name 'gemmBufferC<float, 2u, 2u, 10u>' to 'gemmBufferC_float_2u_2u_10u_s'.
WARNING: [SYN 201-103] Legalizing function name 'scal<float, 2u, unsigned int>' to 'scal_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'axpy<float, 2u, unsigned int>' to 'axpy_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'gemm<float, 1024u, 2u, 10u, unsigned int>' to 'gemm_float_1024u_2u_10u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'writeStream2Vec<float, 2u>' to 'writeStream2Vec_float_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cemit_replaced_Pipeline_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_144_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Loop_VITIS_LOOP_60_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Loop_VITIS_LOOP_66_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmMatAMover_float_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmMatBMover_float_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_2_VITIS_LOOP_77_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB_Pipeline_VITIS_LOOP_283_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_283_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tagAB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolicArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.618 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.619 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_141_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'muls_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adds_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.621 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.621 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge' (loop 'VITIS_LOOP_83_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('l_sum3_write_ln85', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:85) on port 'l_sum3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:85) and fifo write operation ('l_sum3_write_ln84', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:84) on port 'l_sum3' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/utils.hpp:84).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.622 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO l_sum_0 (from macs_U0 to merge_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.622 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.622 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1_VITIS_LOOP_106_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1_VITIS_LOOP_106_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.623 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.623 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemmBufferC_float_2u_2u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.623 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scal_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.623 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axpy_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.624 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_float_1024u_2u_10u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO l_betaC (from scal_float_2u_unsigned_int_U0 to axpy_float_2u_unsigned_int_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.624 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStream2Vec_float_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1_Loop_VITIS_LOOP_134_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_node1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO l_strC (from readVec2Stream_float_2u_U0 to gemm_float_1024u_2u_10u_unsigned_int_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cemit_replaced_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cemit_replaced' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cemit_replaced_Pipeline_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cemit_replaced_Pipeline_VITIS_LOOP_144_1' pipeline 'VITIS_LOOP_144_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cemit_replaced_Pipeline_VITIS_LOOP_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Loop_VITIS_LOOP_60_1_proc_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Loop_VITIS_LOOP_60_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Loop_VITIS_LOOP_60_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Loop_VITIS_LOOP_66_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Loop_VITIS_LOOP_66_3_proc' pipeline 'VITIS_LOOP_66_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Loop_VITIS_LOOP_66_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmMatAMover_float_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmMatAMover_float_2u_2u_s' pipeline 'VITIS_LOOP_42_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmMatAMover_float_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmMatBMover_float_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmMatBMover_float_2u_2u_s' pipeline 'VITIS_LOOP_76_2_VITIS_LOOP_77_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmMatBMover_float_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readVec2Stream_float_2u_s' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2' pipeline 'VITIS_LOOP_271_1_VITIS_LOOP_272_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB_Pipeline_VITIS_LOOP_283_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tagAB_Pipeline_VITIS_LOOP_283_3' pipeline 'VITIS_LOOP_283_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB_Pipeline_VITIS_LOOP_283_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tagAB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tagAB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray_Pipeline_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolicArray_Pipeline_VITIS_LOOP_247_1' pipeline 'VITIS_LOOP_247_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray_Pipeline_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolicArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolicArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'muls_Pipeline_VITIS_LOOP_101_2' pipeline 'VITIS_LOOP_101_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_Pipeline_VITIS_LOOP_101_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adds' pipeline 'VITIS_LOOP_193_1_VITIS_LOOP_194_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'macs'.
INFO: [RTMG 210-285] Implementing FIFO 'l_mul_U(cemit_replaced_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_adds_U0_U(cemit_replaced_start_for_adds_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'muls_2_Pipeline_VITIS_LOOP_153_2' pipeline 'VITIS_LOOP_153_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2_Pipeline_VITIS_LOOP_153_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'muls_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'muls_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adds_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adds_3' pipeline 'VITIS_LOOP_193_1_VITIS_LOOP_194_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adds_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'macs_1'.
INFO: [RTMG 210-285] Implementing FIFO 'l_mul_U(cemit_replaced_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_adds_3_U0_U(cemit_replaced_start_for_adds_3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [RTMG 210-285] Implementing FIFO 'l_aStr_U(cemit_replaced_fifo_w66_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_bStr_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataA_0_U(cemit_replaced_fifo_w34_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataA_1_U(cemit_replaced_fifo_w34_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataB_0_U(cemit_replaced_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dataB_1_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_0_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_1_U(cemit_replaced_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolicArray_U0_U(cemit_replaced_start_for_systolicArray_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_macs_U0_U(cemit_replaced_start_for_macs_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_macs_1_U0_U(cemit_replaced_start_for_macs_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_U0_U(cemit_replaced_start_for_merge_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2' pipeline 'VITIS_LOOP_105_1_VITIS_LOOP_106_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8' pipeline 'VITIS_LOOP_131_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemmBufferC_float_2u_2u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemmBufferC_float_2u_2u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scal_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scal_float_2u_unsigned_int_s' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scal_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axpy_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axpy_float_2u_unsigned_int_s' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axpy_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_float_1024u_2u_10u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_float_1024u_2u_10u_unsigned_int_s'.
INFO: [RTMG 210-285] Implementing FIFO 'l_sum_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mat_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_betaC_U(cemit_replaced_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gemmBufferC_float_2u_2u_10u_U0_U(cemit_replaced_start_for_gemmBufferC_float_2u_2u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_axpy_float_2u_unsigned_int_U0_U(cemit_replaced_start_for_axpy_float_2u_unsigned_int_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStream2Vec_float_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeStream2Vec_float_2u_s' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStream2Vec_float_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1_Loop_VITIS_LOOP_134_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forward_node1_Loop_VITIS_LOOP_134_4_proc' pipeline 'VITIS_LOOP_134_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1_Loop_VITIS_LOOP_134_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_node1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forward_node1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_node1'.
INFO: [HLS 200-740] Implementing PIPO cemit_replaced_forward_node1_p_A_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_forward_node1_p_A_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cemit_replaced_forward_node1_p_B_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_forward_node1_p_B_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO cemit_replaced_forward_node1_p_R_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_forward_node1_p_R_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_strA_U(cemit_replaced_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_strB_U(cemit_replaced_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_strC_U(cemit_replaced_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_strSum_U(cemit_replaced_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gemm_float_1024u_2u_10u_unsigned_int_U0_U(cemit_replaced_start_for_gemm_float_1024u_2u_10u_unsigned_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeStream2Vec_float_2u_U0_U(cemit_replaced_start_for_writeStream2Vec_float_2u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cemit_replaced_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cemit_replaced_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cemit_replaced_Pipeline_VITIS_LOOP_33_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cemit_replaced_Pipeline_VITIS_LOOP_33_2'.
INFO: [RTMG 210-279] Implementing memory 'cemit_replaced_cemit_replaced_Pipeline_VITIS_LOOP_33_2_v20_RAM_T2P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cemit_replaced' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cemit_replaced/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cemit_replaced/v17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cemit_replaced/v18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cemit_replaced/v19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cemit_replaced' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'v17', 'v18', 'v19' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cemit_replaced'.
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_v21_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cemit_replaced_v22_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.49 seconds; current allocated memory: 1.682 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cemit_replaced.
INFO: [VLOG 209-307] Generating Verilog RTL for cemit_replaced.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.37 seconds. CPU system time: 5.68 seconds. Elapsed time: 72.06 seconds; current allocated memory: 628.188 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.824 ; gain = 96.984 ; free physical = 43614 ; free virtual = 286676
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/vitis/v2022p2/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'cemit_replaced_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cemit_replaced_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cemit_replaced_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'cemit_replaced_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cemit_replaced_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cemit_replaced_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'cemit_replaced_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cemit_replaced_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cemit_replaced_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'cemit_replaced_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cemit_replaced_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cemit_replaced_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/vitis/v2022p2/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/impl/export.xo -kernel_name cemit_replaced -kernel_xml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/impl/ip/../kernel/kernel.xml -kernel_files /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp -ip_directory /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/impl/ip/ip_unzip_dir -design_xml /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.autopilot/db/cemit_replaced.design.xml -debug_directory /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/.debug -hls_directory /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/cemit_replaced/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 16:05:17 2023...
INFO: [HLS 200-802] Generated output file cemit_replaced/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.43 seconds. CPU system time: 2.61 seconds. Elapsed time: 33.71 seconds; current allocated memory: 5.770 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 92.49 seconds. Total CPU system time: 9.32 seconds. Total elapsed time: 110.25 seconds; peak allocated memory: 1.689 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jun 14 16:05:27 2023...
