// Seed: 4044325078
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16,
    output wor id_17
);
  always @(*) begin : LABEL_0
    wait (id_2);
  end
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri id_11,
    input supply1 id_12,
    input wand id_13,
    output wire id_14,
    output supply1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wand id_18,
    output wand id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_18,
      id_13,
      id_7,
      id_19,
      id_3,
      id_3,
      id_4,
      id_18,
      id_18,
      id_2,
      id_12,
      id_12,
      id_9,
      id_4,
      id_3,
      id_2,
      id_12,
      id_19
  );
  assign modCall_1.type_9 = 0;
  wire id_22;
endmodule
