/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [4:0] _08_;
  reg [4:0] _09_;
  wire [2:0] _10_;
  wire [6:0] _11_;
  wire [3:0] _12_;
  wire [4:0] _13_;
  wire [4:0] _14_;
  wire [2:0] _15_;
  reg [11:0] _16_;
  reg [9:0] _17_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_38z;
  wire [29:0] celloutsig_0_39z;
  wire [35:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_3z[1] : in_data[19];
  assign celloutsig_0_5z = in_data[40] ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_1_2z = _01_ ? in_data[148] : in_data[190];
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_5z : celloutsig_0_1z[6];
  assign celloutsig_1_11z = ~(celloutsig_1_7z[1] | celloutsig_1_5z);
  assign celloutsig_1_12z = ~(celloutsig_1_7z[2] | celloutsig_1_3z[4]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_7z);
  assign celloutsig_0_30z = ~_03_;
  assign celloutsig_0_46z = ~celloutsig_0_21z[0];
  assign celloutsig_0_76z = ~_05_;
  assign celloutsig_1_6z = ~celloutsig_1_2z;
  assign celloutsig_0_20z = ~_06_;
  assign celloutsig_0_22z = ~_07_;
  assign celloutsig_0_6z = in_data[12] ^ celloutsig_0_1z[2];
  assign celloutsig_1_5z = in_data[125] ^ celloutsig_1_3z[4];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= { _08_[4], celloutsig_0_31z };
  reg [2:0] _34_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 3'h0;
    else _34_ <= { celloutsig_0_49z, celloutsig_0_49z, celloutsig_0_30z };
  assign { _00_, _05_, _10_[0] } = _34_;
  reg [6:0] _35_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _35_ <= 7'h00;
    else _35_ <= { in_data[174:169], celloutsig_1_0z };
  assign { _11_[6:1], _01_ } = _35_;
  reg [3:0] _36_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 4'h0;
    else _36_ <= celloutsig_0_1z[6:3];
  assign { _03_, _12_[2], _08_[4], _12_[0] } = _36_;
  reg [4:0] _37_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _37_ <= 5'h00;
    else _37_ <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z };
  assign { _13_[4:2], _04_, _06_ } = _37_;
  reg [4:0] _38_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _38_ <= 5'h00;
    else _38_ <= { _13_[4:2], _04_, _06_ };
  assign { _14_[4:1], _02_ } = _38_;
  reg [2:0] _39_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _39_ <= 3'h0;
    else _39_ <= celloutsig_0_1z[4:2];
  assign { _15_[2], _07_, _15_[0] } = _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 12'h000;
    else _16_ <= in_data[69:58];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 10'h000;
    else _17_ <= { _13_[4:2], _04_, _06_, celloutsig_0_13z };
  assign celloutsig_0_34z = in_data[5:1] === celloutsig_0_1z[4:0];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z } === celloutsig_0_3z[16:4];
  assign celloutsig_1_4z = { _11_[4:1], celloutsig_1_2z } === { celloutsig_1_3z[4:2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_49z = celloutsig_0_47z[8:3] >= { _09_[3:0], celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_14z[5:1] >= celloutsig_1_14z[5:1];
  assign celloutsig_1_0z = in_data[191:184] < in_data[119:112];
  assign celloutsig_0_23z = { celloutsig_0_1z[9:2], celloutsig_0_8z } < { celloutsig_0_0z[8:1], celloutsig_0_20z };
  assign celloutsig_0_29z = celloutsig_0_28z[8:3] % { 1'h1, _15_[0], _03_, _12_[2], _08_[4], _12_[0] };
  assign celloutsig_0_31z = { celloutsig_0_21z[3:1], celloutsig_0_30z } % { 1'h1, in_data[40:38] };
  assign celloutsig_0_41z = celloutsig_0_39z[11:9] % { 1'h1, celloutsig_0_21z[1], celloutsig_0_12z };
  assign celloutsig_0_47z = { _15_[2], _07_, _15_[0], celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_44z } % { 1'h1, celloutsig_0_39z[7:5], celloutsig_0_46z, celloutsig_0_21z };
  assign celloutsig_1_3z = { in_data[103:100], celloutsig_1_2z } % { 1'h1, _11_[4:1] };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } % { 1'h1, celloutsig_1_3z[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_8z[8:6], celloutsig_1_12z, celloutsig_1_7z } % { 1'h1, in_data[152:147] };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } % { 1'h1, in_data[108:104], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_11z = { celloutsig_0_1z[7:0], celloutsig_0_4z } % { 1'h1, in_data[90:83] };
  assign celloutsig_0_1z = celloutsig_0_0z[10:1] % { 1'h1, in_data[63:55] };
  assign celloutsig_0_44z = { _14_[3:1], _02_, celloutsig_0_34z, _03_, _12_[2], _08_[4], _12_[0], celloutsig_0_13z } != { _09_[4:1], _14_[4:1], _02_, _13_[4:2], _04_, _06_ };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z } != celloutsig_0_0z[10:5];
  assign celloutsig_0_2z = celloutsig_0_1z[8:3] != celloutsig_0_1z[5:0];
  assign celloutsig_0_33z = { celloutsig_0_3z[25:14], celloutsig_0_22z, celloutsig_0_23z } !== { _13_[3:2], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_0z[6:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z } !== { celloutsig_0_3z[18:13], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_25z = { in_data[77:75], celloutsig_0_8z, celloutsig_0_9z, _16_ } !== { _07_, _14_[4:1], _02_, celloutsig_0_8z, _17_ };
  assign celloutsig_0_3z = { in_data[78:56], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } << { in_data[49:35], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z, _11_[6:1], _01_, celloutsig_1_4z, celloutsig_1_2z } << { celloutsig_1_7z[0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z } << { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_13z } >>> _17_[9:2];
  assign celloutsig_1_10z = { celloutsig_1_9z[3:2], celloutsig_1_5z } >>> { celloutsig_1_7z[1:0], celloutsig_1_4z };
  assign celloutsig_0_21z = { in_data[80:79], celloutsig_0_7z, celloutsig_0_10z } >>> { _13_[3:2], _04_, _06_ };
  assign celloutsig_0_28z = { celloutsig_0_27z[7:2], _13_[4:2], _04_, _06_ } >>> { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[89:79] - in_data[54:44];
  assign celloutsig_0_39z = { celloutsig_0_38z[7:2], _13_[4:2], _04_, _06_, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_0z } - { celloutsig_0_1z[7:1], celloutsig_0_20z, _14_[4:1], _02_, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_75z = celloutsig_0_38z[6:2] - celloutsig_0_38z[7:3];
  assign celloutsig_1_9z = { _11_[6], celloutsig_1_7z } - { celloutsig_1_8z[0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_27z = celloutsig_0_0z - { celloutsig_0_11z[8:3], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_7z };
  assign _08_[3:0] = celloutsig_0_31z;
  assign _10_[2:1] = { _00_, _05_ };
  assign _11_[0] = _01_;
  assign { _12_[3], _12_[1] } = { _03_, _08_[4] };
  assign _13_[1:0] = { _04_, _06_ };
  assign _14_[0] = _02_;
  assign _15_[1] = _07_;
  assign { out_data[128], out_data[116:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
