// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_elem_data_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s* call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > kernel_data_V_1283;
    sc_signal< sc_lv<16> > kernel_data_V_2284;
    sc_signal< sc_lv<16> > kernel_data_V_4;
    sc_signal< sc_lv<16> > kernel_data_V_5;
    sc_signal< sc_lv<16> > kernel_data_V_7;
    sc_signal< sc_lv<16> > kernel_data_V_8;
    sc_signal< sc_lv<32> > sX_3;
    sc_signal< sc_lv<32> > sY_3;
    sc_signal< sc_lv<32> > pY_3;
    sc_signal< sc_lv<32> > pX_3;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > and_ln289_4_reg_499;
    sc_signal< sc_lv<32> > sX_3_load_reg_467;
    sc_signal< sc_lv<1> > icmp_ln289_fu_175_p2;
    sc_signal< sc_lv<1> > icmp_ln289_reg_472;
    sc_signal< sc_lv<32> > sY_3_load_reg_477;
    sc_signal< sc_lv<1> > icmp_ln289_4_fu_185_p2;
    sc_signal< sc_lv<1> > icmp_ln289_4_reg_482;
    sc_signal< sc_lv<32> > pY_3_load_reg_487;
    sc_signal< sc_lv<32> > pX_3_load_reg_493;
    sc_signal< sc_lv<1> > and_ln289_4_fu_243_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > ap_port_reg_in_elem_data_V_read;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_return_3;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_ce;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > io_acc_block_signal_op69;
    sc_signal< bool > ap_block_state12_ignore_call0;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_start;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_done;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_idle;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_ready;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_0;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_1;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_2;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_3;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_4;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_5;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_6;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_7;
    sc_signal< sc_lv<16> > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_return_8;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_ce;
    sc_signal< sc_lv<32> > select_ln323_fu_447_p3;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_135_p4;
    sc_signal< bool > ap_block_state12;
    sc_signal< sc_lv<1> > icmp_ln313_fu_380_p2;
    sc_signal< sc_lv<1> > icmp_ln317_fu_426_p2;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_start_reg;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state2;
    sc_signal< sc_lv<32> > select_ln328_fu_401_p3;
    sc_signal< sc_lv<32> > add_ln321_fu_431_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_385_p2;
    sc_signal< sc_lv<31> > tmp_fu_195_p4;
    sc_signal< sc_lv<31> > tmp_53_fu_215_p4;
    sc_signal< sc_lv<1> > icmp_ln289_5_fu_205_p2;
    sc_signal< sc_lv<1> > icmp_ln289_6_fu_225_p2;
    sc_signal< sc_lv<1> > and_ln289_3_fu_237_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_231_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_396_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_442_p2;
    sc_signal< bool > ap_condition_227;
    sc_signal< bool > ap_condition_294;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_431_p2();
    void thread_add_ln323_fu_442_p2();
    void thread_add_ln326_fu_385_p2();
    void thread_add_ln328_fu_396_p2();
    void thread_and_ln289_3_fu_237_p2();
    void thread_and_ln289_4_fu_243_p2();
    void thread_and_ln289_fu_231_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state2();
    void thread_ap_block_state12();
    void thread_ap_block_state12_ignore_call0();
    void thread_ap_condition_227();
    void thread_ap_condition_294();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_storemerge_phi_fu_135_p4();
    void thread_ap_ready();
    void thread_call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_ce();
    void thread_call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_155_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_142_ap_start();
    void thread_icmp_ln289_4_fu_185_p2();
    void thread_icmp_ln289_5_fu_205_p2();
    void thread_icmp_ln289_6_fu_225_p2();
    void thread_icmp_ln289_fu_175_p2();
    void thread_icmp_ln313_fu_380_p2();
    void thread_icmp_ln317_fu_426_p2();
    void thread_io_acc_block_signal_op69();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_select_ln323_fu_447_p3();
    void thread_select_ln328_fu_401_p3();
    void thread_tmp_53_fu_215_p4();
    void thread_tmp_fu_195_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
