# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:52 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs outs_valid index[0] index[1] \
 index[2] index_valid

.latch        n70 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n75 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n80 control.tehb.dataReg[0]  0
.latch        n85 control.tehb.dataReg[1]  0
.latch        n90 control.tehb.dataReg[2]  0
.latch        n95 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n54
01 1
.names control.tehb.control.fullReg new_n54 ins_ready[1]
01 1
.names ins_valid[0] new_n54 new_n56
00 1
.names ins_valid[2] new_n56 new_n57
11 1
.names control.tehb.control.fullReg new_n57 ins_ready[2]
01 1
.names ins_valid[3] new_n56 new_n59
11 1
.names new_n57 new_n59 new_n60
01 1
.names control.tehb.control.fullReg new_n60 ins_ready[3]
01 1
.names new_n57 new_n60 new_n62
00 1
.names new_n56 new_n62 new_n63
11 1
.names ins_valid[4] new_n63 new_n64
11 1
.names control.tehb.control.fullReg new_n64 ins_ready[4]
01 1
.names new_n63 new_n64 new_n66
10 1
.names ins_valid[5] new_n66 new_n67
11 1
.names control.tehb.control.fullReg new_n67 ins_ready[5]
01 1
.names new_n66 new_n67 new_n69
10 1
.names ins_valid[6] new_n69 new_n70_1
11 1
.names control.tehb.control.fullReg new_n70_1 ins_ready[6]
01 1
.names ins_valid[7] new_n69 new_n72
11 1
.names new_n70_1 new_n72 new_n73
01 1
.names control.tehb.control.fullReg new_n73 ins_ready[7]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n75_1
11 1
.names new_n54 new_n60 new_n76
00 1
.names new_n64 new_n76 new_n77
00 1
.names new_n67 new_n77 new_n78
00 1
.names new_n70_1 new_n78 new_n79
00 1
.names new_n73 new_n79 new_n80_1
00 1
.names control.tehb.control.fullReg new_n80_1 new_n81
00 1
.names new_n75_1 new_n81 index[0]
00 0
.names ins[0] index[0] new_n83
10 1
.names ins[1] index[0] new_n84
11 1
.names new_n83 new_n84 new_n85_1
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n86
11 1
.names new_n70_1 new_n73 new_n87
00 1
.names new_n62 new_n87 new_n88
11 1
.names control.tehb.control.fullReg new_n88 new_n89
00 1
.names new_n86 new_n89 index[1]
00 0
.names new_n85_1 index[1] new_n91
00 1
.names ins[2] index[0] new_n92
10 1
.names ins[3] index[0] new_n93
11 1
.names new_n92 new_n93 new_n94
00 1
.names index[1] new_n94 new_n95_1
10 1
.names new_n91 new_n95_1 new_n96
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n97
11 1
.names new_n64 new_n67 new_n98
00 1
.names new_n87 new_n98 new_n99
11 1
.names control.tehb.control.fullReg new_n99 new_n100
00 1
.names new_n97 new_n100 index[2]
00 0
.names new_n96 index[2] new_n102
00 1
.names ins[4] index[0] new_n103
10 1
.names ins[5] index[0] new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names index[1] new_n105 new_n106
00 1
.names ins[6] index[0] new_n107
10 1
.names ins[7] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names index[1] new_n109 new_n110
10 1
.names new_n106 new_n110 new_n111
00 1
.names index[2] new_n111 new_n112
10 1
.names new_n102 new_n112 outs
00 0
.names new_n69 new_n87 new_n114
11 1
.names control.tehb.control.fullReg new_n114 new_n115
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n115 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n115 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n118
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n119
01 1
.names new_n118 new_n119 new_n120
00 1
.names rst new_n120 new_n121
00 1
.names new_n115 new_n121 n95
01 1
.names new_n118 n95 n70
01 0
.names new_n119 n95 n75
01 0
.names control.tehb.control.fullReg new_n120 new_n125
00 1
.names new_n114 new_n125 new_n126
01 1
.names control.tehb.dataReg[0] new_n126 new_n127
10 1
.names new_n80_1 new_n126 new_n128
01 1
.names new_n127 new_n128 new_n129
00 1
.names rst new_n129 n80
00 1
.names control.tehb.dataReg[1] new_n126 new_n131
10 1
.names new_n88 new_n126 new_n132
01 1
.names new_n131 new_n132 new_n133
00 1
.names rst new_n133 n85
00 1
.names control.tehb.dataReg[2] new_n126 new_n135
10 1
.names new_n99 new_n126 new_n136
01 1
.names new_n135 new_n136 new_n137
00 1
.names rst new_n137 n90
00 1
.end
