Debug function is enabled by default.

LEDs show current bus status:
	bit 6: MASTER_VRAM
	bit 5: MASTER_ICMU
	bit 4: MASTER_DCMU
	bit 2: SLAVE_RAM
	bit 1: SLAVE_ROM
	bit 0: SLAVE_DEV

Switch[7]: debug enable/disable

when in debug mode:
SW[08](Sword) or BTNR(Nexys3): debug step
SW[09](Sword) or BTNU(Nexys3): display switch (between debug info and normal info)
BTND(Nexys3): switch between high 16-bits and low 16-bits
Switch[6:0]: show inner data
	7'b00xxxxx: content of general purpose register 5'bxxxxx
	7'b01xxxxx: content of registers in pipeline datapath
		5'h00: instruction address in IF
		5'h01: instruction content in IF
		5'h02: instruction address in ID
		5'h03: instruction content in ID
		5'h04: instruction address in EXE
		5'h05: instruction content in EXE
		5'h06: instruction address in MEM
		5'h07: instruction content in MEM
		5'h08: BIT0 for memory write signal, BIT4 for memory read signal, BIT12 for instruction read signal
		5'h09: memory operation address
		5'h0A: content read from memory (when read signal enables)
		5'h0B: content write to memory (when write signal enables)
	7'b10xxxxx: content of register 5'bxxxxx in co-processor 0
	7'b11xxxxx: reversed
