Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Mar 29 07:12:27 2021
| Host             : shahul-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.616        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.495        |
| Device Static (W)        | 0.120        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.4         |
| Junction Temperature (C) | 43.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |       11 |       --- |             --- |
| Slice Logic              |     0.011 |    17087 |       --- |             --- |
|   LUT as Logic           |     0.009 |     5386 |     17600 |           30.60 |
|   CARRY4                 |     0.001 |      248 |      4400 |            5.64 |
|   Register               |    <0.001 |     9209 |     35200 |           26.16 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |      155 |     17600 |            0.88 |
|   LUT as Shift Register  |    <0.001 |      249 |      6000 |            4.15 |
|   LUT as Distributed RAM |    <0.001 |       22 |      6000 |            0.37 |
|   Others                 |     0.000 |      708 |       --- |             --- |
| Signals                  |     0.015 |    12678 |       --- |             --- |
| Block RAM                |     0.005 |     14.5 |        60 |           24.17 |
| MMCM                     |     0.213 |        2 |         2 |          100.00 |
| I/O                      |     0.136 |       27 |       100 |           27.00 |
| PS7                      |     1.074 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     1.616 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.075 |      0.007 |
| Vccaux    |       1.800 |     0.126 |       0.118 |      0.008 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.670 |       0.641 |      0.029 |
| Vccpaux   |       1.800 |     0.023 |       0.013 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.257 |       0.255 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| I                             | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| I                             | design_1_i/axi_dynclk_0/U0/PXL_CLK_5X_O                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O        | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             6.7 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            20.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
| mmcm_fbclk_out                | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     1.495 |
|   design_1_i               |     1.492 |
|     axi_dynclk_0           |     0.110 |
|       U0                   |     0.110 |
|     axi_interconnect_0     |     0.004 |
|       m00_couplers         |     0.002 |
|       xbar                 |     0.002 |
|     axi_interconnect_1     |     0.006 |
|       s00_couplers         |     0.004 |
|       xbar                 |     0.001 |
|     axi_vdma_0             |     0.012 |
|       U0                   |     0.012 |
|     axi_vdma_1             |     0.017 |
|       U0                   |     0.017 |
|     clk_wiz_0              |     0.106 |
|       inst                 |     0.106 |
|     ov7670_axi_stream_ca_1 |     0.006 |
|       U0                   |     0.006 |
|     processing_system7_0   |     1.076 |
|       inst                 |     1.076 |
|     rgb2dvi_0              |     0.134 |
|       U0                   |     0.134 |
|     v_axi4s_vid_out_0      |     0.007 |
|       inst                 |     0.007 |
|     v_tc_1                 |     0.013 |
|       U0                   |     0.013 |
+----------------------------+-----------+


