 
****************************************
Report : qor
Design : fir_top
Version: M-2016.12-SP2
Date   : Thu Jul  5 12:37:55 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          2.85
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              15518
  Buf/Inv Cell Count:            1707
  Buf Cell Count:                   1
  Inv Cell Count:                1706
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12806
  Sequential Cell Count:         2712
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    36919.080448
  Noncombinational Area: 21043.079983
  Buf/Inv Area:           1895.760075
  Total Buffer Area:             3.96
  Total Inverter Area:        1891.80
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             57962.160430
  Design Area:           57962.160430


  Design Rules
  -----------------------------------
  Total Number of Nets:         17506
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.68
  Mapping Optimization:               17.96
  -----------------------------------------
  Overall Compile Time:               52.98
  Overall Compile Wall Clock Time:    20.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
