	.include "../common/vargen_inc.s"

#	.equ PORTA, 0x00100000
	.equ DEL, 0x00000005
	
	.text

	#initialization	
main:	li x5, PORTA
		li x6, 0xff
		sw x6, 0(x5)

	#do while 


m_loop:	jal delay
		li x6,0xff
		sw x6, 0(x5)
		jal delay
		li x6,0x00
		sw x6, 0(x5)
		j m_loop
	
	
delay:
		li x6, DEL
	
l1:		addi x6,x6,-1
		bgt x6,x0,l1
		ret
	  
end:	j end
	
	


