{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v " "Source file: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1472039303650 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1472039303650 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v " "Source file: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1472039303682 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1472039303682 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v " "Source file: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1472039303710 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1472039303710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472039304860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039304862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:48:24 2016 " "Processing started: Wed Aug 24 12:48:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039304862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039304862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039304862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1472039305127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheInstructionMemory " "Found entity 1: TheInstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fetch.v(98) " "Verilog HDL information at Fetch.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039313984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313985 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "execution Execute.v(58) " "Verilog Module Declaration warning at Execute.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"execution\"" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 58 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheDataMemory " "Found entity 1: TheDataMemory" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(103) " "Verilog HDL information at uart.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039313990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(116) " "Verilog HDL information at uart.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039313990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(180) " "Verilog HDL information at uart.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1472039313990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472039313991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039313991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit DE0_NANO.v(322) " "Verilog HDL Implicit Net warning at DE0_NANO.v(322): created implicit net for \"carrybit\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr DE0_NANO.v(323) " "Verilog HDL Implicit Net warning at DE0_NANO.v(323): created implicit net for \"carrybit_wr\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr_enable DE0_NANO.v(324) " "Verilog HDL Implicit Net warning at DE0_NANO.v(324): created implicit net for \"carrybit_wr_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nop_stop DE0_NANO.v(353) " "Verilog HDL Implicit Net warning at DE0_NANO.v(353): created implicit net for \"nop_stop\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 353 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush DE0_NANO.v(362) " "Verilog HDL Implicit Net warning at DE0_NANO.v(362): created implicit net for \"flush\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_a DE0_NANO.v(384) " "Verilog HDL Implicit Net warning at DE0_NANO.v(384): created implicit net for \"super_duper_a\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_b DE0_NANO.v(385) " "Verilog HDL Implicit Net warning at DE0_NANO.v(385): created implicit net for \"super_duper_b\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039313992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1472039314058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_NANO.v(279) " "Verilog HDL assignment warning at DE0_NANO.v(279): truncated value with size 32 to match size of target (1)" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314060 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheInstructionMemory TheInstructionMemory:i_TheInstructionMemory " "Elaborating entity \"TheInstructionMemory\" for hierarchy \"TheInstructionMemory:i_TheInstructionMemory\"" {  } { { "DE0_NANO.v" "i_TheInstructionMemory" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 InstructionMemory.v(71) " "Verilog HDL assignment warning at InstructionMemory.v(71): truncated value with size 32 to match size of target (20)" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314071 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionloopcount InstructionMemory.v(66) " "Verilog HDL Always Construct warning at InstructionMemory.v(66): inferring latch(es) for variable \"instructionloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314071 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:i_registerfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:i_registerfile\"" {  } { { "DE0_NANO.v" "i_registerfile" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RegisterFile.v(85) " "Verilog HDL assignment warning at RegisterFile.v(85): truncated value with size 32 to match size of target (20)" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314086 "|DE0_NANO|registerfile:i_registerfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registerloopcount RegisterFile.v(79) " "Verilog HDL Always Construct warning at RegisterFile.v(79): inferring latch(es) for variable \"registerloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314086 "|DE0_NANO|registerfile:i_registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheDataMemory TheDataMemory:i_TheDataMemory " "Elaborating entity \"TheDataMemory\" for hierarchy \"TheDataMemory:i_TheDataMemory\"" {  } { { "DE0_NANO.v" "i_TheDataMemory" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DataMemory.v(83) " "Verilog HDL assignment warning at DataMemory.v(83): truncated value with size 32 to match size of target (20)" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314107 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "DE0_NANO.v" "i_fetch" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(130) " "Verilog HDL assignment warning at Fetch.v(130): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314111 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(171) " "Verilog HDL assignment warning at Fetch.v(171): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314112 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(180) " "Verilog HDL assignment warning at Fetch.v(180): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314112 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fetch.v(184) " "Verilog HDL assignment warning at Fetch.v(184): truncated value with size 32 to match size of target (6)" {  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314112 "|DE0_NANO|fetch:i_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:i_decoder\"" {  } { { "DE0_NANO.v" "i_decoder" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314130 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(90) " "Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(107) " "Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 32bitdecoder.v(124) " "Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"destination\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operationnumber 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"operationnumber\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_a 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_a\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_b 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_b\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_4 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_4\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_5 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_5\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314132 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_b 32bitdecoder.v(107) " "Inferred latch for \"super_duper_b\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_a 32bitdecoder.v(107) " "Inferred latch for \"super_duper_a\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[0\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[1\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[2\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[3\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[4\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[5\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314133 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[16\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[16\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[17\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[17\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[18\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[18\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[19\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[19\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[20\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[20\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[21\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[21\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314134 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314135 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[0\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[1\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[2\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[3\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[4\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[5\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:i_execuition " "Elaborating entity \"execution\" for hierarchy \"execution:i_execuition\"" {  } { { "DE0_NANO.v" "i_execuition" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(361) " "Verilog HDL assignment warning at Execute.v(361): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(369) " "Verilog HDL assignment warning at Execute.v(369): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(373) " "Verilog HDL assignment warning at Execute.v(373): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(380) " "Verilog HDL assignment warning at Execute.v(380): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(385) " "Verilog HDL assignment warning at Execute.v(385): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(391) " "Verilog HDL assignment warning at Execute.v(391): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(392) " "Verilog HDL assignment warning at Execute.v(392): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314141 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(400) " "Verilog HDL assignment warning at Execute.v(400): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(404) " "Verilog HDL assignment warning at Execute.v(404): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(405) " "Verilog HDL assignment warning at Execute.v(405): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(413) " "Verilog HDL assignment warning at Execute.v(413): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(414) " "Verilog HDL assignment warning at Execute.v(414): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(420) " "Verilog HDL assignment warning at Execute.v(420): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(427) " "Verilog HDL assignment warning at Execute.v(427): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(434) " "Verilog HDL assignment warning at Execute.v(434): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(438) " "Verilog HDL assignment warning at Execute.v(438): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(445) " "Verilog HDL assignment warning at Execute.v(445): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(450) " "Verilog HDL assignment warning at Execute.v(450): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(455) " "Verilog HDL assignment warning at Execute.v(455): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(457) " "Verilog HDL assignment warning at Execute.v(457): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(465) " "Verilog HDL assignment warning at Execute.v(465): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(469) " "Verilog HDL assignment warning at Execute.v(469): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(471) " "Verilog HDL assignment warning at Execute.v(471): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(479) " "Verilog HDL assignment warning at Execute.v(479): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Execute.v(481) " "Verilog HDL assignment warning at Execute.v(481): truncated value with size 32 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(487) " "Verilog HDL assignment warning at Execute.v(487): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 Execute.v(492) " "Verilog HDL assignment warning at Execute.v(492): truncated value with size 22 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(496) " "Verilog HDL assignment warning at Execute.v(496): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(503) " "Verilog HDL assignment warning at Execute.v(503): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(510) " "Verilog HDL assignment warning at Execute.v(510): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(516) " "Verilog HDL assignment warning at Execute.v(516): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(522) " "Verilog HDL assignment warning at Execute.v(522): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(528) " "Verilog HDL assignment warning at Execute.v(528): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(534) " "Verilog HDL assignment warning at Execute.v(534): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(544) " "Verilog HDL assignment warning at Execute.v(544): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(545) " "Verilog HDL assignment warning at Execute.v(545): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(546) " "Verilog HDL assignment warning at Execute.v(546): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(558) " "Verilog HDL assignment warning at Execute.v(558): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(559) " "Verilog HDL assignment warning at Execute.v(559): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(560) " "Verilog HDL assignment warning at Execute.v(560): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(580) " "Verilog HDL assignment warning at Execute.v(580): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(581) " "Verilog HDL assignment warning at Execute.v(581): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314142 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(582) " "Verilog HDL assignment warning at Execute.v(582): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(596) " "Verilog HDL assignment warning at Execute.v(596): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(597) " "Verilog HDL assignment warning at Execute.v(597): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(598) " "Verilog HDL assignment warning at Execute.v(598): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(612) " "Verilog HDL assignment warning at Execute.v(612): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(613) " "Verilog HDL assignment warning at Execute.v(613): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(614) " "Verilog HDL assignment warning at Execute.v(614): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(628) " "Verilog HDL assignment warning at Execute.v(628): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(629) " "Verilog HDL assignment warning at Execute.v(629): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(630) " "Verilog HDL assignment warning at Execute.v(630): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(645) " "Verilog HDL assignment warning at Execute.v(645): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(646) " "Verilog HDL assignment warning at Execute.v(646): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(647) " "Verilog HDL assignment warning at Execute.v(647): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Execute.v(661) " "Verilog HDL assignment warning at Execute.v(661): truncated value with size 32 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(662) " "Verilog HDL assignment warning at Execute.v(662): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Execute.v(663) " "Verilog HDL assignment warning at Execute.v(663): truncated value with size 16 to match size of target (8)" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd3 Execute.v(126) " "Output port \"data_rd3\" at Execute.v(126) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd4 Execute.v(127) " "Output port \"data_rd4\" at Execute.v(127) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3 Execute.v(131) " "Output port \"data_wr3\" at Execute.v(131) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4 Execute.v(132) " "Output port \"data_wr4\" at Execute.v(132) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3_data Execute.v(135) " "Output port \"data_wr3_data\" at Execute.v(135) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4_data Execute.v(136) " "Output port \"data_wr4_data\" at Execute.v(136) has no driver" {  } { { "Execute.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314143 "|DE0_NANO|execution:i_execuition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:i_uart " "Elaborating entity \"uart\" for hierarchy \"uart:i_uart\"" {  } { { "DE0_NANO.v" "i_uart" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039314144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 uart.v(99) " "Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (17)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314149 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(143) " "Verilog HDL assignment warning at uart.v(143): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(151) " "Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(200) " "Verilog HDL assignment warning at uart.v(200): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart.v(206) " "Verilog HDL assignment warning at uart.v(206): truncated value with size 32 to match size of target (16)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(212) " "Verilog HDL assignment warning at uart.v(212): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(247) " "Verilog HDL assignment warning at uart.v(247): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(248) " "Verilog HDL assignment warning at uart.v(248): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(249) " "Verilog HDL assignment warning at uart.v(249): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(250) " "Verilog HDL assignment warning at uart.v(250): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(251) " "Verilog HDL assignment warning at uart.v(251): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(252) " "Verilog HDL assignment warning at uart.v(252): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(357) " "Verilog HDL assignment warning at uart.v(357): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(358) " "Verilog HDL assignment warning at uart.v(358): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(359) " "Verilog HDL assignment warning at uart.v(359): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(360) " "Verilog HDL assignment warning at uart.v(360): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(361) " "Verilog HDL assignment warning at uart.v(361): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(362) " "Verilog HDL assignment warning at uart.v(362): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(365) " "Verilog HDL assignment warning at uart.v(365): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(366) " "Verilog HDL assignment warning at uart.v(366): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(367) " "Verilog HDL assignment warning at uart.v(367): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(368) " "Verilog HDL assignment warning at uart.v(368): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(369) " "Verilog HDL assignment warning at uart.v(369): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(370) " "Verilog HDL assignment warning at uart.v(370): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(371) " "Verilog HDL assignment warning at uart.v(371): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(372) " "Verilog HDL assignment warning at uart.v(372): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(373) " "Verilog HDL assignment warning at uart.v(373): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(374) " "Verilog HDL assignment warning at uart.v(374): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(375) " "Verilog HDL assignment warning at uart.v(375): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(376) " "Verilog HDL assignment warning at uart.v(376): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(377) " "Verilog HDL assignment warning at uart.v(377): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(378) " "Verilog HDL assignment warning at uart.v(378): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(379) " "Verilog HDL assignment warning at uart.v(379): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(380) " "Verilog HDL assignment warning at uart.v(380): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(388) " "Verilog HDL assignment warning at uart.v(388): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(389) " "Verilog HDL assignment warning at uart.v(389): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314150 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(390) " "Verilog HDL assignment warning at uart.v(390): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(391) " "Verilog HDL assignment warning at uart.v(391): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(392) " "Verilog HDL assignment warning at uart.v(392): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(393) " "Verilog HDL assignment warning at uart.v(393): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(395) " "Verilog HDL assignment warning at uart.v(395): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(396) " "Verilog HDL assignment warning at uart.v(396): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(397) " "Verilog HDL assignment warning at uart.v(397): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(398) " "Verilog HDL assignment warning at uart.v(398): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(399) " "Verilog HDL assignment warning at uart.v(399): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(400) " "Verilog HDL assignment warning at uart.v(400): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(401) " "Verilog HDL assignment warning at uart.v(401): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(402) " "Verilog HDL assignment warning at uart.v(402): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(403) " "Verilog HDL assignment warning at uart.v(403): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(404) " "Verilog HDL assignment warning at uart.v(404): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(405) " "Verilog HDL assignment warning at uart.v(405): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(406) " "Verilog HDL assignment warning at uart.v(406): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(407) " "Verilog HDL assignment warning at uart.v(407): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(408) " "Verilog HDL assignment warning at uart.v(408): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(409) " "Verilog HDL assignment warning at uart.v(409): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(410) " "Verilog HDL assignment warning at uart.v(410): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(417) " "Verilog HDL assignment warning at uart.v(417): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(418) " "Verilog HDL assignment warning at uart.v(418): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(419) " "Verilog HDL assignment warning at uart.v(419): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(420) " "Verilog HDL assignment warning at uart.v(420): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(421) " "Verilog HDL assignment warning at uart.v(421): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(422) " "Verilog HDL assignment warning at uart.v(422): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(423) " "Verilog HDL assignment warning at uart.v(423): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(424) " "Verilog HDL assignment warning at uart.v(424): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(427) " "Verilog HDL assignment warning at uart.v(427): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(428) " "Verilog HDL assignment warning at uart.v(428): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(429) " "Verilog HDL assignment warning at uart.v(429): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(430) " "Verilog HDL assignment warning at uart.v(430): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(431) " "Verilog HDL assignment warning at uart.v(431): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(432) " "Verilog HDL assignment warning at uart.v(432): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(433) " "Verilog HDL assignment warning at uart.v(433): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(442) " "Verilog HDL assignment warning at uart.v(442): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314151 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(443) " "Verilog HDL assignment warning at uart.v(443): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(444) " "Verilog HDL assignment warning at uart.v(444): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(445) " "Verilog HDL assignment warning at uart.v(445): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(446) " "Verilog HDL assignment warning at uart.v(446): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(447) " "Verilog HDL assignment warning at uart.v(447): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(448) " "Verilog HDL assignment warning at uart.v(448): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(450) " "Verilog HDL assignment warning at uart.v(450): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(451) " "Verilog HDL assignment warning at uart.v(451): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(452) " "Verilog HDL assignment warning at uart.v(452): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(453) " "Verilog HDL assignment warning at uart.v(453): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(454) " "Verilog HDL assignment warning at uart.v(454): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(455) " "Verilog HDL assignment warning at uart.v(455): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(456) " "Verilog HDL assignment warning at uart.v(456): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(457) " "Verilog HDL assignment warning at uart.v(457): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(484) " "Verilog HDL assignment warning at uart.v(484): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(485) " "Verilog HDL assignment warning at uart.v(485): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(486) " "Verilog HDL assignment warning at uart.v(486): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(487) " "Verilog HDL assignment warning at uart.v(487): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(488) " "Verilog HDL assignment warning at uart.v(488): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(489) " "Verilog HDL assignment warning at uart.v(489): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(492) " "Verilog HDL assignment warning at uart.v(492): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(493) " "Verilog HDL assignment warning at uart.v(493): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(494) " "Verilog HDL assignment warning at uart.v(494): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(495) " "Verilog HDL assignment warning at uart.v(495): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(496) " "Verilog HDL assignment warning at uart.v(496): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(497) " "Verilog HDL assignment warning at uart.v(497): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(498) " "Verilog HDL assignment warning at uart.v(498): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(499) " "Verilog HDL assignment warning at uart.v(499): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(500) " "Verilog HDL assignment warning at uart.v(500): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(501) " "Verilog HDL assignment warning at uart.v(501): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(502) " "Verilog HDL assignment warning at uart.v(502): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(503) " "Verilog HDL assignment warning at uart.v(503): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(504) " "Verilog HDL assignment warning at uart.v(504): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(505) " "Verilog HDL assignment warning at uart.v(505): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(506) " "Verilog HDL assignment warning at uart.v(506): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314152 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(507) " "Verilog HDL assignment warning at uart.v(507): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(519) " "Verilog HDL assignment warning at uart.v(519): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(520) " "Verilog HDL assignment warning at uart.v(520): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(521) " "Verilog HDL assignment warning at uart.v(521): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(522) " "Verilog HDL assignment warning at uart.v(522): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(523) " "Verilog HDL assignment warning at uart.v(523): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(524) " "Verilog HDL assignment warning at uart.v(524): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(526) " "Verilog HDL assignment warning at uart.v(526): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(527) " "Verilog HDL assignment warning at uart.v(527): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(528) " "Verilog HDL assignment warning at uart.v(528): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(529) " "Verilog HDL assignment warning at uart.v(529): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(530) " "Verilog HDL assignment warning at uart.v(530): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(531) " "Verilog HDL assignment warning at uart.v(531): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(532) " "Verilog HDL assignment warning at uart.v(532): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(533) " "Verilog HDL assignment warning at uart.v(533): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(534) " "Verilog HDL assignment warning at uart.v(534): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(535) " "Verilog HDL assignment warning at uart.v(535): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(536) " "Verilog HDL assignment warning at uart.v(536): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(537) " "Verilog HDL assignment warning at uart.v(537): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(538) " "Verilog HDL assignment warning at uart.v(538): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(539) " "Verilog HDL assignment warning at uart.v(539): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(540) " "Verilog HDL assignment warning at uart.v(540): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(541) " "Verilog HDL assignment warning at uart.v(541): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(545) " "Verilog HDL assignment warning at uart.v(545): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(546) " "Verilog HDL assignment warning at uart.v(546): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(547) " "Verilog HDL assignment warning at uart.v(547): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(548) " "Verilog HDL assignment warning at uart.v(548): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(549) " "Verilog HDL assignment warning at uart.v(549): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(550) " "Verilog HDL assignment warning at uart.v(550): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(552) " "Verilog HDL assignment warning at uart.v(552): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(553) " "Verilog HDL assignment warning at uart.v(553): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(554) " "Verilog HDL assignment warning at uart.v(554): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(555) " "Verilog HDL assignment warning at uart.v(555): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(556) " "Verilog HDL assignment warning at uart.v(556): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(557) " "Verilog HDL assignment warning at uart.v(557): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(558) " "Verilog HDL assignment warning at uart.v(558): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314153 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(559) " "Verilog HDL assignment warning at uart.v(559): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(560) " "Verilog HDL assignment warning at uart.v(560): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(561) " "Verilog HDL assignment warning at uart.v(561): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(562) " "Verilog HDL assignment warning at uart.v(562): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(563) " "Verilog HDL assignment warning at uart.v(563): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(564) " "Verilog HDL assignment warning at uart.v(564): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(565) " "Verilog HDL assignment warning at uart.v(565): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(566) " "Verilog HDL assignment warning at uart.v(566): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(567) " "Verilog HDL assignment warning at uart.v(567): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(569) " "Verilog HDL assignment warning at uart.v(569): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "transmit_storage\[63..26\] 0 uart.v(174) " "Net \"transmit_storage\[63..26\]\" at uart.v(174) has no driver or initial value, using a default initial value '0'" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3\[0\] uart.v(56) " "Output port \"data_wr3\[0\]\" at uart.v(56) has no driver" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_GND uart.v(39) " "Output port \"UART_GND\" at uart.v(39) has no driver" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472039314154 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1472039320934 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[6\] decoder:i_decoder\|super_duper_a " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[6\]\" merged with LATCH primitive \"decoder:i_decoder\|super_duper_a\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|super_duper_b decoder:i_decoder\|super_duper_a " "Duplicate LATCH primitive \"decoder:i_decoder\|super_duper_b\" merged with LATCH primitive \"decoder:i_decoder\|super_duper_a\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[4\] decoder:i_decoder\|unsigned_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[4\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[11\] decoder:i_decoder\|unsigned_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[11\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[3\] decoder:i_decoder\|unsigned_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[3\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[10\] decoder:i_decoder\|unsigned_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[10\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|source_2\[5\] decoder:i_decoder\|unsigned_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|source_2\[5\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[12\] decoder:i_decoder\|unsigned_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[12\]\" merged with LATCH primitive \"decoder:i_decoder\|unsigned_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[13\] decoder:i_decoder\|source_1\[3\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[13\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[3\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[14\] decoder:i_decoder\|source_1\[4\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[14\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[4\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:i_decoder\|unsigned_2\[15\] decoder:i_decoder\|source_1\[5\] " "Duplicate LATCH primitive \"decoder:i_decoder\|unsigned_2\[15\]\" merged with LATCH primitive \"decoder:i_decoder\|source_1\[5\]\"" {  } { { "32bitdecoder.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1472039321014 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1472039321014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 38 -1 0 } } { "InstructionMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1472039321050 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1472039321050 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039324995 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039324995 "|DE0_NANO|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_GND GND " "Pin \"UART_GND\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472039324995 "|DE0_NANO|UART_GND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1472039324995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1472039325296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg " "Generated suppressed messages file /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039330368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1472039330914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472039330914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1472039331605 "|DE0_NANO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1472039331605 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1472039331605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11798 " "Implemented 11798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1472039331606 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1472039331606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11783 " "Implemented 11783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1472039331606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1472039331606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1381 " "Peak virtual memory: 1381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039331634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:48:51 2016 " "Processing ended: Wed Aug 24 12:48:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039331634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039331634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039331634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472039331634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1472039332447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039332447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:48:52 2016 " "Processing started: Wed Aug 24 12:48:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039332447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1472039332447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1472039332448 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1472039332492 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1472039332492 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1472039332493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1472039332698 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1472039332748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1472039332791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1472039332791 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1472039333039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1472039333044 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1472039333216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1472039333216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1472039333216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1472039333216 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1472039333242 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1472039333242 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1472039333242 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1472039333242 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1472039333245 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1472039334452 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1472039335779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1472039335816 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clock~reg0 " "Node: slow_clock~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fetch:i_fetch\|reset slow_clock~reg0 " "Register fetch:i_fetch\|reset is being clocked by slow_clock~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039335839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1472039335839 "|DE0_NANO|slow_clock~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|uart_continue uart:i_uart\|uart_clock " "Register uart:i_uart\|uart_continue is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039335839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1472039335839 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1472039335870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1472039335877 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1472039335878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1472039335878 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1472039335878 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1472039335878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clock~reg0 " "Destination node slow_clock~reg0" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 4370 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:i_uart\|uart_clock " "Destination node uart:i_uart\|uart_clock" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1472039338272 ""}  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 16120 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1472039338272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slow_clock~reg0  " "Automatically promoted node slow_clock~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clock~0 " "Destination node slow_clock~0" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 6481 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clock~output " "Destination node slow_clock~output" {  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 16119 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1472039338272 ""}  } { { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 4370 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1472039338272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:i_uart\|uart_clock  " "Automatically promoted node uart:i_uart\|uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:i_uart\|uart_clock~0 " "Destination node uart:i_uart\|uart_clock~0" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 6798 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1472039338272 ""}  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1472039338272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fetch:i_fetch\|reset  " "Automatically promoted node fetch:i_fetch\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:i_uart\|uart_clock " "Destination node uart:i_uart\|uart_clock" {  } { { "uart.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[127\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[127\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2108 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[126\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[126\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2099 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[125\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[125\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2090 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[124\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[124\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2081 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[123\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[123\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2072 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[122\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[122\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2063 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[121\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[121\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2054 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[120\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[120\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2045 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TheDataMemory:i_TheDataMemory\|data_memory\[119\]\[1\] " "Destination node TheDataMemory:i_TheDataMemory\|data_memory\[119\]\[1\]" {  } { { "DataMemory.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 2036 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1472039338272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1472039338272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1472039338272 ""}  } { { "Fetch.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 960 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1472039338272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1472039339384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1472039339400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1472039339401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472039339423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472039339448 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1472039339478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1472039339478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1472039339494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1472039339955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1472039339972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1472039339972 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1472039339978 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1472039339978 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1472039339978 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 9 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 14 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1472039339978 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1472039339978 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1472039339978 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[0\] " "Node \"gpio_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[10\] " "Node \"gpio_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[11\] " "Node \"gpio_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[12\] " "Node \"gpio_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[13\] " "Node \"gpio_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[14\] " "Node \"gpio_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[15\] " "Node \"gpio_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[16\] " "Node \"gpio_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[17\] " "Node \"gpio_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[18\] " "Node \"gpio_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[19\] " "Node \"gpio_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[1\] " "Node \"gpio_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[20\] " "Node \"gpio_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[21\] " "Node \"gpio_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[22\] " "Node \"gpio_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[23\] " "Node \"gpio_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[24\] " "Node \"gpio_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[25\] " "Node \"gpio_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[26\] " "Node \"gpio_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[27\] " "Node \"gpio_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[28\] " "Node \"gpio_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[29\] " "Node \"gpio_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[2\] " "Node \"gpio_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[30\] " "Node \"gpio_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[31\] " "Node \"gpio_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[32\] " "Node \"gpio_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[33\] " "Node \"gpio_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[3\] " "Node \"gpio_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[4\] " "Node \"gpio_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[5\] " "Node \"gpio_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[6\] " "Node \"gpio_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[7\] " "Node \"gpio_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[8\] " "Node \"gpio_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[9\] " "Node \"gpio_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0_IN\[0\] " "Node \"gpio_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0_IN\[1\] " "Node \"gpio_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[0\] " "Node \"gpio_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[10\] " "Node \"gpio_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[11\] " "Node \"gpio_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[12\] " "Node \"gpio_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[13\] " "Node \"gpio_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[14\] " "Node \"gpio_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[15\] " "Node \"gpio_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[16\] " "Node \"gpio_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[17\] " "Node \"gpio_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[18\] " "Node \"gpio_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[19\] " "Node \"gpio_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[1\] " "Node \"gpio_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[20\] " "Node \"gpio_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[21\] " "Node \"gpio_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[22\] " "Node \"gpio_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[23\] " "Node \"gpio_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[24\] " "Node \"gpio_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[25\] " "Node \"gpio_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[26\] " "Node \"gpio_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[27\] " "Node \"gpio_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[28\] " "Node \"gpio_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[29\] " "Node \"gpio_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[2\] " "Node \"gpio_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[30\] " "Node \"gpio_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[31\] " "Node \"gpio_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[32\] " "Node \"gpio_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[33\] " "Node \"gpio_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[3\] " "Node \"gpio_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[4\] " "Node \"gpio_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[5\] " "Node \"gpio_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[6\] " "Node \"gpio_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[7\] " "Node \"gpio_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[8\] " "Node \"gpio_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[9\] " "Node \"gpio_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1_IN\[0\] " "Node \"gpio_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1_IN\[1\] " "Node \"gpio_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1472039340876 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1472039340876 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472039340880 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1472039340910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1472039342335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472039348098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1472039348185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1472039356381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472039356381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1472039358050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1472039363998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1472039363998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1472039365442 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1472039365442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1472039365442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472039365443 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1472039365823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472039365896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472039368038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472039368045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472039370217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472039372353 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1472039373504 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1472039373533 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1472039373533 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1472039373533 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL N15 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/euser/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { UART_RX } } } { "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/euser/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "DE0_NANO.v" "" { Text "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1472039373533 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1472039373533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.fit.smsg " "Generated suppressed messages file /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1472039374157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1597 " "Peak virtual memory: 1597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039375659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:49:35 2016 " "Processing ended: Wed Aug 24 12:49:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039375659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039375659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039375659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1472039375659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1472039376546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039376547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:49:36 2016 " "Processing started: Wed Aug 24 12:49:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039376547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1472039376547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1472039376547 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1472039377893 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1472039377930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039378061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:49:38 2016 " "Processing ended: Wed Aug 24 12:49:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039378061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039378061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039378061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1472039378061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1472039378199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1472039378831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039378831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:49:38 2016 " "Processing started: Wed Aug 24 12:49:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039378831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039378831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039378832 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1472039378898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039379263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039379308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039379309 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380052 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clock~reg0 " "Node: slow_clock~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fetch:i_fetch\|reset slow_clock~reg0 " "Register fetch:i_fetch\|reset is being clocked by slow_clock~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039380079 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380079 "|DE0_NANO|slow_clock~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|uart_reset uart:i_uart\|uart_clock " "Register uart:i_uart\|uart_reset is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039380079 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380079 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380095 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1472039380103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472039380108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.283 " "Worst-case setup slack is 16.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.283               0.000 CLOCK_50  " "   16.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 CLOCK_50  " "    0.361               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.569 " "Worst-case minimum pulse width slack is 9.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 CLOCK_50  " "    9.569               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039380119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380119 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472039380141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039380182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382412 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clock~reg0 " "Node: slow_clock~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fetch:i_fetch\|reset slow_clock~reg0 " "Register fetch:i_fetch\|reset is being clocked by slow_clock~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039382790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382790 "|DE0_NANO|slow_clock~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|uart_reset uart:i_uart\|uart_clock " "Register uart:i_uart\|uart_reset is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039382790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382790 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.668 " "Worst-case setup slack is 16.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.668               0.000 CLOCK_50  " "   16.668               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50  " "    0.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563               0.000 CLOCK_50  " "    9.563               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039382805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382805 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039382812 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472039382824 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clock~reg0 " "Node: slow_clock~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fetch:i_fetch\|reset slow_clock~reg0 " "Register fetch:i_fetch\|reset is being clocked by slow_clock~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039383104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383104 "|DE0_NANO|slow_clock~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|uart_reset uart:i_uart\|uart_clock " "Register uart:i_uart\|uart_reset is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1472039383104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383104 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.892 " "Worst-case setup slack is 17.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.892               0.000 CLOCK_50  " "   17.892               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.274 " "Worst-case minimum pulse width slack is 9.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 CLOCK_50  " "    9.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472039383119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383119 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1273 " "Peak virtual memory: 1273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039383495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:49:43 2016 " "Processing ended: Wed Aug 24 12:49:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039383495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039383495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039383495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039383495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472039384389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472039384390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 12:49:44 2016 " "Processing started: Wed Aug 24 12:49:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472039384390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472039384390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472039384390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_slow.vo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_slow.vo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039386901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_slow.vo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_slow.vo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039388495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_fast.vo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_fast.vo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039390127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO.vo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO.vo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039391738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_v_slow.sdo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_v_slow.sdo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039392729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_v_slow.sdo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_v_slow.sdo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039393716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_v_fast.sdo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_v_fast.sdo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039394727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_v.sdo /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/ simulation " "Generated file DE0_NANO_v.sdo in folder \"/home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472039395711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1494 " "Peak virtual memory: 1494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472039395822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 12:49:55 2016 " "Processing ended: Wed Aug 24 12:49:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472039395822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472039395822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472039395822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1472039395822 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 427 s " "Quartus Prime Full Compilation was successful. 0 errors, 427 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1472039395964 ""}
