Saurabh N. Adya , Shubhyant Chaturvedi , Jarrod A. Roy , David A. Papa , Igor L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382639]
Fixed-Outline Floorplanning through Better Local Search, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.328, September 23-26, 2001
Saurabh N. Adya , Igor L. Markov, Consistent placement of macro-blocks using floorplanning and standard-cell placement, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505392]
Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
Saurabh N. Adya , Igor L. Markov , Paul G. Villarrubia, On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.311, November 09-13, 2003[doi>10.1109/ICCAD.2003.107]
Saurabh N. Adya , Mehmet C. Yildiz , Igor L. Markov , Paul G. Villarrubia , Phiroze N. Parakh , Patrick H. Madden, Benchmarking for large-scale placement and beyond, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640022]
S. N. Adya , M. C. Yildiz , I. L. Markov , P. G. Villarrubia , P. N. Parakh , P. H. Madden, Benchmarking for large-scale placement and beyond, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.472-487, November 2006[doi>10.1109/TCAD.2004.825852]
Charles J. Alpert, The ISPD98 circuit benchmark suite, Proceedings of the 1998 international symposium on Physical design, p.80-85, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274546]
Charles J. Alpert , Jen-Hsin Huang , Andrew B. Kahng, Multilevel circuit partitioning, Proceedings of the 34th annual Design Automation Conference, p.530-533, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266275]
Charles J. Alpert , Gi-Joon Nam , Paul G. Villarrubia, Free space management for cut-based placement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.746-751, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774682]
Cadence. 2000. Openbook documentation for QPlace version 5.1.67. Cadence, San Jose, CA.
Caldwell, A. E., Kahng, A. B., and Markov, I. L. VLSI CAD Bookshelf. Available online at http://vlsicad.eecs.umich.edu/BK.
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]
A. E. Caldwell , A. B. Kahng , I. L. Markov, Optimal partitioners and end-case placers for standard-cell layout, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.11, p.1304-1313, November 2006[doi>10.1109/43.892854]
A. E. Caldwell , A. B. Kahng , I. L. Markov, Hierarchical whitespace allocation in top-down placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.11, p.1550-1556, November 2006[doi>10.1109/TCAD.2003.818375]
Chin-Chih Chang , Jason Cong , Xin Yuan, Multi-level placement for large-scale mixed-size IC designs, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119835]
Wonjoon Choi , Kia Bazargan, Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration, Proceedings of the conference on Design, Automation and Test in Europe, p.11104, March 03-07, 2003
Willaim J. Dally , Andrew Chang, The role of custom design in ASIC Chips, Proceedings of the 37th Annual Design Automation Conference, p.643-647, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337604]
Doll, K., Johannes, F. M., and Antreich, K. J. 1994. Iterative placement improvement by network flow methods. IEEE Trans. Comput.-Aided Des. 13, 10 (Oct.), 1189--1200.
Ke Zhong , Shantanu Dutt, Effective partition-driven placement with simultaneous level processing and global net views, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Hans Eisenmann , Frank M. Johannes, Generic global placement and floorplanning, Proceedings of the 35th annual Design Automation Conference, p.269-274, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277119]
Kunihiro Fujiyoshi , Hiroshi Murata, Arbitrary convex and concave rectilinear block packing using sequence-pair, Proceedings of the 1999 international symposium on Physical design, p.103-110, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300034]
Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Andrew B. Kahng, Classical floorplanning harmful?, Proceedings of the 2000 international symposium on Physical design, p.207-213, May 2000, San Diego, California, USA[doi>10.1145/332357.332401]
Andrew B. Kahng , Stefanus Mantik , Igor L. Markov, Min-max placement for large-scale timing optimization, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505423]
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: application in VLSI domain, Proceedings of the 34th annual Design Automation Conference, p.526-529, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266273]
Ateen Khatkhate , Chen Li , Ameya R. Agnihotri , Mehmet C. Yildiz , Satoshi Ono , Cheng-Kok Koh , Patrick H. Madden, Recursive bisection based mixed block placement, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981084]
Jai-Ming Lin , Yao-Wen Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, Proceedings of the 38th annual Design Automation Conference, p.764-769, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379062]
Fan Mo , Abdallah Tabbara , Robert K. Brayton, A force-directed macro-cell placer, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
H. Murata , K. Fujiyoshi , S. Nakatake , Y. Kajitani, VLSI module placement based on rectangle-packing by the sequence-pair, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1518-1524, December 1996[doi>10.1109/43.552084]
Hiroshi Murata , Ernest S. Kuh, Sequence-pair based placement method for hard/soft/pre-placed modules, Proceedings of the 1998 international symposium on Physical design, p.167-172, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274560]
Sudip Nag , Kamal Chaudhary, Post-placement residual-overlap removal with minimal movement, Proceedings of the conference on Design, automation and test in Europe, p.116-es, January 1999, Munich, Germany[doi>10.1145/307418.307568]
Yingxin Pang , Chung-Kuan Cheng , Takeshi Yoshimura, An enhanced perturbing algorithm for floorplan design using the O-tree representation, Proceedings of the 2000 international symposium on Physical design, p.168-173, May 2000, San Diego, California, USA[doi>10.1145/332357.332395]
Sarrafzadeh, M., Wang, M., and Yang, X. 2002. Modern Placement Techniques. Kluwer, Dordrecht, The Netherlands.
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Xiaoping Tang , Ruiqi Tian , D. F. Wong, Fast evaluation of sequence pair in block placement by longest common subsequence computation, Proceedings of the conference on Design, automation and test in Europe, p.106-111, March 27-30, 2000, Paris, France[doi>10.1145/343647.343713]
Xiaoping Tang , D. F. Wong, FAST-SP: a fast algorithm for block placement based on sequence pair, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.521-526, January 2001, Yokohama, Japan[doi>10.1145/370155.370523]
Varadrajan, R. and DeLendonck, G. 2002. Personal communication.
Vijayan, G. 1991. Overlap elimination in floorplans. In Proceedings of the VLSI Design Conference. 157--162.
Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Mehmet Can Yildiz , Patrick H. Madden, Improved cut sequences for partitioning based placement, Proceedings of the 38th annual Design Automation Conference, p.776-779, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379064]
