Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 17:38:47 2023
| Host         : William running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net controlvga/E[0] is a gated clock net sourced by a combinational pin controlvga/rgb_reg[11]_i_2/O, cell controlvga/rgb_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net controlvga/r_25MHz_reg[1]_0[0] is a gated clock net sourced by a combinational pin controlvga/h_count_next[9]_i_2/O, cell controlvga/h_count_next[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT controlvga/h_count_next[9]_i_2 is driving clock pin of 20 cells. This could lead to large hold time violations. Involved cells are:
controlvga/h_count_next_reg[0], controlvga/h_count_next_reg[1],
controlvga/h_count_next_reg[2], controlvga/h_count_next_reg[3],
controlvga/h_count_next_reg[4], controlvga/h_count_next_reg[5],
controlvga/h_count_next_reg[6], controlvga/h_count_next_reg[7],
controlvga/h_count_next_reg[8], controlvga/h_count_next_reg[9],
controlvga/v_count_next_reg[0], controlvga/v_count_next_reg[1],
controlvga/v_count_next_reg[2], controlvga/v_count_next_reg[3],
controlvga/v_count_next_reg[4] (the first 15 of 20 listed)
Related violations: <none>


