INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zero_check_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sim_1/new/zero_check_16_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zero_check_16_testbench'
