<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : osc0_timer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : osc0_timer</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r.html">Component : ALT_NOC_FW_L4_SYS_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for osc0_timer</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> </td></tr>
<tr>
<td align="left">[7:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> </td></tr>
<tr>
<td align="left">[15:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp940f73e3185c8a881d41f67d928ade1a"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to osc0_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga459253ac70c2dfcd6a23b3d7622da827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga459253ac70c2dfcd6a23b3d7622da827">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga459253ac70c2dfcd6a23b3d7622da827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280f62b73a73ac66d4d913e4fc8ba1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga280f62b73a73ac66d4d913e4fc8ba1fc">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga280f62b73a73ac66d4d913e4fc8ba1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b119ef5ad36e8fa4bf9694a5b04368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gac0b119ef5ad36e8fa4bf9694a5b04368">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac0b119ef5ad36e8fa4bf9694a5b04368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a4c080859cf497caae4c4e3e8fc1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga26a4c080859cf497caae4c4e3e8fc1b3">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga26a4c080859cf497caae4c4e3e8fc1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa52cd729c613f30cbf50fd045fce96a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gafa52cd729c613f30cbf50fd045fce96a">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gafa52cd729c613f30cbf50fd045fce96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fe2facf9cee4150c2b3059cfa2b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga13fe2facf9cee4150c2b3059cfa2b7eb">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga13fe2facf9cee4150c2b3059cfa2b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14660dde4e96f2fd3a7c7930bd92e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gae14660dde4e96f2fd3a7c7930bd92e1b">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gae14660dde4e96f2fd3a7c7930bd92e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a67e4a35951e0a80b167e1226211bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga81a67e4a35951e0a80b167e1226211bd">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga81a67e4a35951e0a80b167e1226211bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd0afbb908c52cc92a3b905908bdeb563"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA"></a></p>
<p>Security bit configuration for transactions from dma to osc0_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non- Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gada46fba6ba83c02ab570ac97404ed2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gada46fba6ba83c02ab570ac97404ed2ae">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gada46fba6ba83c02ab570ac97404ed2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a382defc6ab3f72b468842cf52a123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga48a382defc6ab3f72b468842cf52a123">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga48a382defc6ab3f72b468842cf52a123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e0328dd3923987023ee934fff2f076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga50e0328dd3923987023ee934fff2f076">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga50e0328dd3923987023ee934fff2f076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782cf633df4c127eb108db5a870f832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga782cf633df4c127eb108db5a870f832d">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga782cf633df4c127eb108db5a870f832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7947c48c97b54dc5b9bef242850e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga0f7947c48c97b54dc5b9bef242850e0b">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga0f7947c48c97b54dc5b9bef242850e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818b25f31f862aae3219dbd0ebc99ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga818b25f31f862aae3219dbd0ebc99ab9">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga818b25f31f862aae3219dbd0ebc99ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581cd3cc35c328534f094b3ba70df858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga581cd3cc35c328534f094b3ba70df858">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga581cd3cc35c328534f094b3ba70df858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9815b68dcb1c2750d8027ca470e2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gab9815b68dcb1c2750d8027ca470e2e04">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gab9815b68dcb1c2750d8027ca470e2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1c49790c3b89044cc137020981233800"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to osc0_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaee147c70e6b33d2156a0a7f1c31e95bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaee147c70e6b33d2156a0a7f1c31e95bd">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaee147c70e6b33d2156a0a7f1c31e95bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a477b85130bcf98f39ea792b9e206d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga3a477b85130bcf98f39ea792b9e206d7">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3a477b85130bcf98f39ea792b9e206d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6762b157801a56d27a90843348bc48fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga6762b157801a56d27a90843348bc48fe">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6762b157801a56d27a90843348bc48fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd241526d8e485c26dcd1c9cb8fb6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga1cd241526d8e485c26dcd1c9cb8fb6df">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga1cd241526d8e485c26dcd1c9cb8fb6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb046b342d7722a0365f9d46361cc3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaeb046b342d7722a0365f9d46361cc3d5">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gaeb046b342d7722a0365f9d46361cc3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e5ac97f0cd2803b25dc84b155392ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga57e5ac97f0cd2803b25dc84b155392ad">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga57e5ac97f0cd2803b25dc84b155392ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d54f929784f3c2bb3903f5989729d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga13d54f929784f3c2bb3903f5989729d2">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga13d54f929784f3c2bb3903f5989729d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b224a596533422876ba1d8c30324042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga6b224a596533422876ba1d8c30324042">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga6b224a596533422876ba1d8c30324042"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0a641687748b95cc9ac8b0119e526360"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to osc0_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga922923058e44ef17076a8dfa5b645a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga922923058e44ef17076a8dfa5b645a40">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga922923058e44ef17076a8dfa5b645a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97330a8e3a48e867ea377085ffd2097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga97330a8e3a48e867ea377085ffd2097b">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga97330a8e3a48e867ea377085ffd2097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6dad548101e1045e1283d5b752f461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga5a6dad548101e1045e1283d5b752f461">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a6dad548101e1045e1283d5b752f461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d70edbac2b021a5b2e3d22823e4260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga57d70edbac2b021a5b2e3d22823e4260">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ga57d70edbac2b021a5b2e3d22823e4260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5732ed389ee4c5698b968089d33c2dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga5732ed389ee4c5698b968089d33c2dd0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga5732ed389ee4c5698b968089d33c2dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0bae28cfb923654f135b27a849a056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ga4c0bae28cfb923654f135b27a849a056">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4c0bae28cfb923654f135b27a849a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0158885249397df9315296fedef58bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaf0158885249397df9315296fedef58bf">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaf0158885249397df9315296fedef58bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff29151d80a805e708b6c13cae822e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaff29151d80a805e708b6c13cae822e71">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:gaff29151d80a805e708b6c13cae822e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae00ae5ac0c49de65867db41bb139def8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gae00ae5ac0c49de65867db41bb139def8">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae00ae5ac0c49de65867db41bb139def8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61016212b1e7eecb58c5bcc473e038a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gad61016212b1e7eecb58c5bcc473e038a">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_OFST</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:gad61016212b1e7eecb58c5bcc473e038a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaef90bc2412025d12892663048eeb9c04"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaef90bc2412025d12892663048eeb9c04">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_t</a></td></tr>
<tr class="separator:gaef90bc2412025d12892663048eeb9c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s" id="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7d8bb23e857c584f665bd314db4595c1"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e00c54e9f757c8d75c2e3823da2dcfd"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a89f026be8085456ca7bf84bab8a5894e"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a23a9ac0c8703442f548870e29e67c418"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8101a7babc43f4191563b530140e92dd"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1268b6cd93c1cd3434f205445cbfffff"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3df57182760a291d961f157a4db81e97"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a12d3e48967c3ec4ef72f8b5486817a78"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga459253ac70c2dfcd6a23b3d7622da827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga280f62b73a73ac66d4d913e4fc8ba1fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0b119ef5ad36e8fa4bf9694a5b04368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga26a4c080859cf497caae4c4e3e8fc1b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa52cd729c613f30cbf50fd045fce96a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga13fe2facf9cee4150c2b3059cfa2b7eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae14660dde4e96f2fd3a7c7930bd92e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga81a67e4a35951e0a80b167e1226211bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gada46fba6ba83c02ab570ac97404ed2ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48a382defc6ab3f72b468842cf52a123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga50e0328dd3923987023ee934fff2f076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga782cf633df4c127eb108db5a870f832d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0f7947c48c97b54dc5b9bef242850e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga818b25f31f862aae3219dbd0ebc99ab9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga581cd3cc35c328534f094b3ba70df858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab9815b68dcb1c2750d8027ca470e2e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaee147c70e6b33d2156a0a7f1c31e95bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a477b85130bcf98f39ea792b9e206d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6762b157801a56d27a90843348bc48fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1cd241526d8e485c26dcd1c9cb8fb6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeb046b342d7722a0365f9d46361cc3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57e5ac97f0cd2803b25dc84b155392ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13d54f929784f3c2bb3903f5989729d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6b224a596533422876ba1d8c30324042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga922923058e44ef17076a8dfa5b645a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97330a8e3a48e867ea377085ffd2097b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a6dad548101e1045e1283d5b752f461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga57d70edbac2b021a5b2e3d22823e4260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5732ed389ee4c5698b968089d33c2dd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c0bae28cfb923654f135b27a849a056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf0158885249397df9315296fedef58bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaff29151d80a805e708b6c13cae822e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae00ae5ac0c49de65867db41bb139def8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR</a> register. </p>

</div>
</div>
<a class="anchor" id="gad61016212b1e7eecb58c5bcc473e038a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_OFST&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaef90bc2412025d12892663048eeb9c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html#gaef90bc2412025d12892663048eeb9c04">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c0___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC0_TMR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
