-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pqcrystals_dilithium2_ref is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    sm_ce0 : OUT STD_LOGIC;
    sm_we0 : OUT STD_LOGIC;
    sm_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    sm_ce1 : OUT STD_LOGIC;
    sm_we1 : OUT STD_LOGIC;
    sm_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    smlen : OUT STD_LOGIC_VECTOR (63 downto 0);
    smlen_ap_vld : OUT STD_LOGIC;
    m_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    m_ce0 : OUT STD_LOGIC;
    m_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    mlen : IN STD_LOGIC_VECTOR (63 downto 0);
    sk_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    sk_ce0 : OUT STD_LOGIC;
    sk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sk_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    sk_ce1 : OUT STD_LOGIC;
    sk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of pqcrystals_dilithium2_ref is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-fbg676-2,HLS_INPUT_CLOCK=50.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.143667,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=70,HLS_SYN_DSP=0,HLS_SYN_FF=31801,HLS_SYN_LUT=273519,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv13_973 : STD_LOGIC_VECTOR (12 downto 0) := "0100101110011";
    constant ap_const_lv64_974 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100101110100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sub_fu_92_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_reg_119 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub2_fu_99_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub2_reg_124 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_idle : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_ready : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_we0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_idle : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_ready : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce1 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we1 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce1 : STD_LOGIC;
    signal grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_110_fu_88_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_fu_84_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlen : IN STD_LOGIC_VECTOR (63 downto 0);
        sub : IN STD_LOGIC_VECTOR (11 downto 0);
        m_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        m_ce0 : OUT STD_LOGIC;
        m_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub2 : IN STD_LOGIC_VECTOR (12 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_we0 : OUT STD_LOGIC;
        sm_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_we0 : OUT STD_LOGIC;
        sm_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce1 : OUT STD_LOGIC;
        sm_we1 : OUT STD_LOGIC;
        sm_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        mlen : IN STD_LOGIC_VECTOR (63 downto 0);
        sk_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        sk_ce0 : OUT STD_LOGIC;
        sk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sk_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        sk_ce1 : OUT STD_LOGIC;
        sk_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 : component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start,
        ap_done => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done,
        ap_idle => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_idle,
        ap_ready => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_ready,
        mlen => mlen,
        sub => sub_reg_119,
        m_address0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_address0,
        m_ce0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_ce0,
        m_q0 => m_q0,
        sub2 => sub2_reg_124,
        sm_address0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_address0,
        sm_ce0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_ce0,
        sm_we0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_we0,
        sm_d0 => grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_d0);

    grp_pqcrystals_dilithium2_ref_signature_1_fu_71 : component pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start,
        ap_done => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done,
        ap_idle => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_idle,
        ap_ready => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_ready,
        sm_address0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address0,
        sm_ce0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce0,
        sm_we0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we0,
        sm_d0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d0,
        sm_q0 => sm_q0,
        sm_address1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address1,
        sm_ce1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce1,
        sm_we1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we1,
        sm_d1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d1,
        sm_q1 => sm_q1,
        mlen => mlen,
        sk_address0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address0,
        sk_ce0 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce0,
        sk_q0 => sk_q0,
        sk_address1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address1,
        sk_ce1 => grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce1,
        sk_q1 => sk_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_ready = ap_const_logic_1)) then 
                    grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_ready = ap_const_logic_1)) then 
                    grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                sub2_reg_124 <= sub2_fu_99_p2;
                sub_reg_119 <= sub_fu_92_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done, grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done)
    begin
        if ((grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done)
    begin
        if ((grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;
    empty_110_fu_88_p1 <= mlen(12 - 1 downto 0);
    empty_fu_84_p1 <= mlen(13 - 1 downto 0);
    grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg;
    grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg;
    m_address0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_address0;
    m_ce0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_m_ce0;
    sk_address0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address0;
    sk_address1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_address1;
    sk_ce0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce0;
    sk_ce1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sk_ce1;

    sm_address0_assign_proc : process(grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_address0, grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_address0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sm_address0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_address0;
        else 
            sm_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    sm_address1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_address1;

    sm_ce0_assign_proc : process(grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_ce0, grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_ce0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sm_ce0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_ce0;
        else 
            sm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sm_ce1_assign_proc : process(grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_ce1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_ce1;
        else 
            sm_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sm_d0_assign_proc : process(grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_d0, grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_d0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sm_d0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_d0;
        else 
            sm_d0 <= "XXXXXXXX";
        end if; 
    end process;

    sm_d1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_d1;

    sm_we0_assign_proc : process(grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_we0, grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_we0 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sm_we0 <= grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_sm_we0;
        else 
            sm_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sm_we1_assign_proc : process(grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sm_we1 <= grp_pqcrystals_dilithium2_ref_signature_1_fu_71_sm_we1;
        else 
            sm_we1 <= ap_const_logic_0;
        end if; 
    end process;

    smlen <= std_logic_vector(unsigned(mlen) + unsigned(ap_const_lv64_974));

    smlen_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            smlen_ap_vld <= ap_const_logic_1;
        else 
            smlen_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sub2_fu_99_p2 <= std_logic_vector(unsigned(empty_fu_84_p1) + unsigned(ap_const_lv13_973));
    sub_fu_92_p2 <= std_logic_vector(unsigned(empty_110_fu_88_p1) + unsigned(ap_const_lv12_FFF));
end behav;
