;redcode
;assert 1
	SPL 0, <332
	CMP -206, <-124
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ 100, 20
	JMZ 100, 20
	MOV @320, -0
	JMZ <121, 103
	DJN -1, @-20
	DJN -1, @-20
	JMZ <121, 103
	DJN 127, -160
	JMZ <-126, 100
	DJN 127, -160
	SPL -100, -10
	SPL 0, <332
	SUB #12, @201
	SUB 12, @10
	SPL 0, <332
	JMN @12, #200
	JMZ 12, #10
	MOV 0, 332
	SUB @121, 103
	SUB @-7, <-7
	SUB 121, 106
	JMN <121, 103
	SUB <0, @302
	JMZ @12, #200
	DJN -1, @-20
	DJN -1, @-20
	ADD <-30, 9
	SUB #12, @200
	ADD <-30, 9
	SUB -1, <-20
	SUB 312, @10
	JMN <121, #106
	JMN <121, 103
	SUB 70, @0
	JMN <121, 100
	SUB @121, 103
	SUB @121, 100
	SUB #12, @-200
	ADD 210, 30
	ADD <-30, 9
	SUB #12, @200
	ADD 210, 1
	SUB 312, @10
	MOV -11, <-20
	MOV -11, <-20
	CMP -206, <-124
