
---------- Begin Simulation Statistics ----------
final_tick                                 1471337200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191893                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   345699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.87                       # Real time elapsed on the host
host_tick_rate                               87212693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3237354                       # Number of instructions simulated
sim_ops                                       5832165                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001471                       # Number of seconds simulated
sim_ticks                                  1471337200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               650388                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27344                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            680462                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             360322                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          650388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           290066                       # Number of indirect misses.
system.cpu.branchPred.lookups                  743805                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29969                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13108                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3671075                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2706741                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             27449                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     583124                       # Number of branches committed
system.cpu.commit.bw_lim_events                949896                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          984029                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3237354                       # Number of instructions committed
system.cpu.commit.committedOps                5832165                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3245173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.797182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.709908                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1272472     39.21%     39.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       372616     11.48%     50.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       290602      8.95%     59.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       359587     11.08%     70.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       949896     29.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3245173                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     148543                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                27550                       # Number of function calls committed.
system.cpu.commit.int_insts                   5713621                       # Number of committed integer instructions.
system.cpu.commit.loads                        758037                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28644      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4550523     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13982      0.24%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37728      0.65%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5961      0.10%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.02%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.11%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           23541      0.40%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24504      0.42%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34220      0.59%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.02%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          730575     12.53%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         332226      5.70%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        27462      0.47%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14159      0.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5832165                       # Class of committed instruction
system.cpu.commit.refs                        1104422                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3237354                       # Number of Instructions Simulated
system.cpu.committedOps                       5832165                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.136219                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.136219                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8050                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34197                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49572                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4508                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1059132                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7053453                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   521379                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1809699                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27530                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 95224                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      854156                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1991                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      368530                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      743805                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    450337                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2936153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5584                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4078769                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           706                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55060                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202212                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             548423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             390291                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.108860                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3512964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.088934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1483203     42.22%     42.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   159403      4.54%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    90758      2.58%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   120968      3.44%     52.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1658632     47.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3512964                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    248899                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   132943                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    335333200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    335333200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    335333200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    335332800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    335332800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    335332800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       876000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       876000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9588000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      9751600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      9712000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9956400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    123558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    123714400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    123591200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    123662800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2571300400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32347                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   619365                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.746606                       # Inst execution rate
system.cpu.iew.exec_refs                      1221895                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     368068                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  710247                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                890261                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                941                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               617                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               381480                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6816141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                853827                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38760                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6424617                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3323                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10503                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27530                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16695                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            55639                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       132222                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        35094                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9724                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8410568                       # num instructions consuming a value
system.cpu.iew.wb_count                       6401220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.583891                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4910851                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.740245                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6408437                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9851461                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5364458                       # number of integer regfile writes
system.cpu.ipc                               0.880112                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.880112                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35126      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5029996     77.82%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14010      0.22%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41645      0.64%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7498      0.12%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1266      0.02%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6919      0.11%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27251      0.42%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                26307      0.41%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34815      0.54%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2228      0.03%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               832041     12.87%     93.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              355310      5.50%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33416      0.52%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15552      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6463380                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  165485                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              332278                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       162019                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             206087                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6262769                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16128400                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6239201                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7594112                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6815019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6463380                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1122                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          983965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20957                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1456746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3512964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839865                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.634884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1274918     36.29%     36.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              321516      9.15%     45.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              482574     13.74%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              559108     15.92%     75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              874848     24.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3512964                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.757144                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      450461                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             21714                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6553                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               890261                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              381480                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2506732                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3678344                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  861139                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7515755                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              132                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51680                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   576112                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17858                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4733                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18090900                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6972817                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9038613                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1841022                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77568                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27530                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                186877                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1522835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            283447                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10896824                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20284                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                885                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    221321                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            937                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9111471                       # The number of ROB reads
system.cpu.rob.rob_writes                    13901239                       # The number of ROB writes
system.cpu.timesIdled                            1869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39950                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          779                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            779                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8258                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1486                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12235                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  964032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13721                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11510447                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29739853                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18366                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4168                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24848                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1076                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2249                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2249                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18366                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10047                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60563                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       219712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1280384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1500096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10759                       # Total snoops (count)
system.l2bus.snoopTraffic                       86016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31372                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014248                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118515                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30925     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      447      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31372                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20616399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19682223                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4122399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       446197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           446197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       446197                       # number of overall hits
system.cpu.icache.overall_hits::total          446197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4139                       # number of overall misses
system.cpu.icache.overall_misses::total          4139                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184335200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184335200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184335200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184335200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       450336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       450336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       450336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       450336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44536.168157                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44536.168157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44536.168157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44536.168157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          446                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149327200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149327200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149327200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149327200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43472.256186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43472.256186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43472.256186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43472.256186                       # average overall mshr miss latency
system.cpu.icache.replacements                   3179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       446197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          446197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4139                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184335200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184335200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       450336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       450336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44536.168157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44536.168157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149327200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149327200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43472.256186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43472.256186                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.112893                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              335516                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.541365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.112893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            904107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           904107                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1109152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1109152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1109152                       # number of overall hits
system.cpu.dcache.overall_hits::total         1109152                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35040                       # number of overall misses
system.cpu.dcache.overall_misses::total         35040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1687130400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1687130400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1687130400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1687130400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1144192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1144192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1144192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1144192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48148.698630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48148.698630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48148.698630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48148.698630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29220                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               772                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.849741                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1843                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2826                       # number of writebacks
system.cpu.dcache.writebacks::total              2826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17180                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    588336800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    588336800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    588336800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244944894                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833281694                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45960.221858                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45960.221858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45960.221858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55936.262617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48503.008964                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16156                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       764589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          764589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1572061600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1572061600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       797346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       797346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47991.623165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47991.623165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476284400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476284400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45136.884003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45136.884003                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115068800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115068800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50402.452913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50402.452913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112052400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112052400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49823.210316                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49823.210316                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4379                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4379                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244944894                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244944894                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55936.262617                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55936.262617                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           988.695693                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.431357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   759.408536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.287156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.741610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.223913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2305564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2305564                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1466                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5034                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1002                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7502                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1466                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5034                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1002                       # number of overall hits
system.l2cache.overall_hits::total               7502                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1967                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7767                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3377                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13111                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1967                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7767                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3377                       # number of overall misses
system.l2cache.overall_misses::total            13111                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132863200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    530385200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234038901                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    897287301                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132863200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    530385200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234038901                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    897287301                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3433                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12801                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4379                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20613                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3433                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12801                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4379                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20613                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.572968                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606749                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.771181                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.636055                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.572968                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606749                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.771181                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.636055                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67546.110829                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68287.009141                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69303.790643                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68437.747006                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67546.110829                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68287.009141                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69303.790643                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68437.747006                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1967                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7759                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13083                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1967                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7759                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          638                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13721                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117127200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    468094000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206441321                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791662521                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117127200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    468094000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206441321                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38111366                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    829773887                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.572968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606125                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.766613                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.634697                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.572968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606125                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.766613                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.665648                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59546.110829                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60329.166130                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61495.776288                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60510.778950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59546.110829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60329.166130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61495.776288                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59735.683386                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60474.738503                       # average overall mshr miss latency
system.l2cache.replacements                      9681                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2826                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2826                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          638                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          638                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38111366                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38111366                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59735.683386                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59735.683386                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          761                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              761                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    102886000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    102886000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2249                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2249                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.661627                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.661627                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69143.817204                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69143.817204                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1486                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1486                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     90973200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     90973200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660738                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660738                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61220.188425                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61220.188425                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1466                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1002                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6741                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1967                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6279                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3377                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11623                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132863200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    427499200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234038901                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    794401301                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3433                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4379                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18364                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.572968                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595053                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.771181                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.632923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67546.110829                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68083.962414                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69303.790643                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68347.354470                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1967                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6273                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11597                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117127200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377120800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206441321                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    700689321                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.572968                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594484                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.766613                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.631507                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59546.110829                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60118.093416                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61495.776288                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60419.877641                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3810.756006                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26748                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9681                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.762938                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    17.372441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   467.634385                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2272.258352                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   894.517872                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   158.972957                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004241                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.114169                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.554751                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218388                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038812                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.930360                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1079                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1041                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2686                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263428                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736572                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               333297                       # Number of tag accesses
system.l2cache.tags.data_accesses              333297                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1471337200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              878144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1967                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7759                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3357                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          638                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13721                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           85560264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          337499793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    146022271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27751626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              596833955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      85560264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          85560264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        58374110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              58374110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        58374110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          85560264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         337499793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    146022271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27751626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             655208065                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5667312000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336229                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   509188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.26                       # Real time elapsed on the host
host_tick_rate                              106877370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13200221                       # Number of instructions simulated
sim_ops                                      19990567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004196                       # Number of seconds simulated
sim_ticks                                  4195974800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               528585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1117                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            528531                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             528037                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          528585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              548                       # Number of indirect misses.
system.cpu.branchPred.lookups                  528660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      53                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  29864307                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5245435                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1117                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     525180                       # Number of branches committed
system.cpu.commit.bw_lim_events               1053320                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           51131                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9962867                       # Number of instructions committed
system.cpu.commit.committedOps               14158402                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10475040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.351632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.154028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1574460     15.03%     15.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6796114     64.88%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4430      0.04%     79.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1046716      9.99%     89.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1053320     10.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10475040                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  14157138                       # Number of committed integer instructions.
system.cpu.commit.loads                       1571977                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1104      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11537184     81.49%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1571855     11.10%     92.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1047794      7.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14158402                       # Class of committed instruction
system.cpu.commit.refs                        2619843                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9962867                       # Number of Instructions Simulated
system.cpu.committedOps                      14158402                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052903                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               5749067                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14218628                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1180536                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    817831                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1131                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2739744                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1572190                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1047921                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      528660                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1057025                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9429293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   791                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10028293                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050397                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1057885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             528090                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.955992                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10488309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.358713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.785217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6136552     58.51%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   787301      7.51%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265893      2.54%     68.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   262737      2.51%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3035826     28.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10488309                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       823                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      499                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    769520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    769520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    769520400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    769520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    769520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    769520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    262017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    262013600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    262015200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    262017600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5665362800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1134                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   525261                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.350263                       # Inst execution rate
system.cpu.iew.exec_refs                      2620107                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1047921                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13484                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1578438                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1051044                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14209533                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1572186                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               404                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14164170                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1131                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           522792                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6461                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3179                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1037                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  38638477                       # num instructions consuming a value
system.cpu.iew.wb_count                      14164108                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.308717                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11928356                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.350257                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14164130                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33029379                       # number of integer regfile reads
system.cpu.int_regfile_writes                12589427                       # number of integer regfile writes
system.cpu.ipc                               0.949755                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.949755                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1167      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11542812     81.49%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  46      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   86      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   89      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 53      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1572008     11.10%     92.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1047856      7.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             220      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14164574                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     684                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1393                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          636                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1404                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14162723                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38816127                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14163472                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14259276                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14209512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14164574                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           51131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                63                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       241813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10488309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.350511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.825202                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1445098     13.78%     13.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4850082     46.24%     60.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3268766     31.17%     91.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              920492      8.78%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3871      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10488309                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.350301                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1057025                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           1050618                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1049330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1578438                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1051044                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3671658                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10489937                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 1579440                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17827458                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3778697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1962958                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              66818372                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14213703                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            17898877                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2645080                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    109                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1131                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4299337                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    71418                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1396                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         33156187                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            363                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6254951                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     23631253                       # The number of ROB reads
system.cpu.rob.rob_writes                    28432337                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            64                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                33                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      33    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  33                       # Request fanout histogram
system.membus.reqLayer2.occupancy               28802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              71498                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  71                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            23                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                82                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             71                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                105                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028571                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.167398                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      102     97.14%     97.14% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.86%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  105                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                74797                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1056989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1056989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1056989                       # number of overall hits
system.cpu.icache.overall_hits::total         1056989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           36                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             36                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           36                       # number of overall misses
system.cpu.icache.overall_misses::total            36                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1668400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1668400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1668400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1668400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1057025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1057025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1057025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1057025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46344.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46344.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46344.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46344.444444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1436400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1436400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1436400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1436400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44887.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44887.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44887.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44887.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1056989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1056989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           36                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            36                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1668400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1668400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1057025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1057025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46344.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46344.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1436400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1436400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44887.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44887.500000                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            295.031250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2114082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2114082                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2097179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2097179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2097179                       # number of overall hits
system.cpu.dcache.overall_hits::total         2097179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2264400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2264400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2264400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2264400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2097261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2097261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2097261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2097261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27614.634146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27614.634146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27614.634146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27614.634146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       955600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       955600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       955600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       150396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1105996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27302.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27302.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27302.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        37599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28358.871795                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1049313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1049313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2264400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2264400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1049395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1049395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27614.634146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27614.634146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       955600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       955600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27302.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27302.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1047866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1047866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      1047866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1047866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       150396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       150396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        37599                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        37599                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            450.743590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.000754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.999246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.193359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          826                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4194561                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4194561                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  38                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 38                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            11                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                33                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           11                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               33                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1297200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       711600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130398                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2139198                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1297200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       711600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130398                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2139198                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.314286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.464789                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.314286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.464789                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64860                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64690.909091                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64824.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64860                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64690.909091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64824.181818                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1137200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       623600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1875198                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1137200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       623600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114398                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1875198                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.314286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.464789                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.314286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.464789                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56860                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56690.909091                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56824.181818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56860                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56690.909091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56824.181818                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1297200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       711600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2139198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.314286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.464789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64860                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64690.909091                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64824.181818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1137200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       623600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1875198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.314286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56860                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56690.909091                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56824.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    101                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.970588                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.998612                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1055.992350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1935.003874                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   900.005016                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   170.000147                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472413                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219728                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1070                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1070                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3026                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261230                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738770                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1170                       # Number of tag accesses
system.l2cache.tags.data_accesses                1170                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4195974800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             305054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             167780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        30505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 503340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        305054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            305054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           30505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 30505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           30505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            305054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            167780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        30505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                533845                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6054282800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2611357                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  4041015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.51                       # Real time elapsed on the host
host_tick_rate                               70286338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14376989                       # Number of instructions simulated
sim_ops                                      22248296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000387                       # Number of seconds simulated
sim_ticks                                   386970800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               226013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4964                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            225130                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             111625                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          226013                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114388                       # Number of indirect misses.
system.cpu.branchPred.lookups                  261134                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4166                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1305171                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   757048                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5010                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     240879                       # Number of branches committed
system.cpu.commit.bw_lim_events                372296                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           84647                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1176768                       # Number of instructions committed
system.cpu.commit.committedOps                2257729                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       919720                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.454800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.524648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       134545     14.63%     14.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179010     19.46%     34.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       112072     12.19%     46.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       121797     13.24%     59.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       372296     40.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       919720                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77521                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17638                       # Number of function calls committed.
system.cpu.commit.int_insts                   2193004                       # Number of committed integer instructions.
system.cpu.commit.loads                        271612                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8529      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1731234     76.68%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12724      0.56%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              248      0.01%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3220      0.14%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.01%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12495      0.55%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12576      0.56%     78.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27884      1.24%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262585     11.63%     91.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         174155      7.71%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         9027      0.40%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2604      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2257729                       # Class of committed instruction
system.cpu.commit.refs                         448371                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1176768                       # Number of Instructions Simulated
system.cpu.committedOps                       2257729                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.822105                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.822105                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          103                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          238                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          431                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            37                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 38577                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2376719                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   224031                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    669731                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5045                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7008                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      280358                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      182099                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      261134                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    198178                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        726424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   486                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1236917                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           293                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   10090                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.269926                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             212574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             129526                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.278564                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             944392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.532473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.791266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   259746     27.50%     27.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84328      8.93%     36.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27621      2.92%     39.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38711      4.10%     43.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   533986     56.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               944392                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    132053                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69044                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    118432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    118432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    118432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    118432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    118432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    118432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2603600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       356000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       356000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5460800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5461600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46340400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46358800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      924093600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7225                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   245845                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.389004                       # Inst execution rate
system.cpu.iew.exec_refs                       459873                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181605                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25970                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                282692                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               185595                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2342366                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                278268                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9065                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2311187                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   649                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5045                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   726                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16794                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11082                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8836                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6971                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            254                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2632795                       # num instructions consuming a value
system.cpu.iew.wb_count                       2308063                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619419                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1630804                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.385775                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2309558                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3480473                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1819485                       # number of integer regfile writes
system.cpu.ipc                               1.216389                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.216389                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10018      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1776489     76.56%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12725      0.55%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   292      0.01%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3322      0.14%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  147      0.01%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12651      0.55%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12677      0.55%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27925      1.20%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                189      0.01%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               270834     11.67%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180622      7.78%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9400      0.41%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2722      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2320249                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   78547                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              157177                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        78291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80959                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2231684                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5431868                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2229772                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2346093                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2342050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2320249                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 316                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           84647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4152                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            184                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        87609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        944392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.456871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.408302                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              127909     13.54%     13.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132356     14.01%     27.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              167746     17.76%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              213123     22.57%     67.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              303258     32.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          944392                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.398371                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      198228                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            80                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10008                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1981                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               282692                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              185595                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  959985                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           967427                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   29120                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2599335                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2945                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   227593                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6032107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2370525                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2700370                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    672510                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1851                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5045                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7696                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   101059                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            134058                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3565313                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2428                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10888                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2889800                       # The number of ROB reads
system.cpu.rob.rob_writes                     4709979                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1935                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              383                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           417                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               436                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     436    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 436                       # Request fanout histogram
system.membus.reqLayer2.occupancy              384039                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             941661                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 904                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           195                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1219                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 63                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                63                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            905                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1750                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1152                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2902                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    72576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               450                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1418                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034556                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.182716                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1369     96.54%     96.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      3.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1418                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              460800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               926742                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              699600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       386970800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       197469                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           197469                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       197469                       # number of overall hits
system.cpu.icache.overall_hits::total          197469                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          709                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          709                       # number of overall misses
system.cpu.icache.overall_misses::total           709                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25904400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25904400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25904400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25904400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36536.530324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36536.530324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36536.530324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36536.530324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20393600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20393600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20393600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20393600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002947                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002947                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002947                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002947                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34920.547945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34920.547945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34920.547945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34920.547945                       # average overall mshr miss latency
system.cpu.icache.replacements                    583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       197469                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          197469                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          709                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25904400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25904400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36536.530324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36536.530324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20393600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20393600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34920.547945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34920.547945                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1359748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               839                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1620.676996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            396939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           396939                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       440163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           440163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       440163                       # number of overall hits
system.cpu.dcache.overall_hits::total          440163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          606                       # number of overall misses
system.cpu.dcache.overall_misses::total           606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23804800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23804800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23804800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23804800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       440769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       440769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       440769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       440769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39281.848185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39281.848185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39281.848185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39281.848185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                42                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.dcache.writebacks::total               167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11002800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11002800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11002800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3432339                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14435139                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000871                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34170.186335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34170.186335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34170.186335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55360.306452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37591.507812                       # average overall mshr miss latency
system.cpu.dcache.replacements                    384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       262973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          262973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21920400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21920400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       263516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       263516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40369.060773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40369.060773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9168800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9168800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35400.772201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35400.772201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           63                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1884400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1884400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       177253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       177253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29911.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29911.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29111.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29111.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           62                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3432339                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3432339                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55360.306452                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55360.306452                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3009465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2137.404119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   842.192974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   181.807026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.177546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.148438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            881922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           881922                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             330                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             186                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 533                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            330                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            186                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           17                       # number of overall hits
system.l2cache.overall_hits::total                533                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           136                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               435                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          136                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           45                       # number of overall misses
system.l2cache.overall_misses::total              435                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16916800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9040400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3254358                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29211558                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16916800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9040400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3254358                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29211558                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          584                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          322                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             968                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          584                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          322                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           62                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            968                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.434932                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.422360                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.725806                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.449380                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.434932                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.422360                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.725806                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.449380                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66601.574803                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66473.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72319.066667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67153.006897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66601.574803                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66473.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72319.066667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67153.006897                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          136                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          136                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           45                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14892800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7952400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2894358                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25739558                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14892800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7952400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2894358                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25854355                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.434932                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.422360                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.725806                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.449380                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.434932                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.422360                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.725806                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.451446                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58633.070866                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58473.529412                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64319.066667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59171.397701                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58633.070866                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58473.529412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64319.066667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59163.283753                       # average overall mshr miss latency
system.l2cache.replacements                       447                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           44                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               44                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1387600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1387600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.301587                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.301587                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 73031.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 73031.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1235600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1235600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.301587                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.301587                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65031.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65031.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          330                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          142                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          489                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          416                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16916800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7652800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3254358                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27823958                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.434932                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.451737                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.725806                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.459669                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66601.574803                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65408.547009                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72319.066667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66884.514423                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14892800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6716800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2894358                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24503958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.434932                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.451737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.725806                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.459669                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58633.070866                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57408.547009                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64319.066667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58903.745192                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15412                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4543                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.392472                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.990704                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1111.095281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1900.701507                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   881.040249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   163.172259                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009763                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215098                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.039837                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          965                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2734                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.235596                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.764404                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15919                       # Number of tag accesses
system.l2cache.tags.data_accesses               15919                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    386970800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              136                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  436                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41842950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22492653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7442422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       330774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               72108800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41842950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41842950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4630840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4630840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4630840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41842950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22492653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7442422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       330774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76739640                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
