{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360016828486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360016828486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 14:27:08 2013 " "Processing started: Mon Feb 04 14:27:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360016828486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360016828486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --convert_bdf_to_verilog=//psf/Home/Documents/cse141L/fetch_unit.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --convert_bdf_to_verilog=//psf/Home/Documents/cse141L/fetch_unit.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360016828486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "//psf/Home/Documents/cse141L/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360016828783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360016828783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360016828798 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "instr \"instr_out\[15..0\]\" (ID instr_rom:inst) " "Width mismatch in instr -- source is \"\"instr_out\[15..0\]\" (ID instr_rom:inst)\"" {  } { { "fetch_unit.bdf" "" { Schematic "//psf/Home/Documents/cse141L/fetch_unit.bdf" { { 280 1368 1504 280 "" "" } { 248 1168 1368 328 "inst" "" } { 272 1504 1680 288 "instr" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 -1 1360016828814 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "b\[15..0\] adder inst4 \"1\" " "Width mismatch in port \"b\[15..0\]\" of instance \"inst4\" and type adder -- source is \"\"1\"\"" {  } { { "fetch_unit.bdf" "" { Schematic "//psf/Home/Documents/cse141L/fetch_unit.bdf" { { 472 1336 1384 472 "" "" } { 464 1168 1336 480 "1" "" } { 424 1384 1552 504 "inst4" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1360016828814 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in1\[15..0\] mux inst1 \"res\" " "Width mismatch in port \"in1\[15..0\]\" of instance \"inst1\" and type mux -- source is \"\"res\"\"" {  } { { "fetch_unit.bdf" "" { Schematic "//psf/Home/Documents/cse141L/fetch_unit.bdf" { { 488 600 680 488 "" "" } { 480 432 600 496 "res" "" } { 440 680 848 552 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1360016828814 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1360016828814 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Verilog File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360016828814 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 04 14:27:08 2013 " "Processing ended: Mon Feb 04 14:27:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360016828814 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360016828814 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360016828814 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360016828814 ""}
