

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9'
================================================================
* Date:           Mon Jan 26 23:24:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2052|     2052|  20.520 us|  20.520 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     2050|     2050|         4|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    234|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    274|    -|
|Register         |        -|    -|     179|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     179|    583|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_6_24_1_1_U2416  |sparsemux_17_6_24_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln90_5_fu_308_p2         |         +|   0|  0|  19|          12|           1|
    |add_ln90_fu_324_p2           |         +|   0|  0|  16|           9|           1|
    |add_ln91_fu_385_p2           |         +|   0|  0|  14|           7|           4|
    |add_ln93_1_fu_462_p2         |         +|   0|  0|  32|          25|          25|
    |col_sum_3_fu_456_p2          |         +|   0|  0|  31|          24|          24|
    |and_ln93_1_fu_535_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln93_fu_523_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_568             |       and|   0|  0|   2|           1|           1|
    |ap_condition_575             |       and|   0|  0|   2|           1|           1|
    |ap_condition_582             |       and|   0|  0|   2|           1|           1|
    |ap_condition_589             |       and|   0|  0|   2|           1|           1|
    |ap_condition_596             |       and|   0|  0|   2|           1|           1|
    |ap_condition_608             |       and|   0|  0|   2|           1|           1|
    |ap_condition_615             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred208_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred213_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred236_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred240_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred261_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred265_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred286_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred290_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred311_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred315_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred336_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred340_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred371_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred391_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred395_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln90_fu_302_p2          |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln93_fu_468_p2          |      icmp|   0|  0|  32|          25|           1|
    |select_ln90_fu_350_p3        |    select|   0|  0|   8|           1|           9|
    |select_ln91_fu_338_p3        |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_1_fu_529_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_2_fu_541_p2         |       xor|   0|  0|   2|           1|           1|
    |xor_ln93_fu_517_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 234|         144|         110|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten55_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |col_sum_16_o                            |  26|          5|   24|        120|
    |col_sum_24_o                            |  26|          5|   24|        120|
    |col_sum_32_o                            |  26|          5|   24|        120|
    |col_sum_40_o                            |  26|          5|   24|        120|
    |col_sum_48_o                            |  26|          5|   24|        120|
    |col_sum_56_o                            |  26|          5|   24|        120|
    |col_sum_8_o                             |  26|          5|   24|        120|
    |col_sum_fu_126                          |  20|          4|   24|         96|
    |i_fu_118                                |   9|          2|    9|         18|
    |indvar_flatten55_fu_122                 |   9|          2|   12|         24|
    |j_fu_114                                |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 274|         55|  250|       1052|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln93_1_reg_646                |   1|   0|    1|          0|
    |and_ln93_reg_642                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_predicate_pred192_state3       |   1|   0|    1|          0|
    |ap_predicate_pred208_state4       |   1|   0|    1|          0|
    |ap_predicate_pred213_state4       |   1|   0|    1|          0|
    |ap_predicate_pred227_state3       |   1|   0|    1|          0|
    |ap_predicate_pred236_state4       |   1|   0|    1|          0|
    |ap_predicate_pred240_state4       |   1|   0|    1|          0|
    |ap_predicate_pred252_state3       |   1|   0|    1|          0|
    |ap_predicate_pred261_state4       |   1|   0|    1|          0|
    |ap_predicate_pred265_state4       |   1|   0|    1|          0|
    |ap_predicate_pred277_state3       |   1|   0|    1|          0|
    |ap_predicate_pred286_state4       |   1|   0|    1|          0|
    |ap_predicate_pred290_state4       |   1|   0|    1|          0|
    |ap_predicate_pred302_state3       |   1|   0|    1|          0|
    |ap_predicate_pred311_state4       |   1|   0|    1|          0|
    |ap_predicate_pred315_state4       |   1|   0|    1|          0|
    |ap_predicate_pred327_state3       |   1|   0|    1|          0|
    |ap_predicate_pred336_state4       |   1|   0|    1|          0|
    |ap_predicate_pred340_state4       |   1|   0|    1|          0|
    |ap_predicate_pred371_state3       |   1|   0|    1|          0|
    |ap_predicate_pred391_state4       |   1|   0|    1|          0|
    |ap_predicate_pred395_state4       |   1|   0|    1|          0|
    |col_sum_3_reg_627                 |  24|   0|   24|          0|
    |col_sum_fu_126                    |  24|   0|   24|          0|
    |i_fu_118                          |   9|   0|    9|          0|
    |icmp_ln90_reg_610                 |   1|   0|    1|          0|
    |icmp_ln90_reg_610_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten55_fu_122           |  12|   0|   12|          0|
    |j_fu_114                          |   7|   0|    7|          0|
    |select_ln91_reg_614               |   6|   0|    6|          0|
    |xor_ln93_2_reg_650                |   1|   0|    1|          0|
    |select_ln91_reg_614               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 179|  32|  121|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9|  return value|
|col_sum_8_i                                                   |   in|   24|     ap_ovld|                                            col_sum_8|       pointer|
|col_sum_8_o                                                   |  out|   24|     ap_ovld|                                            col_sum_8|       pointer|
|col_sum_8_o_ap_vld                                            |  out|    1|     ap_ovld|                                            col_sum_8|       pointer|
|col_sum_16_i                                                  |   in|   24|     ap_ovld|                                           col_sum_16|       pointer|
|col_sum_16_o                                                  |  out|   24|     ap_ovld|                                           col_sum_16|       pointer|
|col_sum_16_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_16|       pointer|
|col_sum_24_i                                                  |   in|   24|     ap_ovld|                                           col_sum_24|       pointer|
|col_sum_24_o                                                  |  out|   24|     ap_ovld|                                           col_sum_24|       pointer|
|col_sum_24_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_24|       pointer|
|col_sum_32_i                                                  |   in|   24|     ap_ovld|                                           col_sum_32|       pointer|
|col_sum_32_o                                                  |  out|   24|     ap_ovld|                                           col_sum_32|       pointer|
|col_sum_32_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_32|       pointer|
|col_sum_40_i                                                  |   in|   24|     ap_ovld|                                           col_sum_40|       pointer|
|col_sum_40_o                                                  |  out|   24|     ap_ovld|                                           col_sum_40|       pointer|
|col_sum_40_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_40|       pointer|
|col_sum_48_i                                                  |   in|   24|     ap_ovld|                                           col_sum_48|       pointer|
|col_sum_48_o                                                  |  out|   24|     ap_ovld|                                           col_sum_48|       pointer|
|col_sum_48_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_48|       pointer|
|col_sum_56_i                                                  |   in|   24|     ap_ovld|                                           col_sum_56|       pointer|
|col_sum_56_o                                                  |  out|   24|     ap_ovld|                                           col_sum_56|       pointer|
|col_sum_56_o_ap_vld                                           |  out|    1|     ap_ovld|                                           col_sum_56|       pointer|
|col_sum_load_1_out                                            |  out|   24|      ap_vld|                                   col_sum_load_1_out|       pointer|
|col_sum_load_1_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_load_1_out|       pointer|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0        |   in|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_sum = alloca i64 1" [top.cpp:45]   --->   Operation 11 'alloca' 'col_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "%store_ln85 = store i24 0, i24 %col_sum" [top.cpp:85]   --->   Operation 12 'store' 'store_ln85' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten55"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 14 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 0, i7 %j" [top.cpp:91]   --->   Operation 15 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body73" [top.cpp:90]   --->   Operation 16 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i12 %indvar_flatten55" [top.cpp:90]   --->   Operation 17 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%icmp_ln90 = icmp_eq  i12 %indvar_flatten55_load, i12 2048" [top.cpp:90]   --->   Operation 18 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.96ns)   --->   "%add_ln90_5 = add i12 %indvar_flatten55_load, i12 1" [top.cpp:90]   --->   Operation 19 'add' 'add_ln90_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84, void %for.body73.1.preheader" [top.cpp:90]   --->   Operation 20 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 23 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln90 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 24 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 0, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 27 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90, i9 %i_load" [top.cpp:90]   --->   Operation 28 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 29 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln91, i32 3, i32 5" [top.cpp:91]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln93, i3 %lshr_ln2" [top.cpp:93]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i11 %tmp_s" [top.cpp:93]   --->   Operation 32 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 33 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:93]   --->   Operation 34 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 36 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 32)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 38 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 24)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 16)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 8)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 41 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 8" [top.cpp:91]   --->   Operation 43 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln90 = store i12 %add_ln90_5, i12 %indvar_flatten55" [top.cpp:90]   --->   Operation 44 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 45 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 46 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73" [top.cpp:91]   --->   Operation 47 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:92]   --->   Operation 50 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%col_sum_load = load i24 %col_sum" [top.cpp:93]   --->   Operation 51 'load' 'col_sum_load' <Predicate = (select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%col_sum_8_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_8" [top.cpp:93]   --->   Operation 52 'read' 'col_sum_8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 53 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24" [top.cpp:93]   --->   Operation 54 'read' 'col_sum_24_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 55 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40" [top.cpp:93]   --->   Operation 56 'read' 'col_sum_40_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 57 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56" [top.cpp:93]   --->   Operation 58 'read' 'col_sum_56_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "%tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i6, i6 0, i24 %col_sum_load, i6 8, i24 %col_sum_8_read, i6 16, i24 %col_sum_16_read, i6 24, i24 %col_sum_24_read, i6 32, i24 %col_sum_32_read, i6 40, i24 %col_sum_40_read, i6 48, i24 %col_sum_48_read, i6 56, i24 %col_sum_56_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 59 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_8" [top.cpp:93]   --->   Operation 60 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:93]   --->   Operation 61 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:93]   --->   Operation 62 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.10ns)   --->   "%col_sum_3 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load, i24 %tmp_8" [top.cpp:93]   --->   Operation 63 'add' 'col_sum_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.10ns)   --->   "%add_ln93_1 = add i25 %sext_ln93_1, i25 %sext_ln93" [top.cpp:93]   --->   Operation 64 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.12ns)   --->   "%icmp_ln93 = icmp_eq  i25 %add_ln93_1, i25 0" [top.cpp:93]   --->   Operation 65 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %if.end.i.i210, void %if.then.i.i208" [top.cpp:93]   --->   Operation 66 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.562560, i6 0, void %V32.i.i27.i.i180462.case.02553, i6 8, void %V32.i.i27.i.i180462.case.82554, i6 16, void %V32.i.i27.i.i180462.case.162555, i6 24, void %V32.i.i27.i.i180462.case.242556, i6 32, void %V32.i.i27.i.i180462.case.322557, i6 40, void %V32.i.i27.i.i180462.case.402558, i6 48, void %V32.i.i27.i.i180462.case.482559" [top.cpp:93]   --->   Operation 67 'switch' 'switch_ln93' <Predicate = (icmp_ln93)> <Delay = 0.88>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 68 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 69 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:93]   --->   Operation 70 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 71 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 72 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 73 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:93]   --->   Operation 74 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 75 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 76 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 77 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 0" [top.cpp:93]   --->   Operation 78 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 79 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.60ns)   --->   "%store_ln93 = store i24 0, i24 %col_sum" [top.cpp:93]   --->   Operation 80 'store' 'store_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.60>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:93]   --->   Operation 82 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2552" [top.cpp:93]   --->   Operation 83 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_1, i32 24" [top.cpp:93]   --->   Operation 84 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.56, i6 0, void %V32.i.i27.i.i180462.case.0, i6 8, void %V32.i.i27.i.i180462.case.8, i6 16, void %V32.i.i27.i.i180462.case.16, i6 24, void %V32.i.i27.i.i180462.case.24, i6 32, void %V32.i.i27.i.i180462.case.32, i6 40, void %V32.i.i27.i.i180462.case.40, i6 48, void %V32.i.i27.i.i180462.case.48" [top.cpp:93]   --->   Operation 85 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 86 [1/1] (0.60ns)   --->   "%store_ln93 = store i24 %col_sum_3, i24 %col_sum" [top.cpp:93]   --->   Operation 86 'store' 'store_ln93' <Predicate = (select_ln91 == 0)> <Delay = 0.60>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_3, i32 23" [top.cpp:93]   --->   Operation 87 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_18, i1 1" [top.cpp:93]   --->   Operation 88 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_19, i1 %xor_ln93" [top.cpp:93]   --->   Operation 89 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%xor_ln93_1 = xor i1 %tmp_19, i1 1" [top.cpp:93]   --->   Operation 90 'xor' 'xor_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %tmp_18, i1 %xor_ln93_1" [top.cpp:93]   --->   Operation 91 'and' 'and_ln93_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.33ns)   --->   "%xor_ln93_2 = xor i1 %tmp_18, i1 %tmp_19" [top.cpp:93]   --->   Operation 92 'xor' 'xor_ln93_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_2, void %for.inc81, void %if.end.i.i.i232" [top.cpp:93]   --->   Operation 93 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241, void %if.then2.i.i.i240" [top.cpp:93]   --->   Operation 94 'br' 'br_ln93' <Predicate = (xor_ln93_2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void %if.end15.i.i.i248, void %if.then9.i.i.i247" [top.cpp:93]   --->   Operation 95 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.562542, i6 0, void %V32.i.i27.i.i180462.case.02535, i6 8, void %V32.i.i27.i.i180462.case.82536, i6 16, void %V32.i.i27.i.i180462.case.162537, i6 24, void %V32.i.i27.i.i180462.case.242538, i6 32, void %V32.i.i27.i.i180462.case.322539, i6 40, void %V32.i.i27.i.i180462.case.402540, i6 48, void %V32.i.i27.i.i180462.case.482541" [top.cpp:93]   --->   Operation 96 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.88>
ST_2 : Operation 97 [1/1] (0.60ns)   --->   "%store_ln93 = store i24 8388608, i24 %col_sum" [top.cpp:93]   --->   Operation 97 'store' 'store_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.60>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.562551, i6 0, void %V32.i.i27.i.i180462.case.02544, i6 8, void %V32.i.i27.i.i180462.case.82545, i6 16, void %V32.i.i27.i.i180462.case.162546, i6 24, void %V32.i.i27.i.i180462.case.242547, i6 32, void %V32.i.i27.i.i180462.case.322548, i6 40, void %V32.i.i27.i.i180462.case.402549, i6 48, void %V32.i.i27.i.i180462.case.482550" [top.cpp:93]   --->   Operation 100 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.88>
ST_2 : Operation 101 [1/1] (0.60ns)   --->   "%store_ln93 = store i24 8388607, i24 %col_sum" [top.cpp:93]   --->   Operation 101 'store' 'store_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.60>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 102 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210" [top.cpp:93]   --->   Operation 103 'br' 'br_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum_3" [top.cpp:93]   --->   Operation 104 'write' 'write_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum_3" [top.cpp:93]   --->   Operation 105 'write' 'write_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum_3" [top.cpp:93]   --->   Operation 106 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum_3" [top.cpp:93]   --->   Operation 107 'write' 'write_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum_3" [top.cpp:93]   --->   Operation 108 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 %col_sum_3" [top.cpp:93]   --->   Operation 109 'write' 'write_ln93' <Predicate = (select_ln91 == 8)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum_3" [top.cpp:93]   --->   Operation 110 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 112 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 113 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 114 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 115 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 116 'br' 'br_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2534" [top.cpp:93]   --->   Operation 117 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 118 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 119 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 120 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 121 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 122 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 123 'br' 'br_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit2543" [top.cpp:93]   --->   Operation 124 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%col_sum_load_1 = load i24 %col_sum"   --->   Operation 141 'load' 'col_sum_load_1' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_load_1_out, i24 %col_sum_load_1"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 125 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608" [top.cpp:93]   --->   Operation 126 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 127 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608" [top.cpp:93]   --->   Operation 128 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 129 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388608" [top.cpp:93]   --->   Operation 130 'write' 'write_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608" [top.cpp:93]   --->   Operation 131 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248" [top.cpp:93]   --->   Operation 132 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 133 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607" [top.cpp:93]   --->   Operation 134 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 135 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607" [top.cpp:93]   --->   Operation 136 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 137 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388607" [top.cpp:93]   --->   Operation 138 'write' 'write_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607" [top.cpp:93]   --->   Operation 139 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 140 'br' 'br_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 01000]
i                                                        (alloca           ) [ 01000]
indvar_flatten55                                         (alloca           ) [ 01000]
specmemcore_ln0                                          (specmemcore      ) [ 00000]
col_sum                                                  (alloca           ) [ 01110]
store_ln85                                               (store            ) [ 00000]
store_ln0                                                (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln90                                                  (br               ) [ 00000]
indvar_flatten55_load                                    (load             ) [ 00000]
icmp_ln90                                                (icmp             ) [ 01110]
add_ln90_5                                               (add              ) [ 00000]
br_ln90                                                  (br               ) [ 00000]
j_load                                                   (load             ) [ 00000]
i_load                                                   (load             ) [ 00000]
trunc_ln90                                               (trunc            ) [ 00000]
add_ln90                                                 (add              ) [ 00000]
tmp                                                      (bitselect        ) [ 00000]
select_ln91                                              (select           ) [ 01111]
zext_ln90                                                (zext             ) [ 00000]
select_ln90                                              (select           ) [ 00000]
trunc_ln93                                               (trunc            ) [ 00000]
lshr_ln2                                                 (partselect       ) [ 00000]
tmp_s                                                    (bitconcatenate   ) [ 00000]
zext_ln93                                                (zext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr (getelementptr    ) [ 01100]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
add_ln91                                                 (add              ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln91                                                  (br               ) [ 00000]
specloopname_ln0                                         (specloopname     ) [ 00000]
speclooptripcount_ln0                                    (speclooptripcount) [ 00000]
specpipeline_ln92                                        (specpipeline     ) [ 00000]
col_sum_load                                             (load             ) [ 00000]
col_sum_8_read                                           (read             ) [ 00000]
col_sum_16_read                                          (read             ) [ 00000]
col_sum_24_read                                          (read             ) [ 00000]
col_sum_32_read                                          (read             ) [ 00000]
col_sum_40_read                                          (read             ) [ 00000]
col_sum_48_read                                          (read             ) [ 00000]
col_sum_56_read                                          (read             ) [ 00000]
tmp_8                                                    (sparsemux        ) [ 00000]
sext_ln93                                                (sext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load (load             ) [ 00000]
sext_ln93_1                                              (sext             ) [ 00000]
col_sum_3                                                (add              ) [ 01010]
add_ln93_1                                               (add              ) [ 00000]
icmp_ln93                                                (icmp             ) [ 01110]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
store_ln93                                               (store            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
tmp_18                                                   (bitselect        ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
store_ln93                                               (store            ) [ 00000]
tmp_19                                                   (bitselect        ) [ 00000]
xor_ln93                                                 (xor              ) [ 00000]
and_ln93                                                 (and              ) [ 01111]
xor_ln93_1                                               (xor              ) [ 00000]
and_ln93_1                                               (and              ) [ 01111]
xor_ln93_2                                               (xor              ) [ 01111]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
store_ln93                                               (store            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
store_ln93                                               (store            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
col_sum_load_1                                           (load             ) [ 00000]
write_ln0                                                (write            ) [ 00000]
ret_ln0                                                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_32">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sum_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_40"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sum_48">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sum_56">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_56"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_sum_load_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten55_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten55/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_sum_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sum/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="col_sum_8_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_8_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="col_sum_16_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_16_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="col_sum_24_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_24_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="col_sum_32_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_32_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="col_sum_40_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_40_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="col_sum_48_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_48_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="col_sum_56_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_56_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="0"/>
<pin id="175" dir="0" index="2" bw="24" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="24" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="0" index="2" bw="24" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="0"/>
<pin id="199" dir="0" index="2" bw="24" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="0" index="2" bw="24" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="24" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="0" index="2" bw="24" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="24" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="0" index="4" bw="6" slack="0"/>
<pin id="268" dir="0" index="5" bw="6" slack="0"/>
<pin id="269" dir="0" index="6" bw="6" slack="0"/>
<pin id="270" dir="0" index="7" bw="5" slack="0"/>
<pin id="271" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 switch_ln93/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln85_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="24" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln90_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln91_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvar_flatten55_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten55_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln90_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln90_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_5/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="j_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln90_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln90_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln91_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln90_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln90_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="0" index="2" bw="9" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln93_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lshr_ln2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="4" slack="0"/>
<pin id="367" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln93_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln91_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln90_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln90_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln91_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="col_sum_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="1"/>
<pin id="408" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_load/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="0" index="2" bw="24" slack="0"/>
<pin id="413" dir="0" index="3" bw="6" slack="0"/>
<pin id="414" dir="0" index="4" bw="24" slack="0"/>
<pin id="415" dir="0" index="5" bw="6" slack="0"/>
<pin id="416" dir="0" index="6" bw="24" slack="0"/>
<pin id="417" dir="0" index="7" bw="6" slack="0"/>
<pin id="418" dir="0" index="8" bw="24" slack="0"/>
<pin id="419" dir="0" index="9" bw="6" slack="0"/>
<pin id="420" dir="0" index="10" bw="24" slack="0"/>
<pin id="421" dir="0" index="11" bw="6" slack="0"/>
<pin id="422" dir="0" index="12" bw="24" slack="0"/>
<pin id="423" dir="0" index="13" bw="6" slack="0"/>
<pin id="424" dir="0" index="14" bw="24" slack="0"/>
<pin id="425" dir="0" index="15" bw="6" slack="0"/>
<pin id="426" dir="0" index="16" bw="24" slack="0"/>
<pin id="427" dir="0" index="17" bw="24" slack="0"/>
<pin id="428" dir="0" index="18" bw="6" slack="1"/>
<pin id="429" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln93_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="24" slack="0"/>
<pin id="450" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln93_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="0"/>
<pin id="454" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="col_sum_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="24" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="0"/>
<pin id="459" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_sum_3/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln93_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="0" index="1" bw="24" slack="0"/>
<pin id="465" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln93_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="25" slack="0"/>
<pin id="470" dir="0" index="1" bw="25" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln93_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="24" slack="1"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="25" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="switch_ln93_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="1"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="0" index="4" bw="6" slack="0"/>
<pin id="493" dir="0" index="5" bw="6" slack="0"/>
<pin id="494" dir="0" index="6" bw="6" slack="0"/>
<pin id="495" dir="0" index="7" bw="5" slack="0"/>
<pin id="496" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln93_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="24" slack="0"/>
<pin id="506" dir="0" index="1" bw="24" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_19_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="24" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln93_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="and_ln93_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln93_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln93_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln93_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln93_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="24" slack="0"/>
<pin id="549" dir="0" index="1" bw="24" slack="1"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="switch_ln93_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="0" index="4" bw="6" slack="0"/>
<pin id="558" dir="0" index="5" bw="6" slack="0"/>
<pin id="559" dir="0" index="6" bw="6" slack="0"/>
<pin id="560" dir="0" index="7" bw="5" slack="0"/>
<pin id="561" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln93_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="24" slack="0"/>
<pin id="571" dir="0" index="1" bw="24" slack="1"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="col_sum_load_1_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="24" slack="2"/>
<pin id="576" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sum_load_1/3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="j_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="585" class="1005" name="i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="592" class="1005" name="indvar_flatten55_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="0"/>
<pin id="594" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten55 "/>
</bind>
</comp>

<comp id="599" class="1005" name="col_sum_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="24" slack="0"/>
<pin id="601" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="col_sum "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln90_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="2"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="614" class="1005" name="select_ln91_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91 "/>
</bind>
</comp>

<comp id="622" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="1"/>
<pin id="624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="col_sum_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="24" slack="1"/>
<pin id="629" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln93_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="642" class="1005" name="and_ln93_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93 "/>
</bind>
</comp>

<comp id="646" class="1005" name="and_ln93_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="xor_ln93_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln93_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="98" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="98" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="110" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="229"><net_src comp="110" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="230"><net_src comp="110" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="231"><net_src comp="110" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="232"><net_src comp="110" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="234"><net_src comp="110" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="235"><net_src comp="112" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="236"><net_src comp="112" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="237"><net_src comp="112" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="238"><net_src comp="112" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="239"><net_src comp="112" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="240"><net_src comp="112" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="241"><net_src comp="112" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="247"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="84" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="277"><net_src comp="88" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="278"><net_src comp="90" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="314" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="320" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="330" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="324" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="317" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="338" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="362" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="389"><net_src comp="346" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="308" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="350" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="385" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="432"><net_src comp="406" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="434"><net_src comp="130" pin="2"/><net_sink comp="409" pin=4"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="409" pin=5"/></net>

<net id="436"><net_src comp="136" pin="2"/><net_sink comp="409" pin=6"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="409" pin=7"/></net>

<net id="438"><net_src comp="142" pin="2"/><net_sink comp="409" pin=8"/></net>

<net id="439"><net_src comp="86" pin="0"/><net_sink comp="409" pin=9"/></net>

<net id="440"><net_src comp="148" pin="2"/><net_sink comp="409" pin=10"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="409" pin=11"/></net>

<net id="442"><net_src comp="154" pin="2"/><net_sink comp="409" pin=12"/></net>

<net id="443"><net_src comp="90" pin="0"/><net_sink comp="409" pin=13"/></net>

<net id="444"><net_src comp="160" pin="2"/><net_sink comp="409" pin=14"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="409" pin=15"/></net>

<net id="446"><net_src comp="166" pin="2"/><net_sink comp="409" pin=16"/></net>

<net id="447"><net_src comp="94" pin="0"/><net_sink comp="409" pin=17"/></net>

<net id="451"><net_src comp="409" pin="19"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="256" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="256" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="409" pin="19"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="448" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="100" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="462" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="487" pin=4"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="487" pin=5"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="487" pin=6"/></net>

<net id="503"><net_src comp="90" pin="0"/><net_sink comp="487" pin=7"/></net>

<net id="508"><net_src comp="456" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="456" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="479" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="108" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="509" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="509" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="108" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="479" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="479" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="509" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="110" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="82" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="552" pin=4"/></net>

<net id="566"><net_src comp="86" pin="0"/><net_sink comp="552" pin=5"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="552" pin=6"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="552" pin=7"/></net>

<net id="573"><net_src comp="112" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="581"><net_src comp="114" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="588"><net_src comp="118" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="595"><net_src comp="122" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="602"><net_src comp="126" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="613"><net_src comp="302" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="338" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="409" pin=18"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="625"><net_src comp="249" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="630"><net_src comp="456" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="636"><net_src comp="627" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="641"><net_src comp="468" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="523" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="535" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="541" pin="2"/><net_sink comp="650" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sum_8 | {2 3 4 }
	Port: col_sum_16 | {2 3 4 }
	Port: col_sum_24 | {2 3 4 }
	Port: col_sum_32 | {2 3 4 }
	Port: col_sum_40 | {2 3 4 }
	Port: col_sum_48 | {2 3 4 }
	Port: col_sum_56 | {2 3 4 }
	Port: col_sum_load_1_out | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_8 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_16 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_24 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_32 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_40 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_48 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_56 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 | {1 2 }
  - Chain level:
	State 1
		store_ln85 : 1
		store_ln0 : 1
		store_ln90 : 1
		store_ln91 : 1
		indvar_flatten55_load : 1
		icmp_ln90 : 2
		add_ln90_5 : 2
		br_ln90 : 3
		j_load : 1
		i_load : 1
		trunc_ln90 : 2
		add_ln90 : 2
		tmp : 2
		select_ln91 : 3
		zext_ln90 : 4
		select_ln90 : 3
		trunc_ln93 : 4
		lshr_ln2 : 4
		tmp_s : 5
		zext_ln93 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load : 8
		add_ln91 : 5
		store_ln90 : 3
		store_ln90 : 4
		store_ln91 : 6
	State 2
		sext_ln93 : 1
		sext_ln93_1 : 1
		col_sum_3 : 1
		add_ln93_1 : 2
		icmp_ln93 : 3
		br_ln93 : 4
		tmp_18 : 3
		store_ln93 : 2
		tmp_19 : 2
		xor_ln93 : 4
		and_ln93 : 4
		xor_ln93_1 : 3
		and_ln93_1 : 3
		xor_ln93_2 : 4
		br_ln93 : 4
		br_ln93 : 4
		br_ln93 : 3
	State 3
		write_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln90_5_fu_308      |    0    |    19   |
|          |       add_ln90_fu_324       |    0    |    16   |
|    add   |       add_ln91_fu_385       |    0    |    13   |
|          |       col_sum_3_fu_456      |    0    |    31   |
|          |      add_ln93_1_fu_462      |    0    |    31   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln90_fu_302      |    0    |    19   |
|          |       icmp_ln93_fu_468      |    0    |    32   |
|----------|-----------------------------|---------|---------|
| sparsemux|         tmp_8_fu_409        |    0    |    43   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln91_fu_338     |    0    |    6    |
|          |      select_ln90_fu_350     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln93_fu_517       |    0    |    2    |
|    xor   |      xor_ln93_1_fu_529      |    0    |    2    |
|          |      xor_ln93_2_fu_541      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln93_fu_523       |    0    |    2    |
|          |      and_ln93_1_fu_535      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  col_sum_8_read_read_fu_130 |    0    |    0    |
|          | col_sum_16_read_read_fu_136 |    0    |    0    |
|          | col_sum_24_read_read_fu_142 |    0    |    0    |
|   read   | col_sum_32_read_read_fu_148 |    0    |    0    |
|          | col_sum_40_read_read_fu_154 |    0    |    0    |
|          | col_sum_48_read_read_fu_160 |    0    |    0    |
|          | col_sum_56_read_read_fu_166 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_172      |    0    |    0    |
|          |       grp_write_fu_180      |    0    |    0    |
|          |       grp_write_fu_188      |    0    |    0    |
|   write  |       grp_write_fu_196      |    0    |    0    |
|          |       grp_write_fu_204      |    0    |    0    |
|          |       grp_write_fu_212      |    0    |    0    |
|          |       grp_write_fu_220      |    0    |    0    |
|          |    write_ln0_write_fu_242   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_262         |    0    |    0    |
|  switch  |      switch_ln93_fu_487     |    0    |    0    |
|          |      switch_ln93_fu_552     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln90_fu_320      |    0    |    0    |
|          |      trunc_ln93_fu_358      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_330         |    0    |    0    |
| bitselect|        tmp_18_fu_479        |    0    |    0    |
|          |        tmp_19_fu_509        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln90_fu_346      |    0    |    0    |
|          |       zext_ln93_fu_380      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln2_fu_362       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_372        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln93_fu_448      |    0    |    0    |
|          |      sext_ln93_1_fu_452     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   228   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       and_ln93_1_reg_646                       |    1   |
|                        and_ln93_reg_642                        |    1   |
|                        col_sum_3_reg_627                       |   24   |
|                         col_sum_reg_599                        |   24   |
|                            i_reg_585                           |    9   |
|                        icmp_ln90_reg_610                       |    1   |
|                        icmp_ln93_reg_638                       |    1   |
|                    indvar_flatten55_reg_592                    |   12   |
|                            j_reg_578                           |    7   |
|                       select_ln91_reg_614                      |    6   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_reg_622|   11   |
|                       xor_ln93_2_reg_650                       |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   98   |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_172 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_180 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_188 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_196 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_204 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_212 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_220 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
| grp_access_fu_256 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   694  ||  4.724  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   228  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   72   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   98   |   300  |
+-----------+--------+--------+--------+
