Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/test_basica_isim_beh.exe" -prj "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/test_basica_beh.prj" "work.test_basica" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/registro.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/ram.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/flipflop.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/asm.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/recursos/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity flipflop [flipflop_default]
Compiling architecture behavioral of entity registro [\registro(5)\]
Compiling architecture circuito of entity rams [\rams(5,4)\]
Compiling architecture behavioral of entity asm [asm_default]
Compiling architecture behavior of entity test_basica
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable C:/Users/RicardoWin7/Documents/git/TOC/practica_final/practica_final/test_basica_isim_beh.exe
Fuse Memory Usage: 35436 KB
Fuse CPU Usage: 546 ms
