# Verilog
Verilog learning.  
:)  
## 0 test_file
## 1 one_byte_uart_tx
## 2 odd_divider
