# Reading C:/Data/Piece_Of_Shit_2/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Data/Piece_Of_Shit_2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:58 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bit_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bit_gen.v 
# -- Compiling module bit_gen
# 
# Top level modules:
# 	bit_gen
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/rom_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/rom_async.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/sprite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bananachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bananachine.v 
# -- Compiling module bananachine
# 
# Top level modules:
# 	bananachine
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/alu_rf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/muxes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# -- Compiling module flopenr
# -- Compiling module flopr
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# 	flopenr
# 	flopr
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/instruction_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/pc_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_counter.v 
# -- Compiling module vga_counter
# 
# Top level modules:
# 	vga_counter
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/clut_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/clut_mem.v 
# -- Compiling module clut_mem
# 
# Top level modules:
# 	clut_mem
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v 
# -- Compiling module true_dual_port_ram_single_clock
# 
# Top level modules:
# 	true_dual_port_ram_single_clock
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bananachine_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bananachine_tb.v 
# -- Compiling module bananachine_tb
# 
# Top level modules:
# 	bananachine_tb
# End time: 23:44:59 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  bananachine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" bananachine_tb 
# Start time: 23:44:59 on Dec 05,2023
# Loading work.bananachine_tb
# Loading work.bananachine
# Loading work.vga_counter
# Loading work.mux8
# Loading work.true_dual_port_ram_single_clock
# Loading work.cpu
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.reg_file
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.vga
# Loading work.bit_gen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
# Loading work.clut_mem
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(144): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Luci  Hostname: PLOPTOP  ProcessID: 8216
#           Attempting to use alternate WLF file "./wlftwy3y6h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwy3y6h
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Loading memory
# done loading
# Loading register file
# done with RF load
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Creating rom_async from init file 'letter_m.mem'.
# ** Warning: (vsim-7) Failed to open readmem file "letter_m.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Data/GIT/Bananachine/ALU/rom_async.v(16)
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/sprite_p2/spr_rom
# Loading color pallete
# done loading
add wave sim:/bananachine_tb/*
add wave -r /*
restart
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(144): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
run
# Loading memory
# done loading
# Loading register file
# done with RF load
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Creating rom_async from init file 'letter_m.mem'.
# ** Warning: (vsim-7) Failed to open readmem file "letter_m.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Data/GIT/Bananachine/ALU/rom_async.v(16)
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/sprite_p2/spr_rom
# Loading color pallete
# done loading
restart
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:18 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 23:55:18 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:18 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bananachine.v 
# -- Compiling module bananachine
# 
# Top level modules:
# 	bananachine
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bananachine_tb.v 
# -- Compiling module bananachine_tb
# 
# Top level modules:
# 	bananachine_tb
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bit_gen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bit_gen.v 
# -- Compiling module bit_gen
# 
# Top level modules:
# 	bit_gen
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bitgen_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/bitgen_tb.v 
# -- Compiling module bitgen_tb
# 
# Top level modules:
# 	bitgen_tb
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/clut_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/clut_mem.v 
# -- Compiling module clut_mem
# 
# Top level modules:
# 	clut_mem
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# -- Compiling module flopenr
# -- Compiling module flopr
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# 	flopenr
# 	flopr
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/reg_file.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/rom_async.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/rom_async.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Sprite.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v 
# -- Compiling module true_dual_port_ram_single_clock
# 
# Top level modules:
# 	true_dual_port_ram_single_clock
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 23:55:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_control.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:19 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 23:55:20 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:20 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_counter.v 
# -- Compiling module vga_counter
# 
# Top level modules:
# 	vga_counter
# End time: 23:55:20 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:20 on Dec 05,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 23:55:20 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bananachine_tb
# Loading work.bananachine
# Loading work.vga_counter
# Loading work.mux8
# Loading work.true_dual_port_ram_single_clock
# Loading work.cpu
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.reg_file
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.vga
# Loading work.bit_gen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
# Loading work.clut_mem
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/bit_gen.v(144): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
run
# Loading memory
# done loading
# Loading register file
# done with RF load
# Creating rom_async from init file 'real_banana.mem'.
# Creating rom_async from init file 'letter_f.mem'.
# Creating rom_async from init file 'letter_m.mem'.
# ** Warning: (vsim-7) Failed to open readmem file "letter_m.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Data/GIT/Bananachine/ALU/rom_async.v(16)
#    Time: 0 ps  Iteration: 0  Instance: /bananachine_tb/bm/vga/bit_gen/sprite_p2/spr_rom
# Loading color pallete
# done loading
# End time: 00:01:49 on Dec 06,2023, Elapsed time: 0:16:50
# Errors: 0, Warnings: 8
