Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 14:46:22 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 my_windowed_fft/FFT_512/SU3/MU/arbr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_windowed_fft/FFT_512/SU3/mu_do_re_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 7.473ns (79.479%)  route 1.930ns (20.521%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12566, routed)       1.646     5.153    my_windowed_fft/FFT_512/SU3/MU/clk_100mhz_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  my_windowed_fft/FFT_512/SU3/MU/arbr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.359 r  my_windowed_fft/FFT_512/SU3/MU/arbr/PCOUT[47]
                         net (fo=1, routed)           0.002     9.361    my_windowed_fft/FFT_512/SU3/MU/arbr_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    10.879 r  my_windowed_fft/FFT_512/SU3/MU/arbr__0/P[6]
                         net (fo=2, routed)           1.576    12.456    my_windowed_fft/FFT_512/SU3/MU/sc_arbr[0]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    12.580 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.580    my_windowed_fft/FFT_512/SU3/MU/m_re_carry_i_4__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.112 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry/CO[3]
                         net (fo=1, routed)           0.000    13.112    my_windowed_fft/FFT_512/SU3/MU/m_re_carry_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.226    my_windowed_fft/FFT_512/SU3/MU/m_re_carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.340    my_windowed_fft/FFT_512/SU3/MU/m_re_carry__1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.454    my_windowed_fft/FFT_512/SU3/MU/m_re_carry__2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.568    my_windowed_fft/FFT_512/SU3/MU/m_re_carry__3_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 r  my_windowed_fft/FFT_512/SU3/MU/m_re_carry__4/O[1]
                         net (fo=1, routed)           0.351    14.253    my_windowed_fft/FFT_512/SU3/MU/m_re[21]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.303    14.556 r  my_windowed_fft/FFT_512/SU3/MU/mu_do_re[29]_i_1__1/O
                         net (fo=1, routed)           0.000    14.556    my_windowed_fft/FFT_512/SU3/MU_n_2
    SLICE_X36Y68         FDRE                                         r  my_windowed_fft/FFT_512/SU3/mu_do_re_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12566, routed)       1.425    14.754    my_windowed_fft/FFT_512/SU3/clk_100mhz_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  my_windowed_fft/FFT_512/SU3/mu_do_re_reg[29]/C
                         clock pessimism              0.257    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.031    15.006    my_windowed_fft/FFT_512/SU3/mu_do_re_reg[29]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                  0.451    




