digraph "CFG for '_Z7reduce5PiS_i' function" {
	label="CFG for '_Z7reduce5PiS_i' function";

	Node0x4671900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 1\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %13 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %17 = add i32 %13, %10\l  %18 = zext i32 %17 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = add nsw i32 %20, %16\l  %22 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %4\l  store i32 %21, i32 addrspace(3)* %22, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %23 = icmp ugt i16 %9, 65\l  br i1 %23, label %26, label %24\l|{<s0>T|<s1>F}}"];
	Node0x4671900:s0 -> Node0x4674ff0;
	Node0x4671900:s1 -> Node0x4675080;
	Node0x4675080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%24:\l24:                                               \l  %25 = icmp ult i32 %4, 32\l  br i1 %25, label %38, label %64\l|{<s0>T|<s1>F}}"];
	Node0x4675080:s0 -> Node0x4675280;
	Node0x4675080:s1 -> Node0x46752d0;
	Node0x4674ff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %28, %36 ], [ %10, %3 ]\l  %28 = lshr i32 %27, 1\l  %29 = icmp ult i32 %4, %28\l  br i1 %29, label %30, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4674ff0:s0 -> Node0x46756a0;
	Node0x4674ff0:s1 -> Node0x4675440;
	Node0x46756a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%30:\l30:                                               \l  %31 = add nuw nsw i32 %28, %4\l  %32 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %31\l  %33 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !7\l  %34 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !7\l  %35 = add nsw i32 %34, %33\l  store i32 %35, i32 addrspace(3)* %22, align 4, !tbaa !7\l  br label %36\l}"];
	Node0x46756a0 -> Node0x4675440;
	Node0x4675440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = icmp ugt i32 %27, 131\l  br i1 %37, label %26, label %24, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4675440:s0 -> Node0x4674ff0;
	Node0x4675440:s1 -> Node0x4675080;
	Node0x4675280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%38:\l38:                                               \l  %39 = add nuw nsw i32 %4, 32\l  %40 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %39\l  %41 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !7\l  %42 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !7\l  %43 = add nsw i32 %42, %41\l  %44 = add nuw nsw i32 %4, 16\l  %45 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %44\l  %46 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !7\l  %47 = add nsw i32 %46, %43\l  %48 = add nuw nsw i32 %4, 8\l  %49 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %48\l  %50 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !7\l  %51 = add nsw i32 %50, %47\l  %52 = add nuw nsw i32 %4, 4\l  %53 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %52\l  %54 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !7\l  %55 = add nsw i32 %54, %51\l  %56 = add nuw nsw i32 %4, 2\l  %57 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %56\l  %58 = load i32, i32 addrspace(3)* %57, align 4, !tbaa !7\l  %59 = add nsw i32 %58, %55\l  %60 = add nuw nsw i32 %4, 1\l  %61 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 %60\l  %62 = load i32, i32 addrspace(3)* %61, align 4, !tbaa !7\l  %63 = add nsw i32 %62, %59\l  store i32 %63, i32 addrspace(3)* %22, align 4, !tbaa !7\l  br label %64\l}"];
	Node0x4675280 -> Node0x46752d0;
	Node0x46752d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%64:\l64:                                               \l  %65 = icmp eq i32 %4, 0\l  br i1 %65, label %66, label %70\l|{<s0>T|<s1>F}}"];
	Node0x46752d0:s0 -> Node0x46759c0;
	Node0x46752d0:s1 -> Node0x4675a10;
	Node0x46759c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%66:\l66:                                               \l  %67 = load i32, i32 addrspace(3)* getelementptr inbounds ([256 x i32], [256\l... x i32] addrspace(3)* @_ZZ7reduce5PiS_iE5sdata, i32 0, i32 0), align 16, !tbaa\l... !7\l  %68 = zext i32 %5 to i64\l  %69 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %68\l  store i32 %67, i32 addrspace(1)* %69, align 4, !tbaa !7\l  br label %70\l}"];
	Node0x46759c0 -> Node0x4675a10;
	Node0x4675a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%70:\l70:                                               \l  ret void\l}"];
}
