// Seed: 553216055
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9
);
  logic id_11;
  assign id_7 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2
    , id_6,
    output wire id_3,
    input tri id_4
);
  assign id_3 = -1;
  id_7 :
  assert property (@(posedge id_0) id_1)
  else $unsigned(12);
  ;
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_4
  );
  assign id_2 = id_7 ~^ id_0 || id_4 == id_6;
  wire id_8;
endmodule
