/* usbSynopsysHcdRegisterInfo.h - register defination for Synopsys HCD */

/*
 * Copyright (c) 2009, 2013 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify, or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/*
modification history
--------------------
01b,10jul13,ljg  add alt_soc_gen5 support
01a,10sep09,m_y  written.
*/

/*
DESCRIPTION

This contains the register defination for Synopsys
USB host controller driver.

*/
#ifndef __INCSynopsysHcdRegisterInfoh
#define __INCSynopsysHcdRegisterInfoh

#include "usbSynopsysHcdDataStructures.h"
#include "usbSynopsysHcdHardwareAccess.h"
/*
#include <usbCaviumHcdRegisterInfo.h>
*/
#include "usbCaviumHcdRegisterInfo.h"

#ifdef __cplusplus
extern "C" {
#endif

/* Register offset definition */
#define USB_SYNOPSYSHCD_CORE_GLOBAL_REG_OFFSET     (0x00000000)
#define USB_SYNOPSYSHCD_HOST_GLOBAL_REG_OFFSET     (0x00000400)
#define USB_SYNOPSYSHCD_HOST_CHANNEL_REG_OFFSET    (0x00000500)
#define USB_SYNOPSYSHCD_DEV_GLOBAL_REG_OFFSET      (0x00000800)
#define USB_SYNOPSYSHCD_DEV_EP_IN_REG_OFFSET       (0x00000900)
#define USB_SYNOPSYSHCD_DEV_EP_OUT_REG_OFFSET      (0x00000B00)
#define USB_SYNOPSYSHCD_CLOCK_CTL_OFFSET           (0x00000E00)

/* USBC registers offset definition */

#if CPU==MIPSI64R2

#if 0  /* jc*/
/* USB core global registers */
#define USB_SYNOPSYSHCD_GOTGCTL             (0x00000004)
#define USB_SYNOPSYSHCD_GOTGINT             (0x00000000)
#define USB_SYNOPSYSHCD_GAHBCFG             (0x0000000C)
#define USB_SYNOPSYSHCD_GUSBCFG             (0x00000008)
#define USB_SYNOPSYSHCD_GRSTCTL             (0x00000014)
#define USB_SYNOPSYSHCD_GINTSTS             (0x00000010)
#define USB_SYNOPSYSHCD_GINTMSK             (0x0000001C)
#define USB_SYNOPSYSHCD_GRXSTSR             (0x00000018)
#define USB_SYNOPSYSHCD_GRXSTSP             (0x00000024)
#define USB_SYNOPSYSHCD_GRXFSIZ             (0x00000020)
#define USB_SYNOPSYSHCD_GNPTXFSIZ           (0x0000002C)
#define USB_SYNOPSYSHCD_GNPTXSTS            (0x00000028)

#define USB_SYNOPSYSHCD_GSNPSID             (0x00000044)

#define USB_SYNOPSYSHCD_GHWCFG1             (0x00000040) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG2             (0x0000004C) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG3             (0x00000048) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG4             (0x00000054) /* Valid in CAVIUM */

#define USB_SYNOPSYSHCD_HPTXFSIZ            (0x00000104)
#define USB_SYNOPSYSHCD_DPTXFSIZ1           (0x00000100)
#define USB_SYNOPSYSHCD_DPTXFSIZ2           (0x0000010C)
#define USB_SYNOPSYSHCD_DPTXFSIZ3           (0x00000108)
#define USB_SYNOPSYSHCD_DPTXFSIZ4           (0x00000114)
#define USB_SYNOPSYSHCD_DPTXFSIZ5           (0x00000110)
#define USB_SYNOPSYSHCD_DPTXFSIZ6           (0x0000011C)
#define USB_SYNOPSYSHCD_DPTXFSIZ7           (0x00000118)
#define USB_SYNOPSYSHCD_DPTXFSIZ8           (0x00000124)
#define USB_SYNOPSYSHCD_DPTXFSIZ9           (0x00000120)
#define USB_SYNOPSYSHCD_DPTXFSIZ10          (0x0000012C)
#define USB_SYNOPSYSHCD_DPTXFSIZ11          (0x00000128)
#define USB_SYNOPSYSHCD_DPTXFSIZ12          (0x00000134)
#define USB_SYNOPSYSHCD_DPTXFSIZ13          (0x00000130)
#define USB_SYNOPSYSHCD_DPTXFSIZ14          (0x0000013C)
#define USB_SYNOPSYSHCD_DPTXFSIZ15          (0x00000138)

/* Host global registers */
#define USB_SYNOPSYSHCD_HCFG                (0x00000404)
#define USB_SYNOPSYSHCD_HFIR                (0x00000400)
#define USB_SYNOPSYSHCD_HFNUM               (0x0000040C)
#define USB_SYNOPSYSHCD_HPTXSTS             (0x00000414)
#define USB_SYNOPSYSHCD_HAINT               (0x00000410)
#define USB_SYNOPSYSHCD_HAINTMSK            (0x0000041C)

/* Host port control and status registers */
#define USB_SYNOPSYSHCD_HPRT                (0x00000444)

/* Host channel-specific registers */
#define USB_SYNOPSYSHCD_HCCHAR(n)           (0x00000504 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCSPLT(n)           (0x00000500 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCINT(n)            (0x0000050C + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCINTMSK(n)         (0x00000508 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCTSIZ(n)           (0x00000514 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCDMA(n)            (0x00000510 + 0x20 * (n))


/* Device global registers */
#define USB_SYNOPSYSHCD_DCFG                (0x00000804)
#define USB_SYNOPSYSHCD_DCTL                (0x00000800)
#define USB_SYNOPSYSHCD_DSTS                (0x0000080C)
#define USB_SYNOPSYSHCD_DIEPMSK             (0x00000814)
#define USB_SYNOPSYSHCD_DOEPMSK             (0x00000810)
#define USB_SYNOPSYSHCD_DAINT               (0x0000081C)
#define USB_SYNOPSYSHCD_DAINTMSK            (0x00000818)
#define USB_SYNOPSYSHCD_DTKNQR1             (0x00000824)
#define USB_SYNOPSYSHCD_DTKNQR2             (0x00000820)
#define USB_SYNOPSYSHCD_DVBUSDIS            (0x0000082C) /* Valid in PPC */
#define USB_SYNOPSYSHCD_DTKNQR3             (0x00000834)
#define USB_SYNOPSYSHCD_DTKNQR4             (0x00000830)

/* Device logical in endpoint-specific registers */

#define USB_SYNOPSYSHCD_DIEPCTL(n)          (0x00000904 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPINT(n)          (0x0000090C + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPTSIZ(n)         (0x00000914 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPDMA(n)          (0x00000910 + 0x20 * (n))

/* Device logical out endpoint-specific registers */

#define USB_SYNOPSYSHCD_DOEPCTL(n)          (0x00000B04 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPINT(n)          (0x00000B0C + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPTSIZ(n)         (0x00000B14 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPDMA(n)          (0x00000B10 + 0x20 * (n))

/* Power and clock gating register */

#define USB_SYNOPSYSHCD_PCGCCTL             (0x00000E04)

/* Data FIFO access registers */

#define USB_SYNOPSYSHCD_NPTXDFIFO0          (0x00001004)
#define USB_SYNOPSYSHCD_NPTXDFIFO1          (0x00002004)
#define USB_SYNOPSYSHCD_NPTXDFIFO2          (0x00003004)
#define USB_SYNOPSYSHCD_NPTXDFIFO3          (0x00004004)
#define USB_SYNOPSYSHCD_NPTXDFIFO4          (0x00005004)
#define USB_SYNOPSYSHCD_NPTXDFIFO5          (0x00006004)
#define USB_SYNOPSYSHCD_NPTXDFIFO6          (0x00007004)
#define USB_SYNOPSYSHCD_NPTXDFIFO7          (0x00008004)

/* Device debug read registers */

#define USB_SYNOPSYSHCD_GRXSTSRD            (0x00040018)
#define USB_SYNOPSYSHCD_GRXSTSPD            (0x00040024)


/* NPTXFIFO Registers */

#define USB_SYNOPSYSHCD_NPTXDFIF(n)           (0x00001004 + 0x1000 * (n))

#endif

#else  /* psoc: Cortex_A7 */

/* USB core global registers */
#define USB_SYNOPSYSHCD_GOTGCTL             (0x00000000)
#define USB_SYNOPSYSHCD_GOTGINT             (0x00000004)
#define USB_SYNOPSYSHCD_GAHBCFG             (0x00000008)
#define USB_SYNOPSYSHCD_GUSBCFG             (0x0000000C)
#define USB_SYNOPSYSHCD_GRSTCTL             (0x00000010)
#define USB_SYNOPSYSHCD_GINTSTS             (0x00000014)
#define USB_SYNOPSYSHCD_GINTMSK             (0x00000018)
#define USB_SYNOPSYSHCD_GRXSTSR             (0x0000001C)
#define USB_SYNOPSYSHCD_GRXSTSP             (0x00000020)
#define USB_SYNOPSYSHCD_GRXFSIZ             (0x00000024)
#define USB_SYNOPSYSHCD_GNPTXFSIZ           (0x00000028)
#define USB_SYNOPSYSHCD_GNPTXSTS            (0x0000002C)

#define USB_SYNOPSYSHCD_GSNPSID             (0x00000040)

#define USB_SYNOPSYSHCD_GHWCFG1             (0x00000044) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG2             (0x00000048) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG3             (0x0000004C) /* Valid in CAVIUM */
#define USB_SYNOPSYSHCD_GHWCFG4             (0x00000050) /* Valid in CAVIUM */

#define USB_SYNOPSYSHCD_HPTXFSIZ            (0x00000100)
#define USB_SYNOPSYSHCD_DPTXFSIZ1           (0x00000104)
#define USB_SYNOPSYSHCD_DPTXFSIZ2           (0x00000108)
#define USB_SYNOPSYSHCD_DPTXFSIZ3           (0x0000010C)
#define USB_SYNOPSYSHCD_DPTXFSIZ4           (0x00000110)
#define USB_SYNOPSYSHCD_DPTXFSIZ5           (0x00000114)
#define USB_SYNOPSYSHCD_DPTXFSIZ6           (0x00000118)
#define USB_SYNOPSYSHCD_DPTXFSIZ7           (0x0000011C)
#define USB_SYNOPSYSHCD_DPTXFSIZ8           (0x00000120)
#define USB_SYNOPSYSHCD_DPTXFSIZ9           (0x00000124)
#define USB_SYNOPSYSHCD_DPTXFSIZ10          (0x00000128)
#define USB_SYNOPSYSHCD_DPTXFSIZ11          (0x0000012C)
#define USB_SYNOPSYSHCD_DPTXFSIZ12          (0x00000130)
#define USB_SYNOPSYSHCD_DPTXFSIZ13          (0x00000134)
#define USB_SYNOPSYSHCD_DPTXFSIZ14          (0x00000138)
#define USB_SYNOPSYSHCD_DPTXFSIZ15          (0x0000013C)

/* Host global registers */
#define USB_SYNOPSYSHCD_HCFG                (0x00000400)
#define USB_SYNOPSYSHCD_HFIR                (0x00000404)
#define USB_SYNOPSYSHCD_HFNUM               (0x00000408)
#define USB_SYNOPSYSHCD_HPTXSTS             (0x00000410)
#define USB_SYNOPSYSHCD_HAINT               (0x00000414)
#define USB_SYNOPSYSHCD_HAINTMSK            (0x00000418)

/* Host port control and status registers */
#define USB_SYNOPSYSHCD_HPRT                (0x00000440)

/* Host channel-specific registers */
#define USB_SYNOPSYSHCD_HCCHAR(n)           (0x00000500 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCSPLT(n)           (0x00000504 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCINT(n)            (0x00000508 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCINTMSK(n)         (0x0000050C + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCTSIZ(n)           (0x00000510 + 0x20 * (n))
#define USB_SYNOPSYSHCD_HCDMA(n)            (0x00000514 + 0x20 * (n))

/* Device global registers */

#define USB_SYNOPSYSHCD_DCFG                (0x00000800)
#define USB_SYNOPSYSHCD_DCTL                (0x00000804)
#define USB_SYNOPSYSHCD_DSTS                (0x00000808)
#define USB_SYNOPSYSHCD_DIEPMSK             (0x00000810)
#define USB_SYNOPSYSHCD_DOEPMSK             (0x00000814)
#define USB_SYNOPSYSHCD_DAINT               (0x00000818)
#define USB_SYNOPSYSHCD_DAINTMSK            (0x0000081C)
#define USB_SYNOPSYSHCD_DTKNQR1             (0x00000820)
#define USB_SYNOPSYSHCD_DTKNQR2             (0x00000824)
#define USB_SYNOPSYSHCD_DVBUSDIS            (0x00000828) /* Valid in PPC */
#define USB_SYNOPSYSHCD_DTKNQR3             (0x00000830)
#define USB_SYNOPSYSHCD_DTKNQR4             (0x00000834)

/* Device logical in endpoint-specific registers */
#define USB_SYNOPSYSHCD_DIEPCTL(n)          (0x00000900 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPINT(n)          (0x00000908 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPTSIZ(n)         (0x00000910 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DIEPDMA(n)          (0x00000914 + 0x20 * (n))

/* Device logical out endpoint-specific registers */
#define USB_SYNOPSYSHCD_DOEPCTL(n)          (0x00000B00 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPINT(n)          (0x00000B08 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPTSIZ(n)         (0x00000B10 + 0x20 * (n))
#define USB_SYNOPSYSHCD_DOEPDMA(n)          (0x00000B14 + 0x20 * (n))

/* Power and clock gating register */
#define USB_SYNOPSYSHCD_PCGCCTL             (0x00000E00)

/* Data FIFO access registers */
#if 0  /* origin*/
#define USB_SYNOPSYSHCD_NPTXDFIFO0          (0x00001000)
#define USB_SYNOPSYSHCD_NPTXDFIFO1          (0x00002000)
#define USB_SYNOPSYSHCD_NPTXDFIFO2          (0x00003000)
#define USB_SYNOPSYSHCD_NPTXDFIFO3          (0x00004000)
#define USB_SYNOPSYSHCD_NPTXDFIFO4          (0x00005000)
#define USB_SYNOPSYSHCD_NPTXDFIFO5          (0x00006000)
#define USB_SYNOPSYSHCD_NPTXDFIFO6          (0x00007000)
#define USB_SYNOPSYSHCD_NPTXDFIFO7          (0x00008000)

#else  /* fmsh 7010/7045*/
/*#define HCFIFO(_ch)			HSOTG_REG(0x700 + 0x10 *(_ch))*/
#define USB_SYNOPSYSHCD_NPTXDFIFO0          (0x00000700)
#define USB_SYNOPSYSHCD_NPTXDFIFO1          (0x00000710)
#define USB_SYNOPSYSHCD_NPTXDFIFO2          (0x00000720)
#define USB_SYNOPSYSHCD_NPTXDFIFO3          (0x00000730)
#define USB_SYNOPSYSHCD_NPTXDFIFO4          (0x00000740)
#define USB_SYNOPSYSHCD_NPTXDFIFO5          (0x00000750)
#define USB_SYNOPSYSHCD_NPTXDFIFO6          (0x00000760)
#define USB_SYNOPSYSHCD_NPTXDFIFO7          (0x00000770)

#endif

/* Device debug read registers */
#define USB_SYNOPSYSHCD_GRXSTSRD            (0x0004001C)
#define USB_SYNOPSYSHCD_GRXSTSPD            (0x00040020)

/* NPTXFIFO registers */
#if 0 /* origin*/
#define USB_SYNOPSYSHCD_NPTXDFIF(n)         (0x00001000 + 0x1000 * (n))
#else  /* fmsh 7010/7045*/
/* #define HCFIFO(_ch)			HSOTG_REG(0x700 + 0x10 *(_ch))*/
#define USB_SYNOPSYSHCD_NPTXDFIF(n)         (0x00000700 + 0x10 * (n))
#endif

#endif /* psoc: Cortex_A7 */



/* Register bits definition */

/* GOTGCTL's bits */
#define USB_SYNOPSYSHCD_GOTGCTL_BSESVLD             (0x00080000)
#define USB_SYNOPSYSHCD_GOTGCTL_ASESVLD             (0x00040000)
#define USB_SYNOPSYSHCD_GOTGCTL_DBNCTIME            (0x00020000)
#define USB_SYNOPSYSHCD_GOTGCTL_CONIDSTS            (0x00010000)
#define USB_SYNOPSYSHCD_GOTGCTL_DEVHNPEN            (0x00000800)
#define USB_SYNOPSYSHCD_GOTGCTL_HSTSEGHNPEN         (0x00000400)
#define USB_SYNOPSYSHCD_GOTGCTL_HNPREQ              (0x00000200)
#define USB_SYNOPSYSHCD_GOTGCTL_HSTNEGSCS           (0x00000100)
#define USB_SYNOPSYSHCD_GOTGCTL_SESREQ              (0x00000002)
#define USB_SYNOPSYSHCD_GOTGCTL_SESREQSCS           (0x00000001)

/* GOTGINT's bits */
#define USB_SYNOPSYSHCD_GOTGINT_DBNCEDONE           (0x00080000)
#define USB_SYNOPSYSHCD_GOTGINT_ADEVTOUTCHG         (0x00040000)
#define USB_SYNOPSYSHCD_GOTGINT_HSTNEGDET           (0x00020000)
#define USB_SYNOPSYSHCD_GOTGINT_HSTNEGSUCSTSCHNG    (0x00000200)
#define USB_SYNOPSYSHCD_GOTGINT_SESREQSUCSTSCHNG    (0x00000100)
#define USB_SYNOPSYSHCD_GOTGINT_SESENDDET           (0x00000004)

/* GAHBCFG's bits */
#define USB_SYNOPSYSHCD_GAHBCFG_PTXFEMPLVL          (0x00000100)
#define USB_SYNOPSYSHCD_GAHBCFG_NPTXFEMPLVL         (0x00000080)
#define USB_SYNOPSYSHCD_GAHBCFG_DMAEN               (0x00000020)
#define USB_SYNOPSYSHCD_GAHBCFG_HBSTLEN             (0x0000001E)
#define USB_SYNOPSYSHCD_GAHBCFG_GLBLINTRMSK         (0x00000001)

/* GUSBCFG's bits */
#define USB_SYNOPSYSHCD_GUSBCFG_OTGI2CSEL		    (0x00010000)
#define USB_SYNOPSYSHCD_GUSBCFG_PHYLPWRCLKSEL		(0x00008000)
#define USB_SYNOPSYSHCD_GUSBCFG_USBTRDTIM           (0x00003C00)
#define USB_SYNOPSYSHCD_GUSBCFG_HNPCAP				(0x00000200)
#define USB_SYNOPSYSHCD_GUSBCFG_SRPCAP				(0x00000100)
#define USB_SYNOPSYSHCD_GUSBCFG_DDRSEL				(0x00000080)
#define USB_SYNOPSYSHCD_GUSBCFG_PHYSEL				(0x00000040)
#define USB_SYNOPSYSHCD_GUSBCFG_FSINTF				(0x00000020)
#define USB_SYNOPSYSHCD_GUSBCFG_ULPI_UTMI_SEL		(0x00000010)
#define USB_SYNOPSYSHCD_GUSBCFG_PHYIF				(0x00000008)
#define USB_SYNOPSYSHCD_GUSBCFG_TOUTCAL				(0x00000007)
#define USB_SYNOPSYSHCD_GUSBCFG_USBTRDTIM_OFFSET    (10)

/* GRSTCTL's bits */
#define USB_SYNOPSYSHCD_GRSTCTL_AHBIDLE		        (0x80000000)
#define USB_SYNOPSYSHCD_GRSTCTL_DMAREQ		        (0x40000000)
#define USB_SYNOPSYSHCD_GRSTCTL_TXFNUM              (0x000007C0)
#define USB_SYNOPSYSHCD_GRSTCTL_TXFFLSH				(0x00000020)
#define USB_SYNOPSYSHCD_GRSTCTL_RXFFLSH				(0x00000010)
#define USB_SYNOPSYSHCD_GRSTCTL_INTKNQFLSH			(0x00000008)
#define USB_SYNOPSYSHCD_GRSTCTL_FRMCNTRRST			(0x00000004)
#define USB_SYNOPSYSHCD_GRSTCTL_HSFTRST				(0x00000002)
#define USB_SYNOPSYSHCD_GRSTCTL_CSFTRST		        (0x00000001)
#define USB_SYNOPSYSHCD_GRSTCTL_TXFNUM_OFFSET       (6)

/* GINTSTS's bits */
#define USB_SYNOPSYSHCD_GINTSTS_WKUPINT		        (0x80000000)
#define USB_SYNOPSYSHCD_GINTSTS_SESSREQINT		    (0x40000000)
#define USB_SYNOPSYSHCD_GINTSTS_DISCONNINT			(0x20000000)
#define USB_SYNOPSYSHCD_GINTSTS_CONIDSTSCHNG		(0x10000000)
#define USB_SYNOPSYSHCD_GINTSTS_PTXFEMP				(0x04000000)
#define USB_SYNOPSYSHCD_GINTSTS_HCHINT			    (0x02000000)
#define USB_SYNOPSYSHCD_GINTSTS_PRTINT			    (0x01000000)
#define USB_SYNOPSYSHCD_GINTSTS_FETSUSP				(0x00400000)
#define USB_SYNOPSYSHCD_GINTSTS_INCOMPLP	        (0x00200000)
#define USB_SYNOPSYSHCD_GINTSTS_INCOMPISOIN		    (0x00100000)
#define USB_SYNOPSYSHCD_GINTSTS_OEPINT		        (0x00080000)
#define USB_SYNOPSYSHCD_GINTSTS_IEPINT			    (0x00040000)
#define USB_SYNOPSYSHCD_GINTSTS_EPMIS			    (0x00020000)
#define USB_SYNOPSYSHCD_GINTSTS_EOPF				(0x00008000)
#define USB_SYNOPSYSHCD_GINTSTS_ISOOUTDROP			(0x00004000)
#define USB_SYNOPSYSHCD_GINTSTS_ENUMDONE			(0x00002000)
#define USB_SYNOPSYSHCD_GINTSTS_USBRST				(0x00001000)
#define USB_SYNOPSYSHCD_GINTSTS_USBSUSP	            (0x00000800)
#define USB_SYNOPSYSHCD_GINTSTS_ERLYSUSP		    (0x00000400)
#define USB_SYNOPSYSHCD_GINTSTS_I2CINT		        (0x00000200)
#define USB_SYNOPSYSHCD_GINTSTS_ULPICKINT			(0x00000100)
#define USB_SYNOPSYSHCD_GINTSTS_GOUTNAKEFF			(0x00000080)
#define USB_SYNOPSYSHCD_GINTSTS_GINNAKEFF			(0x00000040)
#define USB_SYNOPSYSHCD_GINTSTS_NPTXFEMP		    (0x00000020)
#define USB_SYNOPSYSHCD_GINTSTS_RXFLVL			    (0x00000010)
#define USB_SYNOPSYSHCD_GINTSTS_SOF				    (0x00000008)
#define USB_SYNOPSYSHCD_GINTSTS_OTGINT	            (0x00000004)
#define USB_SYNOPSYSHCD_GINTSTS_MODEMIS		        (0x00000002)
#define USB_SYNOPSYSHCD_GINTSTS_CURMOD		        (0x00000001)

/* GINTMSK's bits */
#define USB_SYNOPSYSHCD_GINTMSK_WKUPINTMSK		    (0x80000000)
#define USB_SYNOPSYSHCD_GINTMSK_SESSREQINTMSK		(0x40000000)
#define USB_SYNOPSYSHCD_GINTMSK_DISCONNINTMSK		(0x20000000)
#define USB_SYNOPSYSHCD_GINTMSK_CONIDSTSCHNGMSK		(0x10000000)
#define USB_SYNOPSYSHCD_GINTMSK_PTXFEMPMSK			(0x04000000)
#define USB_SYNOPSYSHCD_GINTMSK_HCHINTMSK	        (0x02000000)
#define USB_SYNOPSYSHCD_GINTMSK_PRTINTMSK		    (0x01000000)
#define USB_SYNOPSYSHCD_GINTMSK_FETSUSPMSK			(0x00400000)
#define USB_SYNOPSYSHCD_GINTMSK_INCOMPLPMSK	        (0x00200000)
#define USB_SYNOPSYSHCD_GINTMSK_INCOMPISOINMSK		(0x00100000)
#define USB_SYNOPSYSHCD_GINTMSK_OEPINTMSK		    (0x00080000)
#define USB_SYNOPSYSHCD_GINTMSK_IEPINTMSK           (0x00040000)
#define USB_SYNOPSYSHCD_GINTMSK_EPMISMSK		    (0x00020000)
#define USB_SYNOPSYSHCD_GINTMSK_EOPFMSK				(0x00008000)
#define USB_SYNOPSYSHCD_GINTMSK_ISOOUTDROPMSK		(0x00004000)
#define USB_SYNOPSYSHCD_GINTMSK_ENUMDONEMSK			(0x00002000)
#define USB_SYNOPSYSHCD_GINTMSK_USBRSTMSK			(0x00001000)
#define USB_SYNOPSYSHCD_GINTMSK_USBSUSPMSK	        (0x00000800)
#define USB_SYNOPSYSHCD_GINTMSK_ERLYSUSPMSK		    (0x00000400)
#define USB_SYNOPSYSHCD_GINTMSK_I2CINTMSK		    (0x00000200)
#define USB_SYNOPSYSHCD_GINTMSK_ULPICKINTMSK        (0x00000100)
#define USB_SYNOPSYSHCD_GINTMSK_GOUTNAKEFFMSK		(0x00000080)
#define USB_SYNOPSYSHCD_GINTMSK_GINNAKEFFMSK		(0x00000040)
#define USB_SYNOPSYSHCD_GINTMSK_NPTXFEMPMSK		    (0x00000020)
#define USB_SYNOPSYSHCD_GINTMSK_RXFLVLMSK		    (0x00000010)
#define USB_SYNOPSYSHCD_GINTMSK_SOFMSK			    (0x00000008)
#define USB_SYNOPSYSHCD_GINTMSK_OTGINTMSK	        (0x00000004)
#define USB_SYNOPSYSHCD_GINTMSK_MODEMISMSK	        (0x00000002)

/* GRXFSIZ's bits */
#define USB_SYNOPSYSHCD_GRXFSIZ_RXFDEP		        (0x0000FFFF)
#define USB_SYNOPSYSHCD_GRXFSIZ_RXFDEP_OFFSET	    (0)

/* GNPTXFSIZ's bits */
#define USB_SYNOPSYSHCD_GNPTXFSIZ_NPTXFDEP	        (0xFFFF0000)
#define USB_SYNOPSYSHCD_GNPTXFSIZ_NPTXFSTADDR	    (0x0000FFFF)
#define USB_SYNOPSYSHCD_GNPTXFSIZ_NPTXFDEP_OFFSET   (16)
#define USB_SYNOPSYSHCD_GNPTXFSIZ_NPTXFSTADDR_OFFSET    (0)

/* GNPTXSTS's bits */
#define USB_SYNOPSYSHCD_GNPTXSTS_NPTXFSPCAVAIL      (0x0000FFFF)
#define USB_SYNOPSYSHCD_GNPTXSTS_NPTXQSPCAVAIL      (0x00FF0000)
#define USB_SYNOPSYSHCD_GNPTXSTS_NPTXFSPCAVAIL_OFFSET (0)
#define USB_SYNOPSYSHCD_GNPTXSTS_NPTXQSPCAVAIL_OFFSET (16)

/* GHWCFG3's bits */
#define USB_SYNOPSYSHCD_GHWCFG3_DFIFODEPTH          (0xFFFF0000)
#define USB_SYNOPSYSHCD_GHWCFG3_DFIFODEPTH_OFFSET   (16)

/* HPTXFSIZ's bits */
#define USB_SYNOPSYSHCD_HPTXFSIZ_PTXFSIZE		    (0xFFFF0000)
#define USB_SYNOPSYSHCD_HPTXFSIZ_PTXFSTADDR		    (0x0000FFFF)
#define USB_SYNOPSYSHCD_HPTXFSIZ_PTXFSIZE_OFFSET 	(16)
#define USB_SYNOPSYSHCD_HPTXFSIZ_PTXFSTADDR_OFFSET 	(0)

/* HCFG's bits */
#define USB_SYNOPSYSHCD_HCFG_FSLSSUPP			    (0x00000004)
#define USB_SYNOPSYSHCD_HCFG_FSLPCLKSEL			    (0x00000003)

/* HPRT's bits */
#define USB_SYNOPSYSHCD_HPRT_PRTSPD                 (0x00060000)
#define USB_SYNOPSYSHCD_HPRT_PRTPWR                 (0x00001000)
#define USB_SYNOPSYSHCD_HPRT_PRTRST                 (0x00000100)
#define USB_SYNOPSYSHCD_HPRT_PRTSUSP                (0x00000080)
#define USB_SYNOPSYSHCD_HPRT_PRTRES                 (0x00000040)
#define USB_SYNOPSYSHCD_HPRT_PRTOVRCURRCHNG         (0x00000020)
#define USB_SYNOPSYSHCD_HPRT_PRTOVRCURRACT          (0x00000010)
#define USB_SYNOPSYSHCD_HPRT_PRTENCHNG              (0x00000008)
#define USB_SYNOPSYSHCD_HPRT_PRTENA                 (0x00000004)
#define USB_SYNOPSYSHCD_HPRT_PRTCONNDET             (0x00000002)
#define USB_SYNOPSYSHCD_HPRT_PRTCONNSTS             (0x00000001)

#define USB_SYNOPSYSHCD_HPRT_PRTSPD_HIGH            (0x00000000)
#define USB_SYNOPSYSHCD_HPRT_PRTSPD_FULL            (0x00020000)
#define USB_SYNOPSYSHCD_HPRT_PRTSPD_LOW             (0x00040000)

/* HCCHAR's bits */
#define USB_SYNOPSYSHCD_HCCHAR_CHENA                (0x80000000)
#define USB_SYNOPSYSHCD_HCCHAR_CHDIS                (0x40000000)
#define USB_SYNOPSYSHCD_HCCHAR_ODDFRM               (0x20000000)
#define USB_SYNOPSYSHCD_HCCHAR_DEVADDR              (0x1FC00000)
#define USB_SYNOPSYSHCD_HCCHAR_EC                   (0x00300000)
#define USB_SYNOPSYSHCD_HCCHAR_EPTYPE               (0x000C0000)
#define USB_SYNOPSYSHCD_HCCHAR_EPNUM                (0x00007800)
#define USB_SYNOPSYSHCD_HCCHAR_MPS                  (0x000007FF)
#define USB_SYNOPSYSHCD_HCCHAR_LSPDDEV              (0x00020000)
#define USB_SYNOPSYSHCD_HCCHAR_EPDIR                (0x00008000)

#define USB_SYNOPSYSHCD_HCCHAR_DEVADDR_OFFSET       (22)
#define USB_SYNOPSYSHCD_HCCHAR_EC_OFFSET            (20)
#define USB_SYNOPSYSHCD_HCCHAR_EPTYPE_OFFSET        (18)
#define USB_SYNOPSYSHCD_HCCHAR_EPDIR_OFFSET         (15)
#define USB_SYNOPSYSHCD_HCCHAR_EPNUM_OFFSET         (11)
#define USB_SYNOPSYSHCD_HCCHAR_MPS_OFFSET           (0)


/* HCSPLT's bits */
#define USB_SYNOPSYSHCD_HCSPLT_SPLTENA              (0x80000000)
#define USB_SYNOPSYSHCD_HCSPLT_COMPSPLT             (0x00010000)
#define USB_SYNOPSYSHCD_HCSPLT_XACTPOS              (0x0000C000)
#define USB_SYNOPSYSHCD_HCSPLT_HUBADDR              (0x00003F80)
#define USB_SYNOPSYSHCD_HCSPLT_PRTADDR              (0x0000007F)

#define USB_SYNOPSYSHCD_HCSPLT_COMPSPLT_OFFSET      (16)
#define USB_SYNOPSYSHCD_HCSPLT_XACTPOS_OFFSET       (14)
#define USB_SYNOPSYSHCD_HCSPLT_HUBADDR_OFFSET       (7)
#define USB_SYNOPSYSHCD_HCSPLT_PRTADDR_OFFSET       (0)

/* HCINT's bits */
#define USB_SYNOPSYSHCD_HCINT_DATAGLERR             (0x00000400)
#define USB_SYNOPSYSHCD_HCINT_FRMOVRUN              (0x00000200)
#define USB_SYNOPSYSHCD_HCINT_BBLERR                (0x00000100)
#define USB_SYNOPSYSHCD_HCINT_XACTERR               (0x00000080)
#define USB_SYNOPSYSHCD_HCINT_NYET                  (0x00000040)
#define USB_SYNOPSYSHCD_HCINT_ACK                   (0x00000020)
#define USB_SYNOPSYSHCD_HCINT_NAK                   (0x00000010)
#define USB_SYNOPSYSHCD_HCINT_STALL                 (0x00000008)
#define USB_SYNOPSYSHCD_HCINT_AHBERR                (0x00000004)
#define USB_SYNOPSYSHCD_HCINT_CHHLTD                (0x00000002)
#define USB_SYNOPSYSHCD_HCINT_XFERCOMPL             (0x00000001)

/* HCINTMSK's bits */
#define USB_SYNOPSYSHCD_HCINTMSK_DATAGLERRMSK       (0x00000400)
#define USB_SYNOPSYSHCD_HCINTMSK_FRMOVRUNMSK        (0x00000200)
#define USB_SYNOPSYSHCD_HCINTMSK_BBLERRMSK          (0x00000100)
#define USB_SYNOPSYSHCD_HCINTMSK_XACTERRMSK         (0x00000080)
#define USB_SYNOPSYSHCD_HCINTMSK_NYETMSK            (0x00000040)
#define USB_SYNOPSYSHCD_HCINTMSK_ACKMSK             (0x00000020)
#define USB_SYNOPSYSHCD_HCINTMSK_NAKMSK             (0x00000010)
#define USB_SYNOPSYSHCD_HCINTMSK_STALLMSK           (0x00000008)
#define USB_SYNOPSYSHCD_HCINTMSK_AHBERRMSK          (0x00000004)
#define USB_SYNOPSYSHCD_HCINTMSK_CHHLTDMSK          (0x00000002)
#define USB_SYNOPSYSHCD_HCINTMSK_XFERCOMPLMSK       (0x00000001)

/* HCTSIZ's bits */
#define USB_SYNOPSYSHCD_HCTSIZ_DOPING               (0x80000000)
#define USB_SYNOPSYSHCD_HCTSIZ_PID                  (0x60000000)
#define USB_SYNOPSYSHCD_HCTSIZ_PKTCNT               (0x1FF80000)
#define USB_SYNOPSYSHCD_HCTSIZ_XFERSIZE             (0x0007FFFF)

#define USB_SYNOPSYSHCD_HCTSIZ_PID_OFFSET           (29)
#define USB_SYNOPSYSHCD_HCTSIZ_PKTCNT_OFFSET        (19)
#define USB_SYNOPSYSHCD_HCTSIZ_XFERSIZE_OFFSET      (0)

/* HFNUM's bits */
#define USB_SYNOPSYSHCD_HFNUM_FRNUM_MASK            (0x0000FFFF)
#define USB_SYNOPSYSHCD_HFNUM_FRREM_MASK            (0xFFFF0000)

/* PCGCCTL's bits */
#define USB_SYNOPSYSHCD_PCGCCTL_PHYSUSPENDED        (0x00000010)
#define USB_SYNOPSYSHCD_PCGCCTL_RSTPDWNMODULE       (0x00000008)
#define USB_SYNOPSYSHCD_PCGCCTL_PWRCLMP             (0x00000004)
#define USB_SYNOPSYSHCD_PCGCCTL_GATEHCLK            (0x00000002)
#define USB_SYNOPSYSHCD_PCGCCTL_STOPPCLK            (0x00000001)


/* Other common definition */
#define USB_SYNOPYSHCD_HIGH_SPEED                   (0x00)
#define USB_SYNOPYSHCD_FILL_SPEED                   (0x01)
#define USB_SYNOPYSHCD_LOW_SPEED                    (0x02)

#define USB_SYNOPSYSHCD_HOST_MODE                   (0x01)
#define USB_SYNOPSYSHCD_DEV_MODE                    (0x00)


/* DMA definition */
#define USB_SYNOPSYSHCD_DMA0_INB_CHN(n)             (0x00000818 + 0x8 * (n))
#define USB_SYNOPSYSHCD_DMA0_OUTB_CHN(n)            (0x00000858 + 0x8 * (n))

#define USB_SYNOPSYSHCD_INTERRUPT_MASK              (0x00000000)
#define USB_SYNOPSYSHCD_GINTSTS_INTERRUPT_MASK                                 \
                             ( (USB_SYNOPSYSHCD_GINTSTS_WKUPINT)    |  \
                               (USB_SYNOPSYSHCD_GINTSTS_SESSREQINT) |  \
                               (USB_SYNOPSYSHCD_GINTSTS_DISCONNINT) |  \
                               (USB_SYNOPSYSHCD_GINTSTS_PRTINT)     |  \
                               (USB_SYNOPSYSHCD_GINTSTS_HCHINT)     |  \
                               (USB_SYNOPSYSHCD_GINTSTS_SOF) )

#ifdef __cplusplus
}
#endif

#endif /* __INCSynopsysHcdRegisterInfoh */

/* End of file */
