# do SD-Coprocessor.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:50 on Oct 09,2025
# vlog -work work main.vo 
# -- Compiling module memory_control
# 
# Top level modules:
# 	memory_control
# End time: 20:56:50 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:50 on Oct 09,2025
# vlog -work work control_memory.vwf.vt 
# -- Compiling module memory_control_vlg_vec_tst
# 
# Top level modules:
# 	memory_control_vlg_vec_tst
# End time: 20:56:50 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.memory_control_vlg_vec_tst 
# Start time: 20:56:50 on Oct 09,2025
# Loading work.memory_control_vlg_vec_tst
# Loading work.memory_control
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 14, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /memory_control_vlg_vec_tst/i1 File: control_memory.vwf.vt Line: 46
# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /memory_control_vlg_vec_tst/i1/altera_internal_jtag File: main.vo Line: 11701
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 17331 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : control_memory.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /memory_control_vlg_vec_tst
# End time: 20:56:52 on Oct 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 14
