# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
#  ASDL-YAML Schema (v0.4)  â€”  Analog Structural Description Language
#  Description for LLM reasoning â€” with expansion rules for differential and bus patterns
#  
#  ğŸ‰ LATEST REFINEMENTS (Phase 3 & 4 Enhancements):
#  â€¢ Enhanced Parameter Handling: New device_line + parameters approach
#  â€¢ Real PDK Integration: Support for complex device lines with expressions
#  â€¢ Field Consistency: Standardized 'doc' field naming
#  â€¢ Automatic Parameter Generation: Parameters auto-appended to device lines
#  â€¢ ngspice Validated: Perfect user workflow from xschem â†’ ASDL â†’ ngspice
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

design_info:
  top_module: <module_id>              # Entry point module name for the circuit design
  doc: <string>                        # Human-readable description of the design file
  revision: <string>                   # Version tag (e.g. "v0.4")
  author: <string>                     # Author's name
  date: <YYYY-MM-DD>                   # Date in ISO 8601 format

models:
  <model_alias>:                       # Logical name used in the design (e.g. "nmos_unit")
    doc: <string>                      # Optional documentation for the device
    type: nmos|pmos|resistor|capacitor|diode|...
    ports: [<port1>, <port2>, ...]     # Ordered terminal list (for positional mapping)
    
    # NEW ROBUST APPROACH (Preferred):
    device_line: |                     # Raw PDK device line with {port} placeholders
      <PDK_device_line_template>       # Example: MN {D} {G} {S} {B} nfet_03v3 L=0.5u W=4u nf=2 ad='...'
    parameters:
      <param>: <default_value>         # Parameterizable values with defaults (e.g., M: 1)
    
    # LEGACY APPROACH (Backward compatibility):
    model: <string>                    # PDK-specific primitive model (e.g. "nch_lvt")
    params:
      <param>: <value>                 # Default parameters (e.g., W, L, C)
    description: <string>              # Legacy description field (for backward compatibility)

modules:
  <module_id>:
    doc: <string>                      # Description of module functionality

    ports:
      # One-line format (preferred for simple ports)
      <port_name>: {dir: in|out|in_out, type: voltage|current|digital, constraints: {common_mode: <value>, swing: {min: <Î”V>, max: <Î”V>}}}
      
      # Multi-line format (preferred for complex ports with many constraints)
      <port_name>:
        dir: in|out|in_out
        type: voltage|current|digital
        constraints:
          common_mode: <value>
          swing:
            min: <Î”V>
            max: <Î”V>
          # Additional constraints as needed

    nets:
      internal: [<net_name>, â€¦]

    parameters:
      <param>: <value or expression>

    instances:
      <instance_id or pattern>:
        model: <model_alias or module_id>
        mappings: {<port>: <net>, ...}  # One-line format for simple mappings
        # OR
        mappings:                       # Multi-line format for expanded mappings
          <port_pattern>: <net_pattern>
        parameters:
          <param>: <value>
        intent:
          op:
            region: saturation|subthreshold|triode
            gm_over_Id: <value>        # Units: 1/V
            nominal_current: <value>   # Units: A
          layout:
            type: <string>             # Layout style (e.g., "quad_common_centroid")
            match_group: <string>      # Symmetry or matching tag
            symmetry: diff|quad|mirror|none

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# âœ¨ ENHANCED PARAMETER HANDLING (NEW in v0.4) âœ¨
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# The new robust approach enables seamless integration with real PDK device lines:
#
# 1. ğŸ¯ PERFECT USER WORKFLOW:
#    â€¢ User creates device in xschem schematic
#    â€¢ User netlists the schematic
#    â€¢ User copies device line EXACTLY to ASDL YAML device_line field
#    â€¢ ASDL preserves expressions exactly as-is
#    â€¢ ngspice simulates perfectly with ZERO manual intervention
#
# 2. ğŸ”§ AUTOMATIC PARAMETER GENERATION:
#    â€¢ Parameters declared in 'parameters' section are automatically appended
#    â€¢ Format: device_line + " M={M} nf={nf}" (auto-generated)
#    â€¢ No manual parameter formatting required = No errors
#
# 3. ğŸ§  EXPRESSION PRESERVATION:
#    â€¢ Complex expressions like "ad='int((nf+1)/2) * W/nf * 0.18u'" preserved exactly
#    â€¢ ngspice automatically resolves expressions using hard-coded parameter values
#    â€¢ No parameter extraction or expression flattening needed
#
# 4. ğŸ—ï¸ CLEAN SEPARATION:
#    â€¢ device_line: Core PDK device definition
#    â€¢ parameters: Parameterizable values with defaults
#    â€¢ Auto-combined during SPICE generation

# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# FORMAT PREFERENCES & EXAMPLES
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

# 1. Port Definitions
#    a. One-line format (preferred for simple ports):
#       ports:
#         in_<p,n>:  {dir: in,  type: voltage, constraints: {common_mode: 0.6}}
#         out:       {dir: out, type: voltage}
#         vdd:       {dir: in_out, type: voltage, constraints: {Vdd: 1.8}}
#
#    b. Multi-line format (preferred for complex ports):
#       ports:
#         in_<p,n>:
#           dir: in
#           type: voltage
#           constraints:
#             common_mode: 0.6
#             swing:
#               min: 0.3
#               max: 0.9

# 2. Simple Mappings (One-line format)
#    mappings: {G: vbn, D: tail, S: vss, B: vss}
#    mappings: {plus: in, minus: out}

# 3. Expanded Mappings (Multi-line format)
#    mappings:
#      G:  in_<p,n>             # CORRECT: model port maps to expanded nets
#      D:  out_<p,n>            # CORRECT: model port maps to expanded nets
#      S:  tail                 # Broadcast to all instances

# 4. Enhanced Model Definition (NEW APPROACH)
#    device_line: |
#      MN {D} {G} {S} {B} nfet_03v3 L=0.5u W=4u nf=2 ad='int((nf+1)/2) * W/nf * 0.18u'
#    parameters:
#      M: 1
#    # Automatically generates: MN D G S B nfet_03v3 L=0.5u W=4u nf=2 ad='...' M={M}
#
# 5. Terminal Naming
#    - Use plus/minus for capacitor/resistor terminals
#    - Use G/D/S/B for transistor terminals

# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# NAMING & EXPANSION RULES â€” MUST BE FOLLOWED
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

# 1. Angle Brackets <...>: Differential or symbolic pattern expansion
#    Syntax: name_<a,b> expands into two identifiers: name_a, name_b
#    Use cases: ports, nets, instance names, or keys/values in mappings
#
#    Example:
#      in_<p,n> â†’ in_p, in_n
#      MN_<P,N> â†’ MN_P, MN_N
#
#    Used to declare symmetric structures (e.g., differential pairs)

# 2. Square Brackets [...]: Bus or array expansion
#    Syntax: name[3:0] expands into: name[3], name[2], name[1], name[0]
#    Use cases: ports, nets, or instances representing vector signals or arrays

# 3. Expansion in `mappings` is **order matched, not value matched**
#    That is, positional index i in the expanded key maps to the i-th element in the expanded value,
#    even if suffixes differ.
#
#    Example (polarity inversion):
#      mappings:
#        D_<p,n>: out_<n,p>
#
#    Expands to:
#        D_p: out_n
#        D_n: out_p
#
#    Likewise:
#      mappings:
#        G:  in_<p,n>               # CORRECT: G connects to in_p, in_n for each instance
#        S:  tail                   # Broadcast: both instances connect S to tail
#
#    Values can be scalars or single-entry patterns, in which case they are broadcast to all expanded keys.

# 4. Symbol substitution:
#    Any `$param_name` expression is replaced by the value of the corresponding module parameter.

# 5. Expansion symmetry is **semantic** and optional:
#    You may declare:
#      expansion_type: diff
#    or
#      layout.symmetry: quad
#    as optional metadata to assist LLMs or rendering/layout tools in understanding structure.

# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# COMPLETE EXAMPLES - Latest Refinements (Enhanced Parameter Handling)
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# EXAMPLE 1: Basic CMOS Inverter (Real PDK Integration)
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

design_info:
  top_module: inverter
  doc: "Basic CMOS inverter with enhanced parameter handling"
  revision: "v0.4"
  author: "ASDL"
  date: "2024-03-19"

models:
  # â”€â”€â”€ NEW ROBUST APPROACH: Real PDK Device Lines â”€â”€â”€
  nmos_unit:
    doc: "NMOS transistor unit cell"
    type: nmos
    ports: [G, D, S, B]
    device_line: |
      MN {D} {G} {S} {B} nfet_03v3 L=0.5u W=4u nf=2 ad='int((nf+1)/2) * W/nf * 0.18u' as='int((nf+2)/2) * W/nf * 0.18u' pd='2*int((nf+1)/2) * (W/nf + 0.18u)' ps='2*int((nf+2)/2) * (W/nf + 0.18u)' nrd='0.18u / W' nrs='0.18u / W' sa=0 sb=0 sd=0
    parameters:
      M: 1

  pmos_unit:
    doc: "PMOS transistor unit cell"
    type: pmos
    ports: [G, D, S, B]
    device_line: |
      MP {D} {G} {S} {B} pfet_03v3 L=0.5u W=5u nf=2 ad='int((nf+1)/2) * W/nf * 0.18u' as='int((nf+2)/2) * W/nf * 0.18u' pd='2*int((nf+1)/2) * (W/nf + 0.18u)' ps='2*int((nf+2)/2) * (W/nf + 0.18u)' nrd='0.18u / W' nrs='0.18u / W' sa=0 sb=0 sd=0
    parameters:
      M: 1

modules:
  inverter:
    doc: "Basic CMOS inverter with PMOS pull-up and NMOS pull-down"
    ports:
      in:  {dir: in,  type: voltage}
      out: {dir: out, type: voltage}
      vss: {dir: in_out, type: voltage}
      vdd: {dir: in_out, type: voltage, constraints: {Vdd: 1.8}}
    parameters:
      M: 1
    instances:
      MP:
        model: pmos_unit
        mappings: {G: in, D: out, S: vdd, B: vdd}
        parameters:
          M: 2
        intent:
          op:
            region: saturation
            gm_over_Id: 10
          layout:
            type: single
            symmetry: none
      MN:
        model: nmos_unit
        mappings: {G: in, D: out, S: vss, B: vss}
        parameters:
          M: 2
        intent:
          op:
            region: saturation
            gm_over_Id: 10
          layout:
            type: single
            symmetry: none

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# EXAMPLE 2: Differential Pair with Pattern Expansion
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# diff_pair_nmos:
#   ports:
#     in_<p,n>:  {dir: in,  type: voltage}
#     out_<p,n>: {dir: out, type: voltage}
#     tail:      {dir: in_out, type: voltage}
#     vss:       {dir: in_out, type: voltage}
#   instances:
#     MN_<P,N>:
#       model: nmos_unit
#       mappings:
#         G:  in_<p,n>             # Correct: model port name (no pattern) maps to expanded nets
#         D:  out_<n,p>            # Order-matched â†’ polarity swap
#         S:  tail                 # Broadcast to all instances
#         B:  vss                  # Broadcast to all instances
