# SPDX-FileCopyrightText: Â© 2021 Uri Shaked <uri@wokwi.com>
# SPDX-License-Identifier: MIT

import os
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge
from cocotbext.wishbone.driver import WishboneMaster, WBOp
from test.max7219_display import MAX7219MatrixDisplay
from .game_of_life import GameOfLife
from .mini_spi import MiniSPI


def bit(b):
    return 1 << b


# Grid configuration
grid_height = 32
grid_width = 32
test_generations = 50

# Wishbone bus registers
reg_ctrl = 0x3000_0000
REG_CTRL_EN = bit(0)
REG_CTRL_PULSE = bit(1)

reg_config = 0x3000_0004
REG_CONFIG_WRAP = bit(0)

reg_max7219_ctrl = 0x3000_0010
REG_MAX7219_EN = bit(0)
REG_MAX7219_PAUSE = bit(1)
REG_MAX7219_FRAME = bit(2)
REG_MAX7219_BUSY = bit(3)

reg_max7219_config = 0x3000_0014
REG_MAX7219_REVERSE_COLS = bit(0)
REG_MAX7219_SERPENTINE = bit(1)

reg_max7219_brightness = 0x3000_0018

reg_dbg_local_address = 0x3000_0020

reg_trng_ctrl = 0x3000_0030

reg_vga_ctrl = 0x3000_0040

wb_grid_start = 0x3000_1000

wishbone_signals = {
    "cyc": "i_wb_cyc",
    "stb": "i_wb_stb",
    "we": "i_wb_we",
    "adr": "i_wb_addr",
    "datwr": "i_wb_data",
    "datrd": "o_wb_data",
    "ack": "o_wb_ack",
}

MATRIX_BROADCAST_ADDR = 0x7FFF

dump_max7219_signals = os.environ.get("TEST_MAX7219") != None


async def reset(dut):
    dut.reset.value = 1
    await ClockCycles(dut.clk, 5)
    dut.reset.value = 0
    await ClockCycles(dut.clk, 5)


async def make_clock(dut, clock_mhz):
    clk_period_ns = round(1 / clock_mhz * 1000, 2)
    dut._log.info("input clock = %d MHz, period = %.2f ns" %
                  (clock_mhz, clk_period_ns))
    clock = Clock(dut.clk, clk_period_ns, units="ns")
    clock_sig = cocotb.fork(clock.start())
    return clock_sig


class SiLifeController:
    def __init__(self, dut, wishbone):
        self._dut = dut
        self._wishbone = wishbone
        self._loader_spi = MiniSPI(
            self._dut.clk,
            cs=getattr(self._dut, "i_load_cs$load"),
            clk=getattr(self._dut, "i_load_clk$load"),
            data=getattr(self._dut, "i_load_data$load"),
        )
        self.max7219 = MAX7219MatrixDisplay(
            cs=self._dut.spi_cs, clk=self._dut.spi_sck, data=self._dut.spi_mosi
        )

    async def wb_read(self, addr):
        res = await self._wishbone.send_cycle([WBOp(addr)])
        return res[0].datrd

    async def wb_write(self, addr, value):
        await self._wishbone.send_cycle([WBOp(addr, value)])

    async def write_grid(self, grid):
        value = 0
        bit_index = 0
        word_offset = 0
        for row in grid:
            for col in row:
                if col != " ":
                    value |= bit(bit_index)
                bit_index += 1
            await self.wb_write(wb_grid_start + word_offset, value)
            word_offset += 4
            bit_index = 0
            value = 0

    async def read_grid(self, limit=(grid_height, grid_width)):
        result = []
        for row_index in range(limit[0]):
            value = await self.wb_read(wb_grid_start + row_index * 4)
            row = ""
            for bit_index in range(limit[1]):
                if value & bit(bit_index):
                    row += "*"
                else:
                    row += " "
            result.append(row)
        return result

    async def max7219_frame(self):
        await self.wb_write(
            reg_max7219_ctrl, REG_MAX7219_EN | REG_MAX7219_PAUSE | REG_MAX7219_FRAME
        )
        while await self.wb_read(reg_max7219_ctrl) & REG_MAX7219_BUSY:
            pass

    async def init_spi_loader(self, matrix_count=32, first_address=0):
        await self._loader_spi.start()
        await self._loader_spi.write(0xFFFFFFFF, bits=first_address + 1)
        await self._loader_spi.write(0, bits=matrix_count)
        await self._loader_spi.end()

    async def spi_loader_write(self, row_index, cell_data, matrix_id=0):
        await self._loader_spi.start()
        await self._loader_spi.write(matrix_id & 0x7FFF, bits=16)
        await self._loader_spi.write(row_index, bits=16)
        await self._loader_spi.write(cell_data, bits=grid_width)
        await self._loader_spi.end()

    async def spi_loader_write_reg(self, addr, value, matrix_id=0):
        await self._loader_spi.start()
        await self._loader_spi.write(matrix_id & 0x7FFF, bits=16)
        await self._loader_spi.write(0xFFFF, bits=16)
        await self._loader_spi.write(addr, bits=32)
        await self._loader_spi.write(value, bits=32)
        await self._loader_spi.end()

    async def spi_loader_write_grid(self, grid, matrix_id=0):
        await self._loader_spi.start()
        await self._loader_spi.write(matrix_id & 0x7FFF, bits=16)
        await self._loader_spi.write(0, bits=16)  # row offset
        value = 0
        bit_index = 0
        for row in grid:
            for col in row:
                if col != " ":
                    value |= bit(bit_index)
                bit_index += 1
            await self._loader_spi.write(value, bits=grid_width)
            bit_index = 0
            value = 0
        await self._loader_spi.end()


async def create_silife(dut):
    if hasattr(dut, "VPWR"):
        # Running a gate-level simulation, connect the power and ground signals
        dut.VGND <= 0
        dut.VPWR <= 1

    wishbone = WishboneMaster(
        dut, "", dut.clk, width=32, timeout=10, signals_dict=wishbone_signals
    )
    silife = SiLifeController(dut, wishbone)
    return silife


@cocotb.test()
async def test_life(dut):
    max7219_cfg = REG_MAX7219_REVERSE_COLS | REG_MAX7219_SERPENTINE
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    # Disable the Game of Life
    await silife.wb_write(reg_ctrl, 0)

    # Write a grid with some initial state
    await silife.wb_write(wb_grid_start, 0x55)
    await silife.wb_write(wb_grid_start + 4, 0x78)

    # Assert that we read the same state back
    assert await silife.wb_read(wb_grid_start) == 0x55
    assert await silife.wb_read(wb_grid_start + 4) == 0x78

    # Enable MAX7219 output (setting brightness to 12 out of 15)
    await silife.wb_write(reg_max7219_brightness, 12)
    await silife.wb_write(reg_max7219_config, max7219_cfg)
    await silife.wb_write(reg_max7219_ctrl, REG_MAX7219_EN)

    # Load initial grid state
    await silife.write_grid(
        [
            "        ",
            " ***    ",
            "        ",
            "     *  ",
            "     *  ",
            "     *  ",
            "**      ",
            "**      ",
        ]
    )

    if dump_max7219_signals:
        await silife.max7219_frame()

    # Run one step, observe the result
    await silife.wb_write(reg_ctrl, REG_CTRL_PULSE)
    assert await silife.read_grid((8, 8)) == [
        "  *     ",
        "  *     ",
        "  *     ",
        "        ",
        "    *** ",
        "        ",
        "**      ",
        "**      ",
    ]

    if dump_max7219_signals:
        await silife.max7219_frame()

    # One more step - we should be back to the initial state
    await silife.wb_write(reg_ctrl, REG_CTRL_PULSE)
    assert await silife.read_grid((8, 8)) == [
        "        ",
        " ***    ",
        "        ",
        "     *  ",
        "     *  ",
        "     *  ",
        "**      ",
        "**      ",
    ]

    if dump_max7219_signals:
        await silife.max7219_frame()

        await silife.wb_write(reg_ctrl, REG_CTRL_PULSE)
        await silife.max7219_frame()

    # Run many generations of simulation and compare output
    life = GameOfLife(grid_height, grid_width, wrap=True)
    life.load(
        [
            "*** *",
            "*    ",
            "   **",
            " ** *",
            "* * *",
        ],
        pos=(22, 12),
    )
    # Add a glider
    life.load(
        [
            " * ",
            "  *",
            "***",
        ],
        pos=(28, 22),
    )
    await silife.write_grid(life.dump())

    # Enable wrapping
    await silife.wb_write(reg_config, REG_CONFIG_WRAP)

    for i in range(test_generations):
        print("Testing generation {} of {} (wrap)...".format(
            i + 1, test_generations))
        life.step()
        await silife.wb_write(reg_ctrl, REG_CTRL_PULSE)
        assert await silife.read_grid() == life.dump()

    # Disable wrapping
    await silife.wb_write(reg_config, 0)
    life.wrap = False

    for i in range(test_generations):
        print(
            "Testing generation {} of {} (no wrap)...".format(
                i + 1, test_generations)
        )
        life.step()
        await silife.wb_write(reg_ctrl, REG_CTRL_PULSE)
        assert await silife.read_grid() == life.dump()

    clock_sig.kill()


@cocotb.test()
async def test_spi_loader(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    await silife.init_spi_loader(first_address=5)

    # Load initial grid state
    await silife.spi_loader_write_grid(
        [
            "        ",
            " ***    ",
            "        ",
            "     *  ",
            "     *  ",
            "     *  ",
            "**      ",
            "**      ",
        ],
        matrix_id=5,
    )

    # Extra two clock cycles for the data to propagate
    await ClockCycles(dut.clk, 2)

    assert await silife.read_grid((8, 8)) == [
        "        ",
        " ***    ",
        "        ",
        "     *  ",
        "     *  ",
        "     *  ",
        "**      ",
        "**      ",
    ]

    clock_sig.kill()


@cocotb.test()
async def test_spi_loader_row_select(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    await silife.init_spi_loader()
    await silife.spi_loader_write(2, 0b01110000)
    await silife.spi_loader_write(5, 0b00000110)
    await silife.spi_loader_write(6, 0b00000110)

    # Extra two clock cycles for the data to propagate
    await ClockCycles(dut.clk, 2)

    assert await silife.read_grid((8, 8)) == [
        "        ",
        "        ",
        "    *** ",
        "        ",
        "        ",
        " **     ",
        " **     ",
        "        ",
    ]

    clock_sig.kill()


@cocotb.test()
async def test_spi_loader_control(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    await silife.init_spi_loader()

    # Load initial grid state
    await silife.spi_loader_write_reg(reg_max7219_brightness, 7)

    # Extra two clock cycles for the data to propagate
    await ClockCycles(dut.clk, 2)

    assert await silife.wb_read(reg_max7219_brightness) == 7

    clock_sig.kill()


@cocotb.test()
async def test_spi_loader_broadcast(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    await silife.init_spi_loader()

    # Load some grid state through the broadcast address
    await silife.spi_loader_write_grid(
        [
            "  **** *",
            " *      ",
            "  ***  *",
            "     * *",
            "     * *",
            " ****  *",
            "        ",
            "********",
        ],
        matrix_id=MATRIX_BROADCAST_ADDR,
    )

    # Extra two clock cycles for the data to propagate
    await ClockCycles(dut.clk, 2)

    assert await silife.read_grid((8, 8)) == [
        "  **** *",
        " *      ",
        "  ***  *",
        "     * *",
        "     * *",
        " ****  *",
        "        ",
        "********",
    ]

    clock_sig.kill()


@cocotb.test()
async def test_spi_loader_addr(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    await silife.init_spi_loader(first_address=11)
    assert await silife.wb_read(reg_dbg_local_address) == 11

    clock_sig.kill()


@cocotb.test()
async def test_max7219(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    # Load initial grid state
    await silife.write_grid(
        [
            "                                ",
            "                                ",
            "   **** * *     *   **          ",
            "  *       *        *    ***     ",
            "   ***  * *     * **** *   *    ",
            "      * * *     *  *   ****     ",
            "      * * *     *  *   *        ",
            "  ****  * ***** *  *    ****    ",
            "                                ",
            "                                ",
            "                                ",
            "                                ",
            "                                ",
            "                                ",
            "           **     **            ",
            "            **   **             ",
            "         *  * * * *  *          ",
            "         *** ** ** ***          ",
            "          * * * * * *           ",
            "           ***   ***            ",
            "                                ",
            "           ***   ***            ",
            "          * * * * * *           ",
            "         *** ** ** ***          ",
            "         *  * * * *  *          ",
            "            **   **             ",
            "           **     **            ",
            "                                ",
            "                                ",
            "                                ",
            "                                ",
            "                                ",
        ]
    )

    # Enable MAX7219 output (setting brightness to 12 out of 15)
    await silife.wb_write(reg_max7219_brightness, 12)
    await silife.wb_write(reg_max7219_config, 0)

    # Write grid over MAX7219
    await silife.wb_write(reg_max7219_ctrl, REG_MAX7219_EN)
    for _ in range(24):
        await RisingEdge(dut.spi_cs)

    print("[" + "]\n[".join(silife.max7219.dump()) + "]")

    assert silife.max7219.dump() == [
        "                                ",
        "                                ",
        "   **** * *     *   **          ",
        "  *       *        *    ***     ",
        "   ***  * *     * **** *   *    ",
        "      * * *     *  *   ****     ",
        "      * * *     *  *   *        ",
        "  ****  * ***** *  *    ****    ",
        "                                ",
        "                                ",
        "                                ",
        "                                ",
        "                                ",
        "                                ",
        "           **     **            ",
        "            **   **             ",
        "         *  * * * *  *          ",
        "         *** ** ** ***          ",
        "          * * * * * *           ",
        "           ***   ***            ",
        "                                ",
        "           ***   ***            ",
        "          * * * * * *           ",
        "         *** ** ** ***          ",
        "         *  * * * *  *          ",
        "            **   **             ",
        "           **     **            ",
        "                                ",
        "                                ",
        "                                ",
        "                                ",
        "                                ",
    ]

    clock_sig.kill()


@cocotb.test()
async def test_trng(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    # Disable the Game of Life
    await silife.wb_write(reg_ctrl, 0)

    # Enable TRNG
    await silife.wb_write(reg_trng_ctrl, 1)

    # It should read busy
    assert await silife.wb_read(reg_trng_ctrl) == 2

    # Wait for 32x32 clock cycles (one TRNG pass)
    await ClockCycles(dut.clk, 32 * 32)
    assert await silife.wb_read(reg_trng_ctrl) == 0

    # In simulation, the TRNG always outputs 1's, so assert that the grid is all 1's.
    assert await silife.read_grid((8, 32)) == [
        "********************************",
        "********************************",
        "********************************",
        "********************************",
        "********************************",
        "********************************",
        "********************************",
        "********************************",
    ]

    clock_sig.kill()


@cocotb.test()
async def test_vga(dut):
    silife = await create_silife(dut)
    clock_sig = await make_clock(dut, 10)
    await reset(dut)

    # Disable the Game of Life
    await silife.wb_write(reg_ctrl, 0)

    # Enable VGA
    await silife.wb_write(reg_vga_ctrl, 1)

    # Load initial grid state
    await silife.write_grid(
        [
            " *** *  ",
        ]
    )

    for _ in range(50):
        await RisingEdge(dut.vga_hsync)

    clock_sig.kill()
