; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused__log_softmax_convolution_50(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = sext i32 %8 to i64, !dbg !14
  %10 = getelementptr float, ptr addrspace(1) %0, i64 %9, !dbg !14
  %11 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %10, i1 true) #2, !dbg !15
  %12 = bitcast i32 %11 to float, !dbg !15
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #2, !dbg !16
  %14 = bitcast i32 %13 to float, !dbg !16
  %15 = fadd float %12, %14, !dbg !17
  %16 = fsub float %15, %15, !dbg !18
  %17 = fmul float %16, 0x3FF7154760000000, !dbg !19
  %18 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %17) #2, !dbg !19
  %19 = fcmp olt float %18, 0x3810000000000000, !dbg !20
  %20 = fmul float %18, 0x4160000000000000, !dbg !20
  %.02.i = select i1 %19, float %20, float %18, !dbg !20
  %i.i.0.i = select i1 %19, float -2.300000e+01, float 0.000000e+00, !dbg !20
  %21 = bitcast float %.02.i to i32, !dbg !20
  %22 = add i32 %21, -1059760811, !dbg !20
  %23 = and i32 %22, -8388608, !dbg !20
  %24 = sub i32 %21, %23, !dbg !20
  %25 = bitcast i32 %24 to float, !dbg !20
  %26 = sitofp i32 %23 to float, !dbg !20
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not.i = icmp eq i32 %27, 0, !dbg !20
  %28 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %26, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !20
  %29 = tail call float @llvm.nvvm.fma.rn.f(float %26, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !20
  %.08.i = select i1 %.not.i, float %29, float %28, !dbg !20
  %30 = fadd float %25, -1.000000e+00, !dbg !20
  %31 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not1.i = icmp eq i32 %31, 0, !dbg !20
  %32 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %30, float 0x3FC2073EC0000000) #2, !dbg !20
  %33 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %30, float 0x3FC2073EC0000000) #2, !dbg !20
  %.010.i = select i1 %.not1.i, float %33, float %32, !dbg !20
  %34 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not2.i = icmp eq i32 %34, 0, !dbg !20
  %35 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %30, float 0xBFBF19B980000000) #2, !dbg !20
  %36 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %30, float 0xBFBF19B980000000) #2, !dbg !20
  %.011.i = select i1 %.not2.i, float %36, float %35, !dbg !20
  %37 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not3.i = icmp eq i32 %37, 0, !dbg !20
  %38 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %30, float 0x3FC1E52AA0000000) #2, !dbg !20
  %39 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %30, float 0x3FC1E52AA0000000) #2, !dbg !20
  %.012.i = select i1 %.not3.i, float %39, float %38, !dbg !20
  %40 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not4.i = icmp eq i32 %40, 0, !dbg !20
  %41 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %30, float 0xBFC55B1720000000) #2, !dbg !20
  %42 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %30, float 0xBFC55B1720000000) #2, !dbg !20
  %.09.i = select i1 %.not4.i, float %42, float %41, !dbg !20
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not5.i = icmp eq i32 %43, 0, !dbg !20
  %44 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %30, float 0x3FC99DA160000000) #2, !dbg !20
  %45 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %30, float 0x3FC99DA160000000) #2, !dbg !20
  %.05.i = select i1 %.not5.i, float %45, float %44, !dbg !20
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not6.i = icmp eq i32 %46, 0, !dbg !20
  %47 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %30, float 0xBFCFFFE440000000) #2, !dbg !20
  %48 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %30, float 0xBFCFFFE440000000) #2, !dbg !20
  %.01.i = select i1 %.not6.i, float %48, float %47, !dbg !20
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not7.i = icmp eq i32 %49, 0, !dbg !20
  %50 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %30, float 0x3FD5554F00000000) #2, !dbg !20
  %51 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %30, float 0x3FD5554F00000000) #2, !dbg !20
  %.0.i = select i1 %.not7.i, float %51, float %50, !dbg !20
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not8.i = icmp eq i32 %52, 0, !dbg !20
  %53 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %30, float -5.000000e-01) #2, !dbg !20
  %54 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %30, float -5.000000e-01) #2, !dbg !20
  %.07.i = select i1 %.not8.i, float %54, float %53, !dbg !20
  %55 = fmul float %30, %.07.i, !dbg !20
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not9.i = icmp eq i32 %56, 0, !dbg !20
  %57 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %55, float %30, float %30) #2, !dbg !20
  %58 = tail call float @llvm.nvvm.fma.rn.f(float %55, float %30, float %30) #2, !dbg !20
  %.06.i = select i1 %.not9.i, float %58, float %57, !dbg !20
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not10.i = icmp eq i32 %59, 0, !dbg !20
  %60 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !20
  %61 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !20
  %.04.i = select i1 %.not10.i, float %61, float %60, !dbg !20
  %62 = icmp ugt i32 %21, 2139095039, !dbg !20
  br i1 %62, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !20

__nv_fmaf_rn.exit.i.i:                            ; preds = %3
  %63 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !20
  %.not11.i = icmp eq i32 %63, 0, !dbg !20
  %64 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !20
  %65 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !20
  %.03.i = select i1 %.not11.i, float %65, float %64, !dbg !20
  br label %__nv_logf.exit, !dbg !20

__nv_logf.exit:                                   ; preds = %3, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %3 ], !dbg !20
  %66 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !20
  %r.i.1.i = select i1 %66, float 0xFFF0000000000000, float %r.i.0.i, !dbg !20
  %67 = fsub float %16, %r.i.1.i, !dbg !21
  %68 = bitcast float %67 to i32, !dbg !22
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %68, ptr addrspace(1) %10, i1 true) #2, !dbg !22
  ret void, !dbg !23
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cduouxu4pa3uimho5tbun72umvxamu2ufuzxymj26cga3s55qe43.py", directory: "inductor_cache/du")
!4 = !{ptr @triton_poi_fused__log_softmax_convolution_50, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__log_softmax_convolution_50, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__log_softmax_convolution_50", linkageName: "triton_poi_fused__log_softmax_convolution_50", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 34, scope: !7)
!15 = !DILocation(line: 25, column: 39, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 28, column: 18, scope: !7)
!18 = !DILocation(line: 29, column: 18, scope: !7)
!19 = !DILocation(line: 30, column: 23, scope: !7)
!20 = !DILocation(line: 31, column: 23, scope: !7)
!21 = !DILocation(line: 32, column: 18, scope: !7)
!22 = !DILocation(line: 33, column: 39, scope: !7)
!23 = !DILocation(line: 33, column: 4, scope: !7)
