

================================================================
== Vivado HLS Report for 'L1_data_Uplane'
================================================================
* Date:           Wed Mar 17 11:27:32 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L1datagen_Uplane
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvd1760-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.965|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_src_state_load = load i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:49]   --->   Operation 5 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 82380544)" [L1datagen_Uplane/L1_data_UP.cpp:654]   --->   Operation 6 'write' <Predicate = (data_src_state_load == 14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:664]   --->   Operation 7 'write' <Predicate = (data_src_state_load == 14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 8 [1/1] (0.96ns)   --->   "store i4 -1, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:685]   --->   Operation 8 'store' <Predicate = (data_src_state_load == 14)> <Delay = 0.96>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 81331968)" [L1datagen_Uplane/L1_data_UP.cpp:606]   --->   Operation 9 'write' <Predicate = (data_src_state_load == 13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:616]   --->   Operation 10 'write' <Predicate = (data_src_state_load == 13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 11 [1/1] (0.96ns)   --->   "store i4 -2, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:639]   --->   Operation 11 'store' <Predicate = (data_src_state_load == 13)> <Delay = 0.96>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 80283392)" [L1datagen_Uplane/L1_data_UP.cpp:556]   --->   Operation 12 'write' <Predicate = (data_src_state_load == 12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:567]   --->   Operation 13 'write' <Predicate = (data_src_state_load == 12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 14 [1/1] (0.96ns)   --->   "store i4 -3, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:591]   --->   Operation 14 'store' <Predicate = (data_src_state_load == 12)> <Delay = 0.96>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 79234816)" [L1datagen_Uplane/L1_data_UP.cpp:509]   --->   Operation 15 'write' <Predicate = (data_src_state_load == 11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:519]   --->   Operation 16 'write' <Predicate = (data_src_state_load == 11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.96ns)   --->   "store i4 -4, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:541]   --->   Operation 17 'store' <Predicate = (data_src_state_load == 11)> <Delay = 0.96>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 78186240)" [L1datagen_Uplane/L1_data_UP.cpp:463]   --->   Operation 18 'write' <Predicate = (data_src_state_load == 10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:473]   --->   Operation 19 'write' <Predicate = (data_src_state_load == 10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.96ns)   --->   "store i4 -5, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:494]   --->   Operation 20 'store' <Predicate = (data_src_state_load == 10)> <Delay = 0.96>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 77137664)" [L1datagen_Uplane/L1_data_UP.cpp:419]   --->   Operation 21 'write' <Predicate = (data_src_state_load == 9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:429]   --->   Operation 22 'write' <Predicate = (data_src_state_load == 9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "store i4 -6, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:450]   --->   Operation 23 'store' <Predicate = (data_src_state_load == 9)> <Delay = 0.96>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 76089088)" [L1datagen_Uplane/L1_data_UP.cpp:373]   --->   Operation 24 'write' <Predicate = (data_src_state_load == 8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)" [L1datagen_Uplane/L1_data_UP.cpp:383]   --->   Operation 25 'write' <Predicate = (data_src_state_load == 8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "store i4 -7, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:404]   --->   Operation 26 'store' <Predicate = (data_src_state_load == 8)> <Delay = 0.96>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 75040512)" [L1datagen_Uplane/L1_data_UP.cpp:329]   --->   Operation 27 'write' <Predicate = (data_src_state_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638016)" [L1datagen_Uplane/L1_data_UP.cpp:337]   --->   Operation 28 'write' <Predicate = (data_src_state_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.96ns)   --->   "store i4 -8, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:358]   --->   Operation 29 'store' <Predicate = (data_src_state_load == 7)> <Delay = 0.96>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 72943360)" [L1datagen_Uplane/L1_data_UP.cpp:247]   --->   Operation 30 'write' <Predicate = (data_src_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)" [L1datagen_Uplane/L1_data_UP.cpp:257]   --->   Operation 31 'write' <Predicate = (data_src_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.96ns)   --->   "store i4 6, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:278]   --->   Operation 32 'store' <Predicate = (data_src_state_load == 5)> <Delay = 0.96>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 71894784)" [L1datagen_Uplane/L1_data_UP.cpp:201]   --->   Operation 33 'write' <Predicate = (data_src_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)" [L1datagen_Uplane/L1_data_UP.cpp:211]   --->   Operation 34 'write' <Predicate = (data_src_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.96ns)   --->   "store i4 5, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:233]   --->   Operation 35 'store' <Predicate = (data_src_state_load == 4)> <Delay = 0.96>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 70846208)" [L1datagen_Uplane/L1_data_UP.cpp:156]   --->   Operation 36 'write' <Predicate = (data_src_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)" [L1datagen_Uplane/L1_data_UP.cpp:166]   --->   Operation 37 'write' <Predicate = (data_src_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.96ns)   --->   "store i4 4, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:187]   --->   Operation 38 'store' <Predicate = (data_src_state_load == 3)> <Delay = 0.96>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 69797632)" [L1datagen_Uplane/L1_data_UP.cpp:109]   --->   Operation 39 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)" [L1datagen_Uplane/L1_data_UP.cpp:119]   --->   Operation 40 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.96ns)   --->   "store i4 3, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:142]   --->   Operation 41 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.96>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 68749056)" [L1datagen_Uplane/L1_data_UP.cpp:63]   --->   Operation 42 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)" [L1datagen_Uplane/L1_data_UP.cpp:73]   --->   Operation 43 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "store i4 2, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:95]   --->   Operation 44 'store' <Predicate = (data_src_state_load == 1)> <Delay = 0.96>

State 3 <SV = 2> <Delay = 0.96>
ST_3 : Operation 45 [1/1] (0.72ns)   --->   "switch i4 %data_src_state_load, label %._crit_edge [
    i4 1, label %1
    i4 2, label %2
    i4 3, label %3
    i4 4, label %4
    i4 5, label %5
    i4 6, label %6
    i4 7, label %7
    i4 -8, label %8
    i4 -7, label %9
    i4 -6, label %10
    i4 -5, label %11
    i4 -4, label %12
    i4 -3, label %13
    i4 -2, label %14
    i4 -1, label %15
  ]" [L1datagen_Uplane/L1_data_UP.cpp:51]   --->   Operation 45 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 46 [1/1] (0.96ns)   --->   "store i4 1, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:690]   --->   Operation 46 'store' <Predicate = (data_src_state_load == 15)> <Delay = 0.96>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:691]   --->   Operation 47 'br' <Predicate = (data_src_state_load == 15)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)" [L1datagen_Uplane/L1_data_UP.cpp:674]   --->   Operation 48 'write' <Predicate = (data_src_state_load == 14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:688]   --->   Operation 49 'br' <Predicate = (data_src_state_load == 14)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)" [L1datagen_Uplane/L1_data_UP.cpp:627]   --->   Operation 50 'write' <Predicate = (data_src_state_load == 13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:642]   --->   Operation 51 'br' <Predicate = (data_src_state_load == 13)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)" [L1datagen_Uplane/L1_data_UP.cpp:578]   --->   Operation 52 'write' <Predicate = (data_src_state_load == 12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:594]   --->   Operation 53 'br' <Predicate = (data_src_state_load == 12)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)" [L1datagen_Uplane/L1_data_UP.cpp:529]   --->   Operation 54 'write' <Predicate = (data_src_state_load == 11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:544]   --->   Operation 55 'br' <Predicate = (data_src_state_load == 11)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)" [L1datagen_Uplane/L1_data_UP.cpp:483]   --->   Operation 56 'write' <Predicate = (data_src_state_load == 10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:497]   --->   Operation 57 'br' <Predicate = (data_src_state_load == 10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)" [L1datagen_Uplane/L1_data_UP.cpp:439]   --->   Operation 58 'write' <Predicate = (data_src_state_load == 9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:452]   --->   Operation 59 'br' <Predicate = (data_src_state_load == 9)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)" [L1datagen_Uplane/L1_data_UP.cpp:393]   --->   Operation 60 'write' <Predicate = (data_src_state_load == 8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:407]   --->   Operation 61 'br' <Predicate = (data_src_state_load == 8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)" [L1datagen_Uplane/L1_data_UP.cpp:347]   --->   Operation 62 'write' <Predicate = (data_src_state_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:361]   --->   Operation 63 'br' <Predicate = (data_src_state_load == 7)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 73991936)" [L1datagen_Uplane/L1_data_UP.cpp:293]   --->   Operation 64 'write' <Predicate = (data_src_state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 956301319)" [L1datagen_Uplane/L1_data_UP.cpp:303]   --->   Operation 65 'write' <Predicate = (data_src_state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 66 [1/1] (0.96ns)   --->   "store i4 7, i4* @data_src_state, align 1" [L1datagen_Uplane/L1_data_UP.cpp:314]   --->   Operation 66 'store' <Predicate = (data_src_state_load == 6)> <Delay = 0.96>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:317]   --->   Operation 67 'br' <Predicate = (data_src_state_load == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788358)" [L1datagen_Uplane/L1_data_UP.cpp:267]   --->   Operation 68 'write' <Predicate = (data_src_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:281]   --->   Operation 69 'br' <Predicate = (data_src_state_load == 5)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788358)" [L1datagen_Uplane/L1_data_UP.cpp:221]   --->   Operation 70 'write' <Predicate = (data_src_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:235]   --->   Operation 71 'br' <Predicate = (data_src_state_load == 4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)" [L1datagen_Uplane/L1_data_UP.cpp:176]   --->   Operation 72 'write' <Predicate = (data_src_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:189]   --->   Operation 73 'br' <Predicate = (data_src_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)" [L1datagen_Uplane/L1_data_UP.cpp:130]   --->   Operation 74 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:144]   --->   Operation 75 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)" [L1datagen_Uplane/L1_data_UP.cpp:83]   --->   Operation 76 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge" [L1datagen_Uplane/L1_data_UP.cpp:97]   --->   Operation 77 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %app_out_V_V), !map !65"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %sec_out_V_V), !map !69"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %L1_state_out), !map !73"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @L1_data_Uplane_str) nounwind"   --->   Operation 81 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:8]   --->   Operation 82 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %app_out_V_V, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:11]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %sec_out_V_V, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:12]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %L1_state_out, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:13]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:14]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [L1datagen_Uplane/L1_data_UP.cpp:47]   --->   Operation 87 'specreset' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %data_src_state_load to i8" [L1datagen_Uplane/L1_data_UP.cpp:49]   --->   Operation 88 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %L1_state_out, i8 %zext_ln49)" [L1datagen_Uplane/L1_data_UP.cpp:49]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)" [L1datagen_Uplane/L1_data_UP.cpp:684]   --->   Operation 90 'write' <Predicate = (data_src_state_load == 14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)" [L1datagen_Uplane/L1_data_UP.cpp:638]   --->   Operation 91 'write' <Predicate = (data_src_state_load == 13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)" [L1datagen_Uplane/L1_data_UP.cpp:589]   --->   Operation 92 'write' <Predicate = (data_src_state_load == 12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)" [L1datagen_Uplane/L1_data_UP.cpp:539]   --->   Operation 93 'write' <Predicate = (data_src_state_load == 11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:493]   --->   Operation 94 'write' <Predicate = (data_src_state_load == 10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:449]   --->   Operation 95 'write' <Predicate = (data_src_state_load == 9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:403]   --->   Operation 96 'write' <Predicate = (data_src_state_load == 8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:357]   --->   Operation 97 'write' <Predicate = (data_src_state_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:313]   --->   Operation 98 'write' <Predicate = (data_src_state_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:277]   --->   Operation 99 'write' <Predicate = (data_src_state_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:231]   --->   Operation 100 'write' <Predicate = (data_src_state_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:186]   --->   Operation 101 'write' <Predicate = (data_src_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:141]   --->   Operation 102 'write' <Predicate = (data_src_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)" [L1datagen_Uplane/L1_data_UP.cpp:93]   --->   Operation 103 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [L1datagen_Uplane/L1_data_UP.cpp:695]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ app_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sec_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ L1_state_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_src_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_src_state_load (load         ) [ 01111]
write_ln654         (write        ) [ 00000]
write_ln664         (write        ) [ 00000]
store_ln685         (store        ) [ 00000]
write_ln606         (write        ) [ 00000]
write_ln616         (write        ) [ 00000]
store_ln639         (store        ) [ 00000]
write_ln556         (write        ) [ 00000]
write_ln567         (write        ) [ 00000]
store_ln591         (store        ) [ 00000]
write_ln509         (write        ) [ 00000]
write_ln519         (write        ) [ 00000]
store_ln541         (store        ) [ 00000]
write_ln463         (write        ) [ 00000]
write_ln473         (write        ) [ 00000]
store_ln494         (store        ) [ 00000]
write_ln419         (write        ) [ 00000]
write_ln429         (write        ) [ 00000]
store_ln450         (store        ) [ 00000]
write_ln373         (write        ) [ 00000]
write_ln383         (write        ) [ 00000]
store_ln404         (store        ) [ 00000]
write_ln329         (write        ) [ 00000]
write_ln337         (write        ) [ 00000]
store_ln358         (store        ) [ 00000]
write_ln247         (write        ) [ 00000]
write_ln257         (write        ) [ 00000]
store_ln278         (store        ) [ 00000]
write_ln201         (write        ) [ 00000]
write_ln211         (write        ) [ 00000]
store_ln233         (store        ) [ 00000]
write_ln156         (write        ) [ 00000]
write_ln166         (write        ) [ 00000]
store_ln187         (store        ) [ 00000]
write_ln109         (write        ) [ 00000]
write_ln119         (write        ) [ 00000]
store_ln142         (store        ) [ 00000]
write_ln63          (write        ) [ 00000]
write_ln73          (write        ) [ 00000]
store_ln95          (store        ) [ 00000]
switch_ln51         (switch       ) [ 00000]
store_ln690         (store        ) [ 00000]
br_ln691            (br           ) [ 00000]
write_ln674         (write        ) [ 00000]
br_ln688            (br           ) [ 00000]
write_ln627         (write        ) [ 00000]
br_ln642            (br           ) [ 00000]
write_ln578         (write        ) [ 00000]
br_ln594            (br           ) [ 00000]
write_ln529         (write        ) [ 00000]
br_ln544            (br           ) [ 00000]
write_ln483         (write        ) [ 00000]
br_ln497            (br           ) [ 00000]
write_ln439         (write        ) [ 00000]
br_ln452            (br           ) [ 00000]
write_ln393         (write        ) [ 00000]
br_ln407            (br           ) [ 00000]
write_ln347         (write        ) [ 00000]
br_ln361            (br           ) [ 00000]
write_ln293         (write        ) [ 00000]
write_ln303         (write        ) [ 00000]
store_ln314         (store        ) [ 00000]
br_ln317            (br           ) [ 00000]
write_ln267         (write        ) [ 00000]
br_ln281            (br           ) [ 00000]
write_ln221         (write        ) [ 00000]
br_ln235            (br           ) [ 00000]
write_ln176         (write        ) [ 00000]
br_ln189            (br           ) [ 00000]
write_ln130         (write        ) [ 00000]
br_ln144            (br           ) [ 00000]
write_ln83          (write        ) [ 00000]
br_ln97             (br           ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
spectopmodule_ln0   (spectopmodule) [ 00000]
specpipeline_ln8    (specpipeline ) [ 00000]
specinterface_ln11  (specinterface) [ 00000]
specinterface_ln12  (specinterface) [ 00000]
specinterface_ln13  (specinterface) [ 00000]
specinterface_ln14  (specinterface) [ 00000]
specreset_ln47      (specreset    ) [ 00000]
zext_ln49           (zext         ) [ 00000]
write_ln49          (write        ) [ 00000]
write_ln684         (write        ) [ 00000]
write_ln638         (write        ) [ 00000]
write_ln589         (write        ) [ 00000]
write_ln539         (write        ) [ 00000]
write_ln493         (write        ) [ 00000]
write_ln449         (write        ) [ 00000]
write_ln403         (write        ) [ 00000]
write_ln357         (write        ) [ 00000]
write_ln313         (write        ) [ 00000]
write_ln277         (write        ) [ 00000]
write_ln231         (write        ) [ 00000]
write_ln186         (write        ) [ 00000]
write_ln141         (write        ) [ 00000]
write_ln93          (write        ) [ 00000]
ret_ln695           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="app_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sec_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sec_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L1_state_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_state_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_src_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_src_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_data_Uplane_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="28" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln654/2 write_ln606/2 write_ln556/2 write_ln509/2 write_ln463/2 write_ln419/2 write_ln373/2 write_ln329/2 write_ln247/2 write_ln201/2 write_ln156/2 write_ln109/2 write_ln63/2 write_ln293/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="48" slack="0"/>
<pin id="127" dir="0" index="2" bw="33" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln664/2 write_ln616/2 write_ln567/2 write_ln519/2 write_ln473/2 write_ln429/2 write_ln383/2 write_ln337/2 write_ln257/2 write_ln211/2 write_ln166/2 write_ln119/2 write_ln73/2 write_ln674/3 write_ln627/3 write_ln578/3 write_ln529/3 write_ln483/3 write_ln439/3 write_ln393/3 write_ln347/3 write_ln303/3 write_ln267/3 write_ln221/3 write_ln176/3 write_ln130/3 write_ln83/3 write_ln684/4 write_ln638/4 write_ln589/4 write_ln539/4 write_ln493/4 write_ln449/4 write_ln403/4 write_ln357/4 write_ln313/4 write_ln277/4 write_ln231/4 write_ln186/4 write_ln141/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln49_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="data_src_state_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_src_state_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln685_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln639_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln639/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln591_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln591/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln541_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln494_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln450_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln404_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln404/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln358_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln358/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln278_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln233_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln187_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln142_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln95_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln690_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln690/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln314_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln314/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln49_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="3"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="data_src_state_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="data_src_state_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="149"><net_src comp="80" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="157"><net_src comp="110" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="112" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="160"><net_src comp="114" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="262"><net_src comp="161" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: app_out_V_V | {2 3 }
	Port: sec_out_V_V | {2 3 4 }
	Port: L1_state_out | {4 }
	Port: data_src_state | {2 3 }
 - Input state : 
	Port: L1_data_Uplane : data_src_state | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		write_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|          |     grp_write_fu_116    |
|   write  |     grp_write_fu_124    |
|          | write_ln49_write_fu_152 |
|----------|-------------------------|
|   zext   |     zext_ln49_fu_255    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_src_state_load_reg_259|    4   |
+---------------------------+--------+
|           Total           |    4   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p2  |  14  |  28  |   392  ||    27   |
| grp_write_fu_124 |  p2  |  10  |  33  |   330  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   722  ||  1.8032 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   48   |
|  Register |    -   |    4   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    4   |   48   |
+-----------+--------+--------+--------+
