# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_ALU_func_synth.v"
verilog xil_defaultlib  "../../../../assignment2.srcs/sources_1/new/N_bit_adder.v"

# Do not sort compile order
nosort
