# Why HPWL is The Root of All Evil? ğŸ˜ˆ

**Presenter: [Your Name]**
**Date: November 06, 2025**
**Duration: 20 Minutes**

---

## Agenda ğŸ“‹
- Introduction to Global Placement (2 min)
- HPWL: The Root of All Evil ğŸ˜ˆ (2 min)
- Analytical Placement Methods (3 min)
- Enhancing Placement: Partitioning & Maps (2 min)
- Challenges: Congestion & Timing (2 min)
- Advanced Prediction Techniques (3 min)
- Our Solution: Fairness Centric Approach (3 min)
- Max-Min Fairness Explained (2 min)
- Conclusion & Benefits (1 min)

ğŸ” Total: 20 Minutes

---

## What is Global Placement? ğŸ› ï¸
Global Placement is a key step in VLSI design where cells are positioned on the chip to optimize performance.

- **Goal**: Minimize wirelength while respecting constraints.
- **Why it matters**: Affects power, performance, and area (PPA).

Emoji: ğŸ”Œ

```mermaid
graph TD
    A[Design Input] --> B[Global Placement]
    B --> C[Legalization]
    C --> D[Routing]
    D --> E[Final Chip]
    style B fill:#ffcc00,stroke:#333,stroke-width:2px
```

---

## HPWL: Half-Perimeter Wire Length ğŸ“
HPWL is a common metric to estimate total wirelength.

- **Formula**: For a net with bounding box (x_min, x_max, y_min, y_max):
  HPWL = (x_max - x_min) + (y_max - y_min)
- **Minimize Total Wirelength**: Sum of HPWL for all nets.
- **The Root of All Evil** ğŸ˜ˆ: Poor placement leads to congestion, timing issues, and higher power consumption.

```mermaid
pie title Wirelength Distribution
    "Short Wires" : 60
    "Medium Wires" : 30
    "Long Wires" : 10
```

---

## Analytical Placement Methods ğŸ§®
Analytical methods model placement as an optimization problem.

- **Krylov Subspace Method**: Solves large linear systems efficiently. ğŸš€
- **Conjugate Gradient Method**: Iterative solver for quadratic minimization. ğŸ“ˆ
- **Force Directed Method**: Simulates physical forces to spread cells. âš¡

Pros: Scalable for large designs.
Cons: May ignore discrete nature of placement.

```mermaid
flowchart LR
    Start[Optimization Problem] --> Krylov[Krylov Subspace]
    Start --> CG[Conjugate Gradient]
    Start --> FD[Force Directed]
    Krylov --> End[Optimal Placement]
    CG --> End
    FD --> End
    style Krylov fill:#00ff00,stroke:#333
    style CG fill:#ff9900,stroke:#333
    style FD fill:#3399ff,stroke:#333
```

---

## Enhancing Placement Techniques ğŸ—ºï¸
Beyond basics, incorporate:

- **Partitioning**: Divide the chip into regions for better management. ğŸ§©
- **Congestion Map**: Visualize overcrowded areas to guide adjustments. ğŸ“
- **Density Constraint**: Ensure even cell distribution to avoid hotspots. âš–ï¸

These help in achieving balanced designs.

```mermaid
graph LR
    A[Global Placement] --> B[Partitioning]
    A --> C[Congestion Map]
    A --> D[Density Constraint]
    B --> E[Balanced Layout]
    C --> E
    D --> E
    style E fill:#ff00ff,stroke:#333,stroke-width:4px
```

---

## Challenges: Congestion & Timing Problems âš ï¸
Congestion arises from poor wire distribution.

- **Congestion Problem** â†’ **Timing Problem** (Unpredictable delays). â³
- Impacts: Signal integrity, increased power, manufacturing issues.

Emoji: ğŸš§

```mermaid
sequenceDiagram
    participant Placement
    participant Congestion
    participant Timing
    Placement->>Congestion: Overcrowded Wires
    Congestion->>Timing: Delays & Unpredictability
    Timing-->>Placement: Feedback Loop
    rect rgb(255, 0, 0)
    note over Congestion,Timing: Critical Bottleneck
    end
```

---

## Pre-Routing Timing Prediction ğŸ”®
Predict timing before full routing to iterate faster.

- **Machine Learning Based**: Use models to estimate delays. ğŸ¤–
- **Deep Reinforcement Learning (Google)**: AI agents optimize placements. ğŸ§ 
- **GPU Acceleration (Nvidia)**: Speed up computations for large chips. âš¡

Enables proactive fixes.

```mermaid
mindmap
  root((Timing Prediction))
    ML[Machine Learning]
      Data-Driven
      Accurate Estimates
    DRL["Deep RL (Google)"]
      Agent-Based
      Adaptive Learning
    GPU["GPU Accel (Nvidia)"]
      Parallel Processing
      Fast Simulations
```

---

## Introducing Our Solution: Fairness Centric Global Placement ğŸŒŸ
Shift focus from average to equity.

- **Core Idea**: Prioritize fairness in wirelength distribution.
- **Why?** Reduces the impact of outliers (long wires causing bottlenecks).

Emoji: âš–ï¸

```mermaid
graph TD
    Traditional[Traditional: Minimize Average WL] -->|Inefficient| Problems[Congestion/Timing]
    Fairness[Fairness Centric: Minimize Worst WL] -->|Better| Success[Optimized Chip]
    style Fairness fill:#00ccff,stroke:#333
```

---

## Max-Min Fairness Explained ğŸ“Š
Max-min fairness aims to maximize the minimum resource allocation.

- **In Placement**: Minimize the **worst** (longest) wirelength.
- **Benefits**: Improves overall timing predictability and reduces congestion.
- **Implementation**: Adjust optimization to target max HPWL.

```mermaid
barChart
    title Wirelength Fairness Comparison
    x-axis Methods
    y-axis Wirelength (um)
    bar Traditional, 500
    bar Fairness, 300
    bar Traditional Worst, 1000
    bar Fairness Worst, 400
```

---

## Conclusion & Benefits ğŸ‰
Fairness Centric Global Placement addresses key pain points in chip design.

- **Key Takeaways**: Move beyond average metrics; focus on the worst-case.
- **Benefits**: Better timing, less congestion, scalable with ML/GPU.
- **Future Work**: Integrate with more AI techniques.

Thank you! Questions? â“
