# aclk {FREQ_HZ 99999900 CLK_DOMAIN cips_ddr_pl_debug_clk_wizard_0_0_clk_out1 PHASE 0.0}
# Clock Domain: cips_ddr_pl_debug_clk_wizard_0_0_clk_out1
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
