Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 14 18:54:20 2024
| Host         : 4328_COMP-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file nexys_adder_timing_summary_routed.rpt -pb nexys_adder_timing_summary_routed.pb -rpx nexys_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.271        0.000                      0                   59        0.206        0.000                      0                   59        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.271        0.000                      0                   59        0.206        0.000                      0                   59        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.019ns (26.045%)  route 2.893ns (73.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.914     9.225    counter[9]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.019ns (27.001%)  route 2.755ns (72.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.775     9.086    counter[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.019ns (27.001%)  route 2.755ns (72.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.775     9.086    counter[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.019ns (27.001%)  route 2.755ns (72.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.775     9.086    counter[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.019ns (27.001%)  route 2.755ns (72.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.775     9.086    counter[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.019ns (27.001%)  route 2.755ns (72.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.775     9.086    counter[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.589    15.011    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.755    14.496    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.019ns (28.105%)  route 2.607ns (71.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.627     8.938    counter[9]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.755    14.522    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.019ns (28.105%)  route 2.607ns (71.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.627     8.938    counter[9]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.755    14.522    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.019ns (28.105%)  route 2.607ns (71.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.627     8.938    counter[9]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.755    14.522    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.019ns (28.105%)  route 2.607ns (71.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  counter_reg[7]/Q
                         net (fo=4, routed)           1.510     7.341    counter_reg[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.148     7.489 f  ANreg[7]_i_2/O
                         net (fo=2, routed)           0.469     7.958    ANreg[7]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.353     8.311 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.627     8.938    counter[9]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.755    14.522    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ANreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.567%)  route 0.102ns (38.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDSE (Prop_fdse_C_Q)         0.164     1.688 r  ANreg_reg[0]/Q
                         net (fo=16, routed)          0.102     1.791    AN_OBUF[0]
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    CLK100_IBUF_BUFG
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDSE (Hold_fdse_C_D)         0.060     1.584    ANreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.517    CLK100_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.148     1.830    counter_reg_n_0_[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in__0[5]
    SLICE_X2Y103         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.871     2.036    CLK100_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121     1.654    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ANreg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DPr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.191%)  route 0.145ns (43.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X0Y99          FDSE                                         r  ANreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDSE (Prop_fdse_C_Q)         0.141     1.665 f  ANreg_reg[5]/Q
                         net (fo=12, routed)          0.145     1.810    AN_OBUF[5]
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  DPr_i_2/O
                         net (fo=1, routed)           0.000     1.855    DPr_i_2_n_0
    SLICE_X1Y98          FDSE                                         r  DPr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    CLK100_IBUF_BUFG
    SLICE_X1Y98          FDSE                                         r  DPr_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y98          FDSE (Hold_fdse_C_D)         0.091     1.631    DPr_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 semseg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CFr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.192ns (55.109%)  route 0.156ns (44.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  semseg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  semseg_reg[1]/Q
                         net (fo=7, routed)           0.156     1.822    semseg_reg_n_0_[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.051     1.873 r  CFr_i_1/O
                         net (fo=1, routed)           0.000     1.873    CFr_i_1_n_0
    SLICE_X1Y96          FDSE                                         r  CFr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     2.042    CLK100_IBUF_BUFG
    SLICE_X1Y96          FDSE                                         r  CFr_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDSE (Hold_fdse_C_D)         0.107     1.646    CFr_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ANreg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANreg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.634%)  route 0.107ns (30.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDSE (Prop_fdse_C_Q)         0.148     1.672 f  ANreg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.780    AN_OBUF[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.098     1.878 r  ANreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_3_out[0]
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    CLK100_IBUF_BUFG
    SLICE_X2Y97          FDSE                                         r  ANreg_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDSE (Hold_fdse_C_D)         0.120     1.644    ANreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 semseg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CEr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.322%)  route 0.156ns (45.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  semseg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  semseg_reg[1]/Q
                         net (fo=7, routed)           0.156     1.822    semseg_reg_n_0_[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  CEr_i_1/O
                         net (fo=1, routed)           0.000     1.867    CEr_i_1_n_0
    SLICE_X1Y96          FDSE                                         r  CEr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     2.042    CLK100_IBUF_BUFG
    SLICE_X1Y96          FDSE                                         r  CEr_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDSE (Hold_fdse_C_D)         0.092     1.631    CEr_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 semseg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (52.107%)  route 0.175ns (47.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  semseg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  semseg_reg[2]/Q
                         net (fo=7, routed)           0.175     1.840    semseg_reg_n_0_[2]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.049     1.889 r  CDr_i_1/O
                         net (fo=1, routed)           0.000     1.889    CDr_i_1_n_0
    SLICE_X1Y96          FDSE                                         r  CDr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     2.042    CLK100_IBUF_BUFG
    SLICE_X1Y96          FDSE                                         r  CDr_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDSE (Hold_fdse_C_D)         0.107     1.646    CDr_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 semseg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CGr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    CLK100_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  semseg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  semseg_reg[0]/Q
                         net (fo=7, routed)           0.166     1.832    semseg_reg_n_0_[0]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.045     1.877 r  CGr_i_1/O
                         net (fo=1, routed)           0.000     1.877    CGr_i_1_n_0
    SLICE_X1Y96          FDSE                                         r  CGr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     2.042    CLK100_IBUF_BUFG
    SLICE_X1Y96          FDSE                                         r  CGr_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDSE (Hold_fdse_C_D)         0.092     1.631    CGr_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.743%)  route 0.168ns (44.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.168     1.851    counter_reg[6]
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.048     1.899 r  counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.899    p_0_in__0[9]
    SLICE_X2Y102         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.131     1.649    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.985%)  route 0.164ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[6]/Q
                         net (fo=5, routed)           0.164     1.847    counter_reg[6]
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.892 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.892    p_0_in__0[7]
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    CLK100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.120     1.638    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     ANreg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     ANreg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ANreg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ANreg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     ANreg_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     ANreg_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     ANreg_reg[5]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     ANreg_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    ANreg_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CAr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CBr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CCr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CDr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CEr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CFr_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     ANreg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     ANreg_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ANreg_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ANreg_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[4]_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     ANreg_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     ANreg_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    ANreg_reg[6]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     ANreg_reg[7]/C



