/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [5:0] _04_;
  wire [15:0] _05_;
  wire [7:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [29:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [36:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_1z ? celloutsig_1_3z[2] : celloutsig_1_3z[1];
  assign celloutsig_0_38z = ~((_00_ | celloutsig_0_36z) & _01_);
  assign celloutsig_0_18z = ~((_01_ | celloutsig_0_3z) & celloutsig_0_17z);
  assign celloutsig_1_13z = ~((celloutsig_1_8z[0] | celloutsig_1_6z) & (celloutsig_1_3z[1] | celloutsig_1_3z[0]));
  assign celloutsig_0_25z = ~((celloutsig_0_6z | _01_) & (celloutsig_0_11z[3] | celloutsig_0_17z));
  assign celloutsig_0_3z = celloutsig_0_2z[4] | in_data[83];
  assign celloutsig_0_14z = celloutsig_0_4z[0] | celloutsig_0_9z;
  assign celloutsig_0_21z = celloutsig_0_12z | celloutsig_0_20z;
  assign celloutsig_0_36z = ~(celloutsig_0_13z ^ celloutsig_0_8z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z ^ celloutsig_1_4z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ in_data[37]);
  assign celloutsig_1_17z = ~(celloutsig_1_4z ^ celloutsig_1_11z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z ^ celloutsig_0_8z[6]);
  assign celloutsig_0_17z = ~(_02_ ^ celloutsig_0_10z);
  assign celloutsig_0_22z = ~(celloutsig_0_5z ^ celloutsig_0_10z);
  assign celloutsig_1_19z = { celloutsig_1_8z[0], celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z } + { celloutsig_1_3z[0], celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_8z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 6'h00;
    else _04_ <= in_data[114:109];
  reg [7:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 8'h00;
    else _25_ <= { in_data[87:81], celloutsig_0_0z };
  assign { _06_[7:3], _02_, _06_[1:0] } = _25_;
  reg [15:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 16'h0000;
    else _26_ <= { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_14z };
  assign { _05_[15:11], _03_, _05_[5:2], _01_, _05_[0] } = _26_;
  reg [4:0] _27_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 5'h00;
    else _27_ <= { _05_[11], _03_[4:1] };
  assign { _07_[4:2], _00_, _07_[0] } = _27_;
  assign celloutsig_1_8z = _04_[3:1] / { 1'h1, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[152:143] == celloutsig_1_0z[27:18];
  assign celloutsig_1_4z = { in_data[178:172], celloutsig_1_3z } == in_data[179:170];
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_16z } == _04_;
  assign celloutsig_0_23z = _03_ == { in_data[27:26], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_16z = { in_data[118:115], celloutsig_1_1z, celloutsig_1_11z } === { celloutsig_1_14z[9:6], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } > { _06_[4:3], _02_ };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z } > celloutsig_0_4z[3:1];
  assign celloutsig_0_28z = { _06_[6:3], _02_, celloutsig_0_19z, celloutsig_0_4z, _05_[15:11], _03_, _05_[5:2], _01_, _05_[0], celloutsig_0_13z } > { in_data[62:58], celloutsig_0_24z, celloutsig_0_19z, _05_[15:11], _03_, _05_[5:2], _01_, _05_[0], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_11z[5] & ~(in_data[49]);
  assign celloutsig_1_14z = celloutsig_1_12z ? { in_data[111:102], celloutsig_1_4z, celloutsig_1_7z } : { in_data[101:98], celloutsig_1_5z, celloutsig_1_13z, 1'h0, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_10z, _04_, celloutsig_1_6z, celloutsig_1_4z } != { in_data[133:131], _04_, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_20z } != { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_10z = | { celloutsig_0_2z[16], _06_[7:3], _02_, _06_[1:0], celloutsig_0_9z };
  assign celloutsig_1_5z = ~^ { _04_[4:1], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[175:139] >> in_data[178:142];
  assign celloutsig_1_3z = in_data[181:179] << _04_[5:3];
  assign celloutsig_0_19z = { celloutsig_0_4z[1:0], celloutsig_0_18z } << { _05_[3:2], _01_ };
  assign celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_28z } <<< { celloutsig_0_8z[4], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_2z[7:4] <<< celloutsig_0_2z[7:4];
  assign celloutsig_0_11z = in_data[12:6] <<< { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[65:37], celloutsig_0_0z } - { in_data[65:44], _06_[7:3], _02_, _06_[1:0] };
  assign celloutsig_0_8z = { _06_[5:3], _02_, _06_[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } - celloutsig_0_2z[14:5];
  assign celloutsig_0_0z = ~((in_data[43] & in_data[39]) | in_data[75]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z[36] & celloutsig_1_9z) | celloutsig_1_7z);
  assign celloutsig_0_13z = ~((_06_[6] & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_37z = ~((celloutsig_0_13z & celloutsig_0_18z) | (celloutsig_0_21z & celloutsig_0_31z[2]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z[5] & in_data[143]) | (celloutsig_1_5z & celloutsig_1_1z));
  assign celloutsig_1_9z = ~((in_data[174] & celloutsig_1_1z) | (celloutsig_1_4z & celloutsig_1_0z[29]));
  assign celloutsig_0_9z = ~((celloutsig_0_7z & celloutsig_0_4z[0]) | (in_data[92] & celloutsig_0_4z[2]));
  assign { _05_[10:6], _05_[1] } = { _03_, _01_ };
  assign _06_[2] = _02_;
  assign _07_[1] = _00_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
