// Seed: 1158651948
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always_ff @(posedge id_3);
  wire id_4;
  assign id_2 = id_4;
  reg id_5, id_6, id_7, id_8;
  always @(posedge !1) begin : LABEL_0
    id_7 <= id_7;
  end
  assign {1, id_3} = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input wand id_6
);
  tri id_8 = (1);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
