<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Mon Jun 03 23:46:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 120.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.866ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_353">CIC1/d2_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_160">CIC1/d3_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.033ns  (77.3% logic, 22.7% route), 33 logic levels.

 Constraint Details:

      9.033ns physical path delay CIC1/SLICE_353 to CIC1/SLICE_160 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.866ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R11C18A.CLK,R11C18A.Q0,CIC1/SLICE_353:ROUTE, 2.055,R11C18A.Q0,R8C23A.B0,CIC1/d2_0:C0TOFCO_DEL, 1.023,R8C23A.B0,R8C23A.FCO,CIC1/SLICE_191:ROUTE, 0.000,R8C23A.FCO,R8C23B.FCI,CIC1/n1222:FCITOFCO_DEL, 0.162,R8C23B.FCI,R8C23B.FCO,CIC1/SLICE_190:ROUTE, 0.000,R8C23B.FCO,R8C23C.FCI,CIC1/n1223:FCITOFCO_DEL, 0.162,R8C23C.FCI,R8C23C.FCO,CIC1/SLICE_189:ROUTE, 0.000,R8C23C.FCO,R8C23D.FCI,CIC1/n1224:FCITOFCO_DEL, 0.162,R8C23D.FCI,R8C23D.FCO,CIC1/SLICE_188:ROUTE, 0.000,R8C23D.FCO,R8C24A.FCI,CIC1/n1225:FCITOFCO_DEL, 0.162,R8C24A.FCI,R8C24A.FCO,CIC1/SLICE_187:ROUTE, 0.000,R8C24A.FCO,R8C24B.FCI,CIC1/n1226:FCITOFCO_DEL, 0.162,R8C24B.FCI,R8C24B.FCO,CIC1/SLICE_186:ROUTE, 0.000,R8C24B.FCO,R8C24C.FCI,CIC1/n1227:FCITOFCO_DEL, 0.162,R8C24C.FCI,R8C24C.FCO,CIC1/SLICE_185:ROUTE, 0.000,R8C24C.FCO,R8C24D.FCI,CIC1/n1228:FCITOFCO_DEL, 0.162,R8C24D.FCI,R8C24D.FCO,CIC1/SLICE_184:ROUTE, 0.000,R8C24D.FCO,R8C25A.FCI,CIC1/n1229:FCITOFCO_DEL, 0.162,R8C25A.FCI,R8C25A.FCO,CIC1/SLICE_183:ROUTE, 0.000,R8C25A.FCO,R8C25B.FCI,CIC1/n1230:FCITOFCO_DEL, 0.162,R8C25B.FCI,R8C25B.FCO,CIC1/SLICE_182:ROUTE, 0.000,R8C25B.FCO,R8C25C.FCI,CIC1/n1231:FCITOFCO_DEL, 0.162,R8C25C.FCI,R8C25C.FCO,CIC1/SLICE_181:ROUTE, 0.000,R8C25C.FCO,R8C25D.FCI,CIC1/n1232:FCITOFCO_DEL, 0.162,R8C25D.FCI,R8C25D.FCO,CIC1/SLICE_180:ROUTE, 0.000,R8C25D.FCO,R8C26A.FCI,CIC1/n1233:FCITOFCO_DEL, 0.162,R8C26A.FCI,R8C26A.FCO,CIC1/SLICE_179:ROUTE, 0.000,R8C26A.FCO,R8C26B.FCI,CIC1/n1234:FCITOFCO_DEL, 0.162,R8C26B.FCI,R8C26B.FCO,CIC1/SLICE_178:ROUTE, 0.000,R8C26B.FCO,R8C26C.FCI,CIC1/n1235:FCITOFCO_DEL, 0.162,R8C26C.FCI,R8C26C.FCO,CIC1/SLICE_177:ROUTE, 0.000,R8C26C.FCO,R8C26D.FCI,CIC1/n1236:FCITOFCO_DEL, 0.162,R8C26D.FCI,R8C26D.FCO,CIC1/SLICE_176:ROUTE, 0.000,R8C26D.FCO,R8C27A.FCI,CIC1/n1237:FCITOFCO_DEL, 0.162,R8C27A.FCI,R8C27A.FCO,CIC1/SLICE_175:ROUTE, 0.000,R8C27A.FCO,R8C27B.FCI,CIC1/n1238:FCITOFCO_DEL, 0.162,R8C27B.FCI,R8C27B.FCO,CIC1/SLICE_174:ROUTE, 0.000,R8C27B.FCO,R8C27C.FCI,CIC1/n1239:FCITOFCO_DEL, 0.162,R8C27C.FCI,R8C27C.FCO,CIC1/SLICE_173:ROUTE, 0.000,R8C27C.FCO,R8C27D.FCI,CIC1/n1240:FCITOFCO_DEL, 0.162,R8C27D.FCI,R8C27D.FCO,CIC1/SLICE_172:ROUTE, 0.000,R8C27D.FCO,R8C28A.FCI,CIC1/n1241:FCITOFCO_DEL, 0.162,R8C28A.FCI,R8C28A.FCO,CIC1/SLICE_171:ROUTE, 0.000,R8C28A.FCO,R8C28B.FCI,CIC1/n1242:FCITOFCO_DEL, 0.162,R8C28B.FCI,R8C28B.FCO,CIC1/SLICE_170:ROUTE, 0.000,R8C28B.FCO,R8C28C.FCI,CIC1/n1243:FCITOFCO_DEL, 0.162,R8C28C.FCI,R8C28C.FCO,CIC1/SLICE_169:ROUTE, 0.000,R8C28C.FCO,R8C28D.FCI,CIC1/n1244:FCITOFCO_DEL, 0.162,R8C28D.FCI,R8C28D.FCO,CIC1/SLICE_168:ROUTE, 0.000,R8C28D.FCO,R8C29A.FCI,CIC1/n1245:FCITOFCO_DEL, 0.162,R8C29A.FCI,R8C29A.FCO,CIC1/SLICE_167:ROUTE, 0.000,R8C29A.FCO,R8C29B.FCI,CIC1/n1246:FCITOFCO_DEL, 0.162,R8C29B.FCI,R8C29B.FCO,CIC1/SLICE_166:ROUTE, 0.000,R8C29B.FCO,R8C29C.FCI,CIC1/n1247:FCITOFCO_DEL, 0.162,R8C29C.FCI,R8C29C.FCO,CIC1/SLICE_165:ROUTE, 0.000,R8C29C.FCO,R8C29D.FCI,CIC1/n1248:FCITOFCO_DEL, 0.162,R8C29D.FCI,R8C29D.FCO,CIC1/SLICE_164:ROUTE, 0.000,R8C29D.FCO,R8C30A.FCI,CIC1/n1249:FCITOFCO_DEL, 0.162,R8C30A.FCI,R8C30A.FCO,CIC1/SLICE_163:ROUTE, 0.000,R8C30A.FCO,R8C30B.FCI,CIC1/n1250:FCITOFCO_DEL, 0.162,R8C30B.FCI,R8C30B.FCO,CIC1/SLICE_162:ROUTE, 0.000,R8C30B.FCO,R8C30C.FCI,CIC1/n1251:FCITOFCO_DEL, 0.162,R8C30C.FCI,R8C30C.FCO,CIC1/SLICE_161:ROUTE, 0.000,R8C30C.FCO,R8C30D.FCI,CIC1/n1252:FCITOF1_DEL, 0.643,R8C30D.FCI,R8C30D.F1,CIC1/SLICE_160:ROUTE, 0.000,R8C30D.F1,R8C30D.DI1,CIC1/d3_63_N_1277_63">Data path</A> CIC1/SLICE_353 to CIC1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18A.CLK to     R11C18A.Q0 <A href="#@comp:CIC1/SLICE_353">CIC1/SLICE_353</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     2.055<A href="#@net:CIC1/d2_0:R11C18A.Q0:R8C23A.B0:2.055">     R11C18A.Q0 to R8C23A.B0     </A> <A href="#@net:CIC1/d2_0">CIC1/d2_0</A>
C0TOFCO_DE  ---     1.023      R8C23A.B0 to     R8C23A.FCO <A href="#@comp:CIC1/SLICE_191">CIC1/SLICE_191</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1222:R8C23A.FCO:R8C23B.FCI:0.000">     R8C23A.FCO to R8C23B.FCI    </A> <A href="#@net:CIC1/n1222">CIC1/n1222</A>
FCITOFCO_D  ---     0.162     R8C23B.FCI to     R8C23B.FCO <A href="#@comp:CIC1/SLICE_190">CIC1/SLICE_190</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1223:R8C23B.FCO:R8C23C.FCI:0.000">     R8C23B.FCO to R8C23C.FCI    </A> <A href="#@net:CIC1/n1223">CIC1/n1223</A>
FCITOFCO_D  ---     0.162     R8C23C.FCI to     R8C23C.FCO <A href="#@comp:CIC1/SLICE_189">CIC1/SLICE_189</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1224:R8C23C.FCO:R8C23D.FCI:0.000">     R8C23C.FCO to R8C23D.FCI    </A> <A href="#@net:CIC1/n1224">CIC1/n1224</A>
FCITOFCO_D  ---     0.162     R8C23D.FCI to     R8C23D.FCO <A href="#@comp:CIC1/SLICE_188">CIC1/SLICE_188</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1225:R8C23D.FCO:R8C24A.FCI:0.000">     R8C23D.FCO to R8C24A.FCI    </A> <A href="#@net:CIC1/n1225">CIC1/n1225</A>
FCITOFCO_D  ---     0.162     R8C24A.FCI to     R8C24A.FCO <A href="#@comp:CIC1/SLICE_187">CIC1/SLICE_187</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1226:R8C24A.FCO:R8C24B.FCI:0.000">     R8C24A.FCO to R8C24B.FCI    </A> <A href="#@net:CIC1/n1226">CIC1/n1226</A>
FCITOFCO_D  ---     0.162     R8C24B.FCI to     R8C24B.FCO <A href="#@comp:CIC1/SLICE_186">CIC1/SLICE_186</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1227:R8C24B.FCO:R8C24C.FCI:0.000">     R8C24B.FCO to R8C24C.FCI    </A> <A href="#@net:CIC1/n1227">CIC1/n1227</A>
FCITOFCO_D  ---     0.162     R8C24C.FCI to     R8C24C.FCO <A href="#@comp:CIC1/SLICE_185">CIC1/SLICE_185</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1228:R8C24C.FCO:R8C24D.FCI:0.000">     R8C24C.FCO to R8C24D.FCI    </A> <A href="#@net:CIC1/n1228">CIC1/n1228</A>
FCITOFCO_D  ---     0.162     R8C24D.FCI to     R8C24D.FCO <A href="#@comp:CIC1/SLICE_184">CIC1/SLICE_184</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1229:R8C24D.FCO:R8C25A.FCI:0.000">     R8C24D.FCO to R8C25A.FCI    </A> <A href="#@net:CIC1/n1229">CIC1/n1229</A>
FCITOFCO_D  ---     0.162     R8C25A.FCI to     R8C25A.FCO <A href="#@comp:CIC1/SLICE_183">CIC1/SLICE_183</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1230:R8C25A.FCO:R8C25B.FCI:0.000">     R8C25A.FCO to R8C25B.FCI    </A> <A href="#@net:CIC1/n1230">CIC1/n1230</A>
FCITOFCO_D  ---     0.162     R8C25B.FCI to     R8C25B.FCO <A href="#@comp:CIC1/SLICE_182">CIC1/SLICE_182</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1231:R8C25B.FCO:R8C25C.FCI:0.000">     R8C25B.FCO to R8C25C.FCI    </A> <A href="#@net:CIC1/n1231">CIC1/n1231</A>
FCITOFCO_D  ---     0.162     R8C25C.FCI to     R8C25C.FCO <A href="#@comp:CIC1/SLICE_181">CIC1/SLICE_181</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1232:R8C25C.FCO:R8C25D.FCI:0.000">     R8C25C.FCO to R8C25D.FCI    </A> <A href="#@net:CIC1/n1232">CIC1/n1232</A>
FCITOFCO_D  ---     0.162     R8C25D.FCI to     R8C25D.FCO <A href="#@comp:CIC1/SLICE_180">CIC1/SLICE_180</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1233:R8C25D.FCO:R8C26A.FCI:0.000">     R8C25D.FCO to R8C26A.FCI    </A> <A href="#@net:CIC1/n1233">CIC1/n1233</A>
FCITOFCO_D  ---     0.162     R8C26A.FCI to     R8C26A.FCO <A href="#@comp:CIC1/SLICE_179">CIC1/SLICE_179</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1234:R8C26A.FCO:R8C26B.FCI:0.000">     R8C26A.FCO to R8C26B.FCI    </A> <A href="#@net:CIC1/n1234">CIC1/n1234</A>
FCITOFCO_D  ---     0.162     R8C26B.FCI to     R8C26B.FCO <A href="#@comp:CIC1/SLICE_178">CIC1/SLICE_178</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1235:R8C26B.FCO:R8C26C.FCI:0.000">     R8C26B.FCO to R8C26C.FCI    </A> <A href="#@net:CIC1/n1235">CIC1/n1235</A>
FCITOFCO_D  ---     0.162     R8C26C.FCI to     R8C26C.FCO <A href="#@comp:CIC1/SLICE_177">CIC1/SLICE_177</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1236:R8C26C.FCO:R8C26D.FCI:0.000">     R8C26C.FCO to R8C26D.FCI    </A> <A href="#@net:CIC1/n1236">CIC1/n1236</A>
FCITOFCO_D  ---     0.162     R8C26D.FCI to     R8C26D.FCO <A href="#@comp:CIC1/SLICE_176">CIC1/SLICE_176</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1237:R8C26D.FCO:R8C27A.FCI:0.000">     R8C26D.FCO to R8C27A.FCI    </A> <A href="#@net:CIC1/n1237">CIC1/n1237</A>
FCITOFCO_D  ---     0.162     R8C27A.FCI to     R8C27A.FCO <A href="#@comp:CIC1/SLICE_175">CIC1/SLICE_175</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1238:R8C27A.FCO:R8C27B.FCI:0.000">     R8C27A.FCO to R8C27B.FCI    </A> <A href="#@net:CIC1/n1238">CIC1/n1238</A>
FCITOFCO_D  ---     0.162     R8C27B.FCI to     R8C27B.FCO <A href="#@comp:CIC1/SLICE_174">CIC1/SLICE_174</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1239:R8C27B.FCO:R8C27C.FCI:0.000">     R8C27B.FCO to R8C27C.FCI    </A> <A href="#@net:CIC1/n1239">CIC1/n1239</A>
FCITOFCO_D  ---     0.162     R8C27C.FCI to     R8C27C.FCO <A href="#@comp:CIC1/SLICE_173">CIC1/SLICE_173</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1240:R8C27C.FCO:R8C27D.FCI:0.000">     R8C27C.FCO to R8C27D.FCI    </A> <A href="#@net:CIC1/n1240">CIC1/n1240</A>
FCITOFCO_D  ---     0.162     R8C27D.FCI to     R8C27D.FCO <A href="#@comp:CIC1/SLICE_172">CIC1/SLICE_172</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1241:R8C27D.FCO:R8C28A.FCI:0.000">     R8C27D.FCO to R8C28A.FCI    </A> <A href="#@net:CIC1/n1241">CIC1/n1241</A>
FCITOFCO_D  ---     0.162     R8C28A.FCI to     R8C28A.FCO <A href="#@comp:CIC1/SLICE_171">CIC1/SLICE_171</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1242:R8C28A.FCO:R8C28B.FCI:0.000">     R8C28A.FCO to R8C28B.FCI    </A> <A href="#@net:CIC1/n1242">CIC1/n1242</A>
FCITOFCO_D  ---     0.162     R8C28B.FCI to     R8C28B.FCO <A href="#@comp:CIC1/SLICE_170">CIC1/SLICE_170</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1243:R8C28B.FCO:R8C28C.FCI:0.000">     R8C28B.FCO to R8C28C.FCI    </A> <A href="#@net:CIC1/n1243">CIC1/n1243</A>
FCITOFCO_D  ---     0.162     R8C28C.FCI to     R8C28C.FCO <A href="#@comp:CIC1/SLICE_169">CIC1/SLICE_169</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1244:R8C28C.FCO:R8C28D.FCI:0.000">     R8C28C.FCO to R8C28D.FCI    </A> <A href="#@net:CIC1/n1244">CIC1/n1244</A>
FCITOFCO_D  ---     0.162     R8C28D.FCI to     R8C28D.FCO <A href="#@comp:CIC1/SLICE_168">CIC1/SLICE_168</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1245:R8C28D.FCO:R8C29A.FCI:0.000">     R8C28D.FCO to R8C29A.FCI    </A> <A href="#@net:CIC1/n1245">CIC1/n1245</A>
FCITOFCO_D  ---     0.162     R8C29A.FCI to     R8C29A.FCO <A href="#@comp:CIC1/SLICE_167">CIC1/SLICE_167</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1246:R8C29A.FCO:R8C29B.FCI:0.000">     R8C29A.FCO to R8C29B.FCI    </A> <A href="#@net:CIC1/n1246">CIC1/n1246</A>
FCITOFCO_D  ---     0.162     R8C29B.FCI to     R8C29B.FCO <A href="#@comp:CIC1/SLICE_166">CIC1/SLICE_166</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1247:R8C29B.FCO:R8C29C.FCI:0.000">     R8C29B.FCO to R8C29C.FCI    </A> <A href="#@net:CIC1/n1247">CIC1/n1247</A>
FCITOFCO_D  ---     0.162     R8C29C.FCI to     R8C29C.FCO <A href="#@comp:CIC1/SLICE_165">CIC1/SLICE_165</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1248:R8C29C.FCO:R8C29D.FCI:0.000">     R8C29C.FCO to R8C29D.FCI    </A> <A href="#@net:CIC1/n1248">CIC1/n1248</A>
FCITOFCO_D  ---     0.162     R8C29D.FCI to     R8C29D.FCO <A href="#@comp:CIC1/SLICE_164">CIC1/SLICE_164</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1249:R8C29D.FCO:R8C30A.FCI:0.000">     R8C29D.FCO to R8C30A.FCI    </A> <A href="#@net:CIC1/n1249">CIC1/n1249</A>
FCITOFCO_D  ---     0.162     R8C30A.FCI to     R8C30A.FCO <A href="#@comp:CIC1/SLICE_163">CIC1/SLICE_163</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1250:R8C30A.FCO:R8C30B.FCI:0.000">     R8C30A.FCO to R8C30B.FCI    </A> <A href="#@net:CIC1/n1250">CIC1/n1250</A>
FCITOFCO_D  ---     0.162     R8C30B.FCI to     R8C30B.FCO <A href="#@comp:CIC1/SLICE_162">CIC1/SLICE_162</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1251:R8C30B.FCO:R8C30C.FCI:0.000">     R8C30B.FCO to R8C30C.FCI    </A> <A href="#@net:CIC1/n1251">CIC1/n1251</A>
FCITOFCO_D  ---     0.162     R8C30C.FCI to     R8C30C.FCO <A href="#@comp:CIC1/SLICE_161">CIC1/SLICE_161</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1252:R8C30C.FCO:R8C30D.FCI:0.000">     R8C30C.FCO to R8C30D.FCI    </A> <A href="#@net:CIC1/n1252">CIC1/n1252</A>
FCITOF1_DE  ---     0.643     R8C30D.FCI to      R8C30D.F1 <A href="#@comp:CIC1/SLICE_160">CIC1/SLICE_160</A>
ROUTE         1     0.000<A href="#@net:CIC1/d3_63_N_1277_63:R8C30D.F1:R8C30D.DI1:0.000">      R8C30D.F1 to R8C30D.DI1    </A> <A href="#@net:CIC1/d3_63_N_1277_63">CIC1/d3_63_N_1277_63</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.033   (77.3% logic, 22.7% route), 33 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18A.CLK:1.898">     RPLL.CLKOP to R11C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R8C30D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R8C30D.CLK:1.898">     RPLL.CLKOP to R8C30D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.808ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_353">CIC1/d2_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_160">CIC1/d3_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.975ns  (77.1% logic, 22.9% route), 33 logic levels.

 Constraint Details:

      8.975ns physical path delay CIC1/SLICE_353 to CIC1/SLICE_160 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.808ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R11C18A.CLK,R11C18A.Q0,CIC1/SLICE_353:ROUTE, 2.055,R11C18A.Q0,R8C23A.B0,CIC1/d2_0:C0TOFCO_DEL, 1.023,R8C23A.B0,R8C23A.FCO,CIC1/SLICE_191:ROUTE, 0.000,R8C23A.FCO,R8C23B.FCI,CIC1/n1222:FCITOFCO_DEL, 0.162,R8C23B.FCI,R8C23B.FCO,CIC1/SLICE_190:ROUTE, 0.000,R8C23B.FCO,R8C23C.FCI,CIC1/n1223:FCITOFCO_DEL, 0.162,R8C23C.FCI,R8C23C.FCO,CIC1/SLICE_189:ROUTE, 0.000,R8C23C.FCO,R8C23D.FCI,CIC1/n1224:FCITOFCO_DEL, 0.162,R8C23D.FCI,R8C23D.FCO,CIC1/SLICE_188:ROUTE, 0.000,R8C23D.FCO,R8C24A.FCI,CIC1/n1225:FCITOFCO_DEL, 0.162,R8C24A.FCI,R8C24A.FCO,CIC1/SLICE_187:ROUTE, 0.000,R8C24A.FCO,R8C24B.FCI,CIC1/n1226:FCITOFCO_DEL, 0.162,R8C24B.FCI,R8C24B.FCO,CIC1/SLICE_186:ROUTE, 0.000,R8C24B.FCO,R8C24C.FCI,CIC1/n1227:FCITOFCO_DEL, 0.162,R8C24C.FCI,R8C24C.FCO,CIC1/SLICE_185:ROUTE, 0.000,R8C24C.FCO,R8C24D.FCI,CIC1/n1228:FCITOFCO_DEL, 0.162,R8C24D.FCI,R8C24D.FCO,CIC1/SLICE_184:ROUTE, 0.000,R8C24D.FCO,R8C25A.FCI,CIC1/n1229:FCITOFCO_DEL, 0.162,R8C25A.FCI,R8C25A.FCO,CIC1/SLICE_183:ROUTE, 0.000,R8C25A.FCO,R8C25B.FCI,CIC1/n1230:FCITOFCO_DEL, 0.162,R8C25B.FCI,R8C25B.FCO,CIC1/SLICE_182:ROUTE, 0.000,R8C25B.FCO,R8C25C.FCI,CIC1/n1231:FCITOFCO_DEL, 0.162,R8C25C.FCI,R8C25C.FCO,CIC1/SLICE_181:ROUTE, 0.000,R8C25C.FCO,R8C25D.FCI,CIC1/n1232:FCITOFCO_DEL, 0.162,R8C25D.FCI,R8C25D.FCO,CIC1/SLICE_180:ROUTE, 0.000,R8C25D.FCO,R8C26A.FCI,CIC1/n1233:FCITOFCO_DEL, 0.162,R8C26A.FCI,R8C26A.FCO,CIC1/SLICE_179:ROUTE, 0.000,R8C26A.FCO,R8C26B.FCI,CIC1/n1234:FCITOFCO_DEL, 0.162,R8C26B.FCI,R8C26B.FCO,CIC1/SLICE_178:ROUTE, 0.000,R8C26B.FCO,R8C26C.FCI,CIC1/n1235:FCITOFCO_DEL, 0.162,R8C26C.FCI,R8C26C.FCO,CIC1/SLICE_177:ROUTE, 0.000,R8C26C.FCO,R8C26D.FCI,CIC1/n1236:FCITOFCO_DEL, 0.162,R8C26D.FCI,R8C26D.FCO,CIC1/SLICE_176:ROUTE, 0.000,R8C26D.FCO,R8C27A.FCI,CIC1/n1237:FCITOFCO_DEL, 0.162,R8C27A.FCI,R8C27A.FCO,CIC1/SLICE_175:ROUTE, 0.000,R8C27A.FCO,R8C27B.FCI,CIC1/n1238:FCITOFCO_DEL, 0.162,R8C27B.FCI,R8C27B.FCO,CIC1/SLICE_174:ROUTE, 0.000,R8C27B.FCO,R8C27C.FCI,CIC1/n1239:FCITOFCO_DEL, 0.162,R8C27C.FCI,R8C27C.FCO,CIC1/SLICE_173:ROUTE, 0.000,R8C27C.FCO,R8C27D.FCI,CIC1/n1240:FCITOFCO_DEL, 0.162,R8C27D.FCI,R8C27D.FCO,CIC1/SLICE_172:ROUTE, 0.000,R8C27D.FCO,R8C28A.FCI,CIC1/n1241:FCITOFCO_DEL, 0.162,R8C28A.FCI,R8C28A.FCO,CIC1/SLICE_171:ROUTE, 0.000,R8C28A.FCO,R8C28B.FCI,CIC1/n1242:FCITOFCO_DEL, 0.162,R8C28B.FCI,R8C28B.FCO,CIC1/SLICE_170:ROUTE, 0.000,R8C28B.FCO,R8C28C.FCI,CIC1/n1243:FCITOFCO_DEL, 0.162,R8C28C.FCI,R8C28C.FCO,CIC1/SLICE_169:ROUTE, 0.000,R8C28C.FCO,R8C28D.FCI,CIC1/n1244:FCITOFCO_DEL, 0.162,R8C28D.FCI,R8C28D.FCO,CIC1/SLICE_168:ROUTE, 0.000,R8C28D.FCO,R8C29A.FCI,CIC1/n1245:FCITOFCO_DEL, 0.162,R8C29A.FCI,R8C29A.FCO,CIC1/SLICE_167:ROUTE, 0.000,R8C29A.FCO,R8C29B.FCI,CIC1/n1246:FCITOFCO_DEL, 0.162,R8C29B.FCI,R8C29B.FCO,CIC1/SLICE_166:ROUTE, 0.000,R8C29B.FCO,R8C29C.FCI,CIC1/n1247:FCITOFCO_DEL, 0.162,R8C29C.FCI,R8C29C.FCO,CIC1/SLICE_165:ROUTE, 0.000,R8C29C.FCO,R8C29D.FCI,CIC1/n1248:FCITOFCO_DEL, 0.162,R8C29D.FCI,R8C29D.FCO,CIC1/SLICE_164:ROUTE, 0.000,R8C29D.FCO,R8C30A.FCI,CIC1/n1249:FCITOFCO_DEL, 0.162,R8C30A.FCI,R8C30A.FCO,CIC1/SLICE_163:ROUTE, 0.000,R8C30A.FCO,R8C30B.FCI,CIC1/n1250:FCITOFCO_DEL, 0.162,R8C30B.FCI,R8C30B.FCO,CIC1/SLICE_162:ROUTE, 0.000,R8C30B.FCO,R8C30C.FCI,CIC1/n1251:FCITOFCO_DEL, 0.162,R8C30C.FCI,R8C30C.FCO,CIC1/SLICE_161:ROUTE, 0.000,R8C30C.FCO,R8C30D.FCI,CIC1/n1252:FCITOF0_DEL, 0.585,R8C30D.FCI,R8C30D.F0,CIC1/SLICE_160:ROUTE, 0.000,R8C30D.F0,R8C30D.DI0,CIC1/d3_63_N_1277_62">Data path</A> CIC1/SLICE_353 to CIC1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18A.CLK to     R11C18A.Q0 <A href="#@comp:CIC1/SLICE_353">CIC1/SLICE_353</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     2.055<A href="#@net:CIC1/d2_0:R11C18A.Q0:R8C23A.B0:2.055">     R11C18A.Q0 to R8C23A.B0     </A> <A href="#@net:CIC1/d2_0">CIC1/d2_0</A>
C0TOFCO_DE  ---     1.023      R8C23A.B0 to     R8C23A.FCO <A href="#@comp:CIC1/SLICE_191">CIC1/SLICE_191</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1222:R8C23A.FCO:R8C23B.FCI:0.000">     R8C23A.FCO to R8C23B.FCI    </A> <A href="#@net:CIC1/n1222">CIC1/n1222</A>
FCITOFCO_D  ---     0.162     R8C23B.FCI to     R8C23B.FCO <A href="#@comp:CIC1/SLICE_190">CIC1/SLICE_190</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1223:R8C23B.FCO:R8C23C.FCI:0.000">     R8C23B.FCO to R8C23C.FCI    </A> <A href="#@net:CIC1/n1223">CIC1/n1223</A>
FCITOFCO_D  ---     0.162     R8C23C.FCI to     R8C23C.FCO <A href="#@comp:CIC1/SLICE_189">CIC1/SLICE_189</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1224:R8C23C.FCO:R8C23D.FCI:0.000">     R8C23C.FCO to R8C23D.FCI    </A> <A href="#@net:CIC1/n1224">CIC1/n1224</A>
FCITOFCO_D  ---     0.162     R8C23D.FCI to     R8C23D.FCO <A href="#@comp:CIC1/SLICE_188">CIC1/SLICE_188</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1225:R8C23D.FCO:R8C24A.FCI:0.000">     R8C23D.FCO to R8C24A.FCI    </A> <A href="#@net:CIC1/n1225">CIC1/n1225</A>
FCITOFCO_D  ---     0.162     R8C24A.FCI to     R8C24A.FCO <A href="#@comp:CIC1/SLICE_187">CIC1/SLICE_187</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1226:R8C24A.FCO:R8C24B.FCI:0.000">     R8C24A.FCO to R8C24B.FCI    </A> <A href="#@net:CIC1/n1226">CIC1/n1226</A>
FCITOFCO_D  ---     0.162     R8C24B.FCI to     R8C24B.FCO <A href="#@comp:CIC1/SLICE_186">CIC1/SLICE_186</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1227:R8C24B.FCO:R8C24C.FCI:0.000">     R8C24B.FCO to R8C24C.FCI    </A> <A href="#@net:CIC1/n1227">CIC1/n1227</A>
FCITOFCO_D  ---     0.162     R8C24C.FCI to     R8C24C.FCO <A href="#@comp:CIC1/SLICE_185">CIC1/SLICE_185</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1228:R8C24C.FCO:R8C24D.FCI:0.000">     R8C24C.FCO to R8C24D.FCI    </A> <A href="#@net:CIC1/n1228">CIC1/n1228</A>
FCITOFCO_D  ---     0.162     R8C24D.FCI to     R8C24D.FCO <A href="#@comp:CIC1/SLICE_184">CIC1/SLICE_184</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1229:R8C24D.FCO:R8C25A.FCI:0.000">     R8C24D.FCO to R8C25A.FCI    </A> <A href="#@net:CIC1/n1229">CIC1/n1229</A>
FCITOFCO_D  ---     0.162     R8C25A.FCI to     R8C25A.FCO <A href="#@comp:CIC1/SLICE_183">CIC1/SLICE_183</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1230:R8C25A.FCO:R8C25B.FCI:0.000">     R8C25A.FCO to R8C25B.FCI    </A> <A href="#@net:CIC1/n1230">CIC1/n1230</A>
FCITOFCO_D  ---     0.162     R8C25B.FCI to     R8C25B.FCO <A href="#@comp:CIC1/SLICE_182">CIC1/SLICE_182</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1231:R8C25B.FCO:R8C25C.FCI:0.000">     R8C25B.FCO to R8C25C.FCI    </A> <A href="#@net:CIC1/n1231">CIC1/n1231</A>
FCITOFCO_D  ---     0.162     R8C25C.FCI to     R8C25C.FCO <A href="#@comp:CIC1/SLICE_181">CIC1/SLICE_181</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1232:R8C25C.FCO:R8C25D.FCI:0.000">     R8C25C.FCO to R8C25D.FCI    </A> <A href="#@net:CIC1/n1232">CIC1/n1232</A>
FCITOFCO_D  ---     0.162     R8C25D.FCI to     R8C25D.FCO <A href="#@comp:CIC1/SLICE_180">CIC1/SLICE_180</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1233:R8C25D.FCO:R8C26A.FCI:0.000">     R8C25D.FCO to R8C26A.FCI    </A> <A href="#@net:CIC1/n1233">CIC1/n1233</A>
FCITOFCO_D  ---     0.162     R8C26A.FCI to     R8C26A.FCO <A href="#@comp:CIC1/SLICE_179">CIC1/SLICE_179</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1234:R8C26A.FCO:R8C26B.FCI:0.000">     R8C26A.FCO to R8C26B.FCI    </A> <A href="#@net:CIC1/n1234">CIC1/n1234</A>
FCITOFCO_D  ---     0.162     R8C26B.FCI to     R8C26B.FCO <A href="#@comp:CIC1/SLICE_178">CIC1/SLICE_178</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1235:R8C26B.FCO:R8C26C.FCI:0.000">     R8C26B.FCO to R8C26C.FCI    </A> <A href="#@net:CIC1/n1235">CIC1/n1235</A>
FCITOFCO_D  ---     0.162     R8C26C.FCI to     R8C26C.FCO <A href="#@comp:CIC1/SLICE_177">CIC1/SLICE_177</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1236:R8C26C.FCO:R8C26D.FCI:0.000">     R8C26C.FCO to R8C26D.FCI    </A> <A href="#@net:CIC1/n1236">CIC1/n1236</A>
FCITOFCO_D  ---     0.162     R8C26D.FCI to     R8C26D.FCO <A href="#@comp:CIC1/SLICE_176">CIC1/SLICE_176</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1237:R8C26D.FCO:R8C27A.FCI:0.000">     R8C26D.FCO to R8C27A.FCI    </A> <A href="#@net:CIC1/n1237">CIC1/n1237</A>
FCITOFCO_D  ---     0.162     R8C27A.FCI to     R8C27A.FCO <A href="#@comp:CIC1/SLICE_175">CIC1/SLICE_175</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1238:R8C27A.FCO:R8C27B.FCI:0.000">     R8C27A.FCO to R8C27B.FCI    </A> <A href="#@net:CIC1/n1238">CIC1/n1238</A>
FCITOFCO_D  ---     0.162     R8C27B.FCI to     R8C27B.FCO <A href="#@comp:CIC1/SLICE_174">CIC1/SLICE_174</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1239:R8C27B.FCO:R8C27C.FCI:0.000">     R8C27B.FCO to R8C27C.FCI    </A> <A href="#@net:CIC1/n1239">CIC1/n1239</A>
FCITOFCO_D  ---     0.162     R8C27C.FCI to     R8C27C.FCO <A href="#@comp:CIC1/SLICE_173">CIC1/SLICE_173</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1240:R8C27C.FCO:R8C27D.FCI:0.000">     R8C27C.FCO to R8C27D.FCI    </A> <A href="#@net:CIC1/n1240">CIC1/n1240</A>
FCITOFCO_D  ---     0.162     R8C27D.FCI to     R8C27D.FCO <A href="#@comp:CIC1/SLICE_172">CIC1/SLICE_172</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1241:R8C27D.FCO:R8C28A.FCI:0.000">     R8C27D.FCO to R8C28A.FCI    </A> <A href="#@net:CIC1/n1241">CIC1/n1241</A>
FCITOFCO_D  ---     0.162     R8C28A.FCI to     R8C28A.FCO <A href="#@comp:CIC1/SLICE_171">CIC1/SLICE_171</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1242:R8C28A.FCO:R8C28B.FCI:0.000">     R8C28A.FCO to R8C28B.FCI    </A> <A href="#@net:CIC1/n1242">CIC1/n1242</A>
FCITOFCO_D  ---     0.162     R8C28B.FCI to     R8C28B.FCO <A href="#@comp:CIC1/SLICE_170">CIC1/SLICE_170</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1243:R8C28B.FCO:R8C28C.FCI:0.000">     R8C28B.FCO to R8C28C.FCI    </A> <A href="#@net:CIC1/n1243">CIC1/n1243</A>
FCITOFCO_D  ---     0.162     R8C28C.FCI to     R8C28C.FCO <A href="#@comp:CIC1/SLICE_169">CIC1/SLICE_169</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1244:R8C28C.FCO:R8C28D.FCI:0.000">     R8C28C.FCO to R8C28D.FCI    </A> <A href="#@net:CIC1/n1244">CIC1/n1244</A>
FCITOFCO_D  ---     0.162     R8C28D.FCI to     R8C28D.FCO <A href="#@comp:CIC1/SLICE_168">CIC1/SLICE_168</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1245:R8C28D.FCO:R8C29A.FCI:0.000">     R8C28D.FCO to R8C29A.FCI    </A> <A href="#@net:CIC1/n1245">CIC1/n1245</A>
FCITOFCO_D  ---     0.162     R8C29A.FCI to     R8C29A.FCO <A href="#@comp:CIC1/SLICE_167">CIC1/SLICE_167</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1246:R8C29A.FCO:R8C29B.FCI:0.000">     R8C29A.FCO to R8C29B.FCI    </A> <A href="#@net:CIC1/n1246">CIC1/n1246</A>
FCITOFCO_D  ---     0.162     R8C29B.FCI to     R8C29B.FCO <A href="#@comp:CIC1/SLICE_166">CIC1/SLICE_166</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1247:R8C29B.FCO:R8C29C.FCI:0.000">     R8C29B.FCO to R8C29C.FCI    </A> <A href="#@net:CIC1/n1247">CIC1/n1247</A>
FCITOFCO_D  ---     0.162     R8C29C.FCI to     R8C29C.FCO <A href="#@comp:CIC1/SLICE_165">CIC1/SLICE_165</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1248:R8C29C.FCO:R8C29D.FCI:0.000">     R8C29C.FCO to R8C29D.FCI    </A> <A href="#@net:CIC1/n1248">CIC1/n1248</A>
FCITOFCO_D  ---     0.162     R8C29D.FCI to     R8C29D.FCO <A href="#@comp:CIC1/SLICE_164">CIC1/SLICE_164</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1249:R8C29D.FCO:R8C30A.FCI:0.000">     R8C29D.FCO to R8C30A.FCI    </A> <A href="#@net:CIC1/n1249">CIC1/n1249</A>
FCITOFCO_D  ---     0.162     R8C30A.FCI to     R8C30A.FCO <A href="#@comp:CIC1/SLICE_163">CIC1/SLICE_163</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1250:R8C30A.FCO:R8C30B.FCI:0.000">     R8C30A.FCO to R8C30B.FCI    </A> <A href="#@net:CIC1/n1250">CIC1/n1250</A>
FCITOFCO_D  ---     0.162     R8C30B.FCI to     R8C30B.FCO <A href="#@comp:CIC1/SLICE_162">CIC1/SLICE_162</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1251:R8C30B.FCO:R8C30C.FCI:0.000">     R8C30B.FCO to R8C30C.FCI    </A> <A href="#@net:CIC1/n1251">CIC1/n1251</A>
FCITOFCO_D  ---     0.162     R8C30C.FCI to     R8C30C.FCO <A href="#@comp:CIC1/SLICE_161">CIC1/SLICE_161</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1252:R8C30C.FCO:R8C30D.FCI:0.000">     R8C30C.FCO to R8C30D.FCI    </A> <A href="#@net:CIC1/n1252">CIC1/n1252</A>
FCITOF0_DE  ---     0.585     R8C30D.FCI to      R8C30D.F0 <A href="#@comp:CIC1/SLICE_160">CIC1/SLICE_160</A>
ROUTE         1     0.000<A href="#@net:CIC1/d3_63_N_1277_62:R8C30D.F0:R8C30D.DI0:0.000">      R8C30D.F0 to R8C30D.DI0    </A> <A href="#@net:CIC1/d3_63_N_1277_62">CIC1/d3_63_N_1277_62</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.975   (77.1% logic, 22.9% route), 33 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18A.CLK:1.898">     RPLL.CLKOP to R11C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R8C30D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R8C30D.CLK:1.898">     RPLL.CLKOP to R8C30D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.721ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_288">CIC1/d6_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_289">CIC1/d7_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.888ns  (78.2% logic, 21.8% route), 34 logic levels.

 Constraint Details:

      8.888ns physical path delay CIC1/SLICE_288 to CIC1/SLICE_289 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.721ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R17C28A.CLK,R17C28A.Q1,CIC1/SLICE_288:ROUTE, 1.940,R17C28A.Q1,R16C22A.B1,CIC1/d6_0:C1TOFCO_DEL, 0.889,R16C22A.B1,R16C22A.FCO,CIC1/SLICE_321:ROUTE, 0.000,R16C22A.FCO,R16C22B.FCI,CIC1/n1091:FCITOFCO_DEL, 0.162,R16C22B.FCI,R16C22B.FCO,CIC1/SLICE_320:ROUTE, 0.000,R16C22B.FCO,R16C22C.FCI,CIC1/n1092:FCITOFCO_DEL, 0.162,R16C22C.FCI,R16C22C.FCO,CIC1/SLICE_319:ROUTE, 0.000,R16C22C.FCO,R16C22D.FCI,CIC1/n1093:FCITOFCO_DEL, 0.162,R16C22D.FCI,R16C22D.FCO,CIC1/SLICE_318:ROUTE, 0.000,R16C22D.FCO,R16C23A.FCI,CIC1/n1094:FCITOFCO_DEL, 0.162,R16C23A.FCI,R16C23A.FCO,CIC1/SLICE_317:ROUTE, 0.000,R16C23A.FCO,R16C23B.FCI,CIC1/n1095:FCITOFCO_DEL, 0.162,R16C23B.FCI,R16C23B.FCO,CIC1/SLICE_316:ROUTE, 0.000,R16C23B.FCO,R16C23C.FCI,CIC1/n1096:FCITOFCO_DEL, 0.162,R16C23C.FCI,R16C23C.FCO,CIC1/SLICE_315:ROUTE, 0.000,R16C23C.FCO,R16C23D.FCI,CIC1/n1097:FCITOFCO_DEL, 0.162,R16C23D.FCI,R16C23D.FCO,CIC1/SLICE_314:ROUTE, 0.000,R16C23D.FCO,R16C24A.FCI,CIC1/n1098:FCITOFCO_DEL, 0.162,R16C24A.FCI,R16C24A.FCO,CIC1/SLICE_313:ROUTE, 0.000,R16C24A.FCO,R16C24B.FCI,CIC1/n1099:FCITOFCO_DEL, 0.162,R16C24B.FCI,R16C24B.FCO,CIC1/SLICE_312:ROUTE, 0.000,R16C24B.FCO,R16C24C.FCI,CIC1/n1100:FCITOFCO_DEL, 0.162,R16C24C.FCI,R16C24C.FCO,CIC1/SLICE_311:ROUTE, 0.000,R16C24C.FCO,R16C24D.FCI,CIC1/n1101:FCITOFCO_DEL, 0.162,R16C24D.FCI,R16C24D.FCO,CIC1/SLICE_310:ROUTE, 0.000,R16C24D.FCO,R16C25A.FCI,CIC1/n1102:FCITOFCO_DEL, 0.162,R16C25A.FCI,R16C25A.FCO,CIC1/SLICE_309:ROUTE, 0.000,R16C25A.FCO,R16C25B.FCI,CIC1/n1103:FCITOFCO_DEL, 0.162,R16C25B.FCI,R16C25B.FCO,CIC1/SLICE_308:ROUTE, 0.000,R16C25B.FCO,R16C25C.FCI,CIC1/n1104:FCITOFCO_DEL, 0.162,R16C25C.FCI,R16C25C.FCO,CIC1/SLICE_307:ROUTE, 0.000,R16C25C.FCO,R16C25D.FCI,CIC1/n1105:FCITOFCO_DEL, 0.162,R16C25D.FCI,R16C25D.FCO,CIC1/SLICE_306:ROUTE, 0.000,R16C25D.FCO,R16C26A.FCI,CIC1/n1106:FCITOFCO_DEL, 0.162,R16C26A.FCI,R16C26A.FCO,CIC1/SLICE_305:ROUTE, 0.000,R16C26A.FCO,R16C26B.FCI,CIC1/n1107:FCITOFCO_DEL, 0.162,R16C26B.FCI,R16C26B.FCO,CIC1/SLICE_304:ROUTE, 0.000,R16C26B.FCO,R16C26C.FCI,CIC1/n1108:FCITOFCO_DEL, 0.162,R16C26C.FCI,R16C26C.FCO,CIC1/SLICE_303:ROUTE, 0.000,R16C26C.FCO,R16C26D.FCI,CIC1/n1109:FCITOFCO_DEL, 0.162,R16C26D.FCI,R16C26D.FCO,CIC1/SLICE_302:ROUTE, 0.000,R16C26D.FCO,R16C27A.FCI,CIC1/n1110:FCITOFCO_DEL, 0.162,R16C27A.FCI,R16C27A.FCO,CIC1/SLICE_301:ROUTE, 0.000,R16C27A.FCO,R16C27B.FCI,CIC1/n1111:FCITOFCO_DEL, 0.162,R16C27B.FCI,R16C27B.FCO,CIC1/SLICE_300:ROUTE, 0.000,R16C27B.FCO,R16C27C.FCI,CIC1/n1112:FCITOFCO_DEL, 0.162,R16C27C.FCI,R16C27C.FCO,CIC1/SLICE_299:ROUTE, 0.000,R16C27C.FCO,R16C27D.FCI,CIC1/n1113:FCITOFCO_DEL, 0.162,R16C27D.FCI,R16C27D.FCO,CIC1/SLICE_298:ROUTE, 0.000,R16C27D.FCO,R16C28A.FCI,CIC1/n1114:FCITOFCO_DEL, 0.162,R16C28A.FCI,R16C28A.FCO,CIC1/SLICE_297:ROUTE, 0.000,R16C28A.FCO,R16C28B.FCI,CIC1/n1115:FCITOFCO_DEL, 0.162,R16C28B.FCI,R16C28B.FCO,CIC1/SLICE_296:ROUTE, 0.000,R16C28B.FCO,R16C28C.FCI,CIC1/n1116:FCITOFCO_DEL, 0.162,R16C28C.FCI,R16C28C.FCO,CIC1/SLICE_295:ROUTE, 0.000,R16C28C.FCO,R16C28D.FCI,CIC1/n1117:FCITOFCO_DEL, 0.162,R16C28D.FCI,R16C28D.FCO,CIC1/SLICE_294:ROUTE, 0.000,R16C28D.FCO,R16C29A.FCI,CIC1/n1118:FCITOFCO_DEL, 0.162,R16C29A.FCI,R16C29A.FCO,CIC1/SLICE_293:ROUTE, 0.000,R16C29A.FCO,R16C29B.FCI,CIC1/n1119:FCITOFCO_DEL, 0.162,R16C29B.FCI,R16C29B.FCO,CIC1/SLICE_292:ROUTE, 0.000,R16C29B.FCO,R16C29C.FCI,CIC1/n1120:FCITOFCO_DEL, 0.162,R16C29C.FCI,R16C29C.FCO,CIC1/SLICE_291:ROUTE, 0.000,R16C29C.FCO,R16C29D.FCI,CIC1/n1121:FCITOFCO_DEL, 0.162,R16C29D.FCI,R16C29D.FCO,CIC1/SLICE_290:ROUTE, 0.000,R16C29D.FCO,R16C30A.FCI,CIC1/n1122:FCITOF0_DEL, 0.585,R16C30A.FCI,R16C30A.F0,CIC1/SLICE_289:ROUTE, 0.000,R16C30A.F0,R16C30A.DI0,CIC1/n1373_adj_2374">Data path</A> CIC1/SLICE_288 to CIC1/SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C28A.CLK to     R17C28A.Q1 <A href="#@comp:CIC1/SLICE_288">CIC1/SLICE_288</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.940<A href="#@net:CIC1/d6_0:R17C28A.Q1:R16C22A.B1:1.940">     R17C28A.Q1 to R16C22A.B1    </A> <A href="#@net:CIC1/d6_0">CIC1/d6_0</A>
C1TOFCO_DE  ---     0.889     R16C22A.B1 to    R16C22A.FCO <A href="#@comp:CIC1/SLICE_321">CIC1/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1091:R16C22A.FCO:R16C22B.FCI:0.000">    R16C22A.FCO to R16C22B.FCI   </A> <A href="#@net:CIC1/n1091">CIC1/n1091</A>
FCITOFCO_D  ---     0.162    R16C22B.FCI to    R16C22B.FCO <A href="#@comp:CIC1/SLICE_320">CIC1/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1092:R16C22B.FCO:R16C22C.FCI:0.000">    R16C22B.FCO to R16C22C.FCI   </A> <A href="#@net:CIC1/n1092">CIC1/n1092</A>
FCITOFCO_D  ---     0.162    R16C22C.FCI to    R16C22C.FCO <A href="#@comp:CIC1/SLICE_319">CIC1/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1093:R16C22C.FCO:R16C22D.FCI:0.000">    R16C22C.FCO to R16C22D.FCI   </A> <A href="#@net:CIC1/n1093">CIC1/n1093</A>
FCITOFCO_D  ---     0.162    R16C22D.FCI to    R16C22D.FCO <A href="#@comp:CIC1/SLICE_318">CIC1/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1094:R16C22D.FCO:R16C23A.FCI:0.000">    R16C22D.FCO to R16C23A.FCI   </A> <A href="#@net:CIC1/n1094">CIC1/n1094</A>
FCITOFCO_D  ---     0.162    R16C23A.FCI to    R16C23A.FCO <A href="#@comp:CIC1/SLICE_317">CIC1/SLICE_317</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1095:R16C23A.FCO:R16C23B.FCI:0.000">    R16C23A.FCO to R16C23B.FCI   </A> <A href="#@net:CIC1/n1095">CIC1/n1095</A>
FCITOFCO_D  ---     0.162    R16C23B.FCI to    R16C23B.FCO <A href="#@comp:CIC1/SLICE_316">CIC1/SLICE_316</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1096:R16C23B.FCO:R16C23C.FCI:0.000">    R16C23B.FCO to R16C23C.FCI   </A> <A href="#@net:CIC1/n1096">CIC1/n1096</A>
FCITOFCO_D  ---     0.162    R16C23C.FCI to    R16C23C.FCO <A href="#@comp:CIC1/SLICE_315">CIC1/SLICE_315</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1097:R16C23C.FCO:R16C23D.FCI:0.000">    R16C23C.FCO to R16C23D.FCI   </A> <A href="#@net:CIC1/n1097">CIC1/n1097</A>
FCITOFCO_D  ---     0.162    R16C23D.FCI to    R16C23D.FCO <A href="#@comp:CIC1/SLICE_314">CIC1/SLICE_314</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1098:R16C23D.FCO:R16C24A.FCI:0.000">    R16C23D.FCO to R16C24A.FCI   </A> <A href="#@net:CIC1/n1098">CIC1/n1098</A>
FCITOFCO_D  ---     0.162    R16C24A.FCI to    R16C24A.FCO <A href="#@comp:CIC1/SLICE_313">CIC1/SLICE_313</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1099:R16C24A.FCO:R16C24B.FCI:0.000">    R16C24A.FCO to R16C24B.FCI   </A> <A href="#@net:CIC1/n1099">CIC1/n1099</A>
FCITOFCO_D  ---     0.162    R16C24B.FCI to    R16C24B.FCO <A href="#@comp:CIC1/SLICE_312">CIC1/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1100:R16C24B.FCO:R16C24C.FCI:0.000">    R16C24B.FCO to R16C24C.FCI   </A> <A href="#@net:CIC1/n1100">CIC1/n1100</A>
FCITOFCO_D  ---     0.162    R16C24C.FCI to    R16C24C.FCO <A href="#@comp:CIC1/SLICE_311">CIC1/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1101:R16C24C.FCO:R16C24D.FCI:0.000">    R16C24C.FCO to R16C24D.FCI   </A> <A href="#@net:CIC1/n1101">CIC1/n1101</A>
FCITOFCO_D  ---     0.162    R16C24D.FCI to    R16C24D.FCO <A href="#@comp:CIC1/SLICE_310">CIC1/SLICE_310</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1102:R16C24D.FCO:R16C25A.FCI:0.000">    R16C24D.FCO to R16C25A.FCI   </A> <A href="#@net:CIC1/n1102">CIC1/n1102</A>
FCITOFCO_D  ---     0.162    R16C25A.FCI to    R16C25A.FCO <A href="#@comp:CIC1/SLICE_309">CIC1/SLICE_309</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1103:R16C25A.FCO:R16C25B.FCI:0.000">    R16C25A.FCO to R16C25B.FCI   </A> <A href="#@net:CIC1/n1103">CIC1/n1103</A>
FCITOFCO_D  ---     0.162    R16C25B.FCI to    R16C25B.FCO <A href="#@comp:CIC1/SLICE_308">CIC1/SLICE_308</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1104:R16C25B.FCO:R16C25C.FCI:0.000">    R16C25B.FCO to R16C25C.FCI   </A> <A href="#@net:CIC1/n1104">CIC1/n1104</A>
FCITOFCO_D  ---     0.162    R16C25C.FCI to    R16C25C.FCO <A href="#@comp:CIC1/SLICE_307">CIC1/SLICE_307</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1105:R16C25C.FCO:R16C25D.FCI:0.000">    R16C25C.FCO to R16C25D.FCI   </A> <A href="#@net:CIC1/n1105">CIC1/n1105</A>
FCITOFCO_D  ---     0.162    R16C25D.FCI to    R16C25D.FCO <A href="#@comp:CIC1/SLICE_306">CIC1/SLICE_306</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1106:R16C25D.FCO:R16C26A.FCI:0.000">    R16C25D.FCO to R16C26A.FCI   </A> <A href="#@net:CIC1/n1106">CIC1/n1106</A>
FCITOFCO_D  ---     0.162    R16C26A.FCI to    R16C26A.FCO <A href="#@comp:CIC1/SLICE_305">CIC1/SLICE_305</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1107:R16C26A.FCO:R16C26B.FCI:0.000">    R16C26A.FCO to R16C26B.FCI   </A> <A href="#@net:CIC1/n1107">CIC1/n1107</A>
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO <A href="#@comp:CIC1/SLICE_304">CIC1/SLICE_304</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1108:R16C26B.FCO:R16C26C.FCI:0.000">    R16C26B.FCO to R16C26C.FCI   </A> <A href="#@net:CIC1/n1108">CIC1/n1108</A>
FCITOFCO_D  ---     0.162    R16C26C.FCI to    R16C26C.FCO <A href="#@comp:CIC1/SLICE_303">CIC1/SLICE_303</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1109:R16C26C.FCO:R16C26D.FCI:0.000">    R16C26C.FCO to R16C26D.FCI   </A> <A href="#@net:CIC1/n1109">CIC1/n1109</A>
FCITOFCO_D  ---     0.162    R16C26D.FCI to    R16C26D.FCO <A href="#@comp:CIC1/SLICE_302">CIC1/SLICE_302</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1110:R16C26D.FCO:R16C27A.FCI:0.000">    R16C26D.FCO to R16C27A.FCI   </A> <A href="#@net:CIC1/n1110">CIC1/n1110</A>
FCITOFCO_D  ---     0.162    R16C27A.FCI to    R16C27A.FCO <A href="#@comp:CIC1/SLICE_301">CIC1/SLICE_301</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1111:R16C27A.FCO:R16C27B.FCI:0.000">    R16C27A.FCO to R16C27B.FCI   </A> <A href="#@net:CIC1/n1111">CIC1/n1111</A>
FCITOFCO_D  ---     0.162    R16C27B.FCI to    R16C27B.FCO <A href="#@comp:CIC1/SLICE_300">CIC1/SLICE_300</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1112:R16C27B.FCO:R16C27C.FCI:0.000">    R16C27B.FCO to R16C27C.FCI   </A> <A href="#@net:CIC1/n1112">CIC1/n1112</A>
FCITOFCO_D  ---     0.162    R16C27C.FCI to    R16C27C.FCO <A href="#@comp:CIC1/SLICE_299">CIC1/SLICE_299</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1113:R16C27C.FCO:R16C27D.FCI:0.000">    R16C27C.FCO to R16C27D.FCI   </A> <A href="#@net:CIC1/n1113">CIC1/n1113</A>
FCITOFCO_D  ---     0.162    R16C27D.FCI to    R16C27D.FCO <A href="#@comp:CIC1/SLICE_298">CIC1/SLICE_298</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1114:R16C27D.FCO:R16C28A.FCI:0.000">    R16C27D.FCO to R16C28A.FCI   </A> <A href="#@net:CIC1/n1114">CIC1/n1114</A>
FCITOFCO_D  ---     0.162    R16C28A.FCI to    R16C28A.FCO <A href="#@comp:CIC1/SLICE_297">CIC1/SLICE_297</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1115:R16C28A.FCO:R16C28B.FCI:0.000">    R16C28A.FCO to R16C28B.FCI   </A> <A href="#@net:CIC1/n1115">CIC1/n1115</A>
FCITOFCO_D  ---     0.162    R16C28B.FCI to    R16C28B.FCO <A href="#@comp:CIC1/SLICE_296">CIC1/SLICE_296</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1116:R16C28B.FCO:R16C28C.FCI:0.000">    R16C28B.FCO to R16C28C.FCI   </A> <A href="#@net:CIC1/n1116">CIC1/n1116</A>
FCITOFCO_D  ---     0.162    R16C28C.FCI to    R16C28C.FCO <A href="#@comp:CIC1/SLICE_295">CIC1/SLICE_295</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1117:R16C28C.FCO:R16C28D.FCI:0.000">    R16C28C.FCO to R16C28D.FCI   </A> <A href="#@net:CIC1/n1117">CIC1/n1117</A>
FCITOFCO_D  ---     0.162    R16C28D.FCI to    R16C28D.FCO <A href="#@comp:CIC1/SLICE_294">CIC1/SLICE_294</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1118:R16C28D.FCO:R16C29A.FCI:0.000">    R16C28D.FCO to R16C29A.FCI   </A> <A href="#@net:CIC1/n1118">CIC1/n1118</A>
FCITOFCO_D  ---     0.162    R16C29A.FCI to    R16C29A.FCO <A href="#@comp:CIC1/SLICE_293">CIC1/SLICE_293</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1119:R16C29A.FCO:R16C29B.FCI:0.000">    R16C29A.FCO to R16C29B.FCI   </A> <A href="#@net:CIC1/n1119">CIC1/n1119</A>
FCITOFCO_D  ---     0.162    R16C29B.FCI to    R16C29B.FCO <A href="#@comp:CIC1/SLICE_292">CIC1/SLICE_292</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1120:R16C29B.FCO:R16C29C.FCI:0.000">    R16C29B.FCO to R16C29C.FCI   </A> <A href="#@net:CIC1/n1120">CIC1/n1120</A>
FCITOFCO_D  ---     0.162    R16C29C.FCI to    R16C29C.FCO <A href="#@comp:CIC1/SLICE_291">CIC1/SLICE_291</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1121:R16C29C.FCO:R16C29D.FCI:0.000">    R16C29C.FCO to R16C29D.FCI   </A> <A href="#@net:CIC1/n1121">CIC1/n1121</A>
FCITOFCO_D  ---     0.162    R16C29D.FCI to    R16C29D.FCO <A href="#@comp:CIC1/SLICE_290">CIC1/SLICE_290</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1122:R16C29D.FCO:R16C30A.FCI:0.000">    R16C29D.FCO to R16C30A.FCI   </A> <A href="#@net:CIC1/n1122">CIC1/n1122</A>
FCITOF0_DE  ---     0.585    R16C30A.FCI to     R16C30A.F0 <A href="#@comp:CIC1/SLICE_289">CIC1/SLICE_289</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1373_adj_2374:R16C30A.F0:R16C30A.DI0:0.000">     R16C30A.F0 to R16C30A.DI0   </A> <A href="#@net:CIC1/n1373_adj_2374">CIC1/n1373_adj_2374</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.888   (78.2% logic, 21.8% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R17C28A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C28A.CLK:1.898">     RPLL.CLKOP to R17C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R16C30A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C30A.CLK:1.898">     RPLL.CLKOP to R16C30A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.704ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_353">CIC1/d2_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_161">CIC1/d3_i61</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.871ns  (76.8% logic, 23.2% route), 32 logic levels.

 Constraint Details:

      8.871ns physical path delay CIC1/SLICE_353 to CIC1/SLICE_161 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.704ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R11C18A.CLK,R11C18A.Q0,CIC1/SLICE_353:ROUTE, 2.055,R11C18A.Q0,R8C23A.B0,CIC1/d2_0:C0TOFCO_DEL, 1.023,R8C23A.B0,R8C23A.FCO,CIC1/SLICE_191:ROUTE, 0.000,R8C23A.FCO,R8C23B.FCI,CIC1/n1222:FCITOFCO_DEL, 0.162,R8C23B.FCI,R8C23B.FCO,CIC1/SLICE_190:ROUTE, 0.000,R8C23B.FCO,R8C23C.FCI,CIC1/n1223:FCITOFCO_DEL, 0.162,R8C23C.FCI,R8C23C.FCO,CIC1/SLICE_189:ROUTE, 0.000,R8C23C.FCO,R8C23D.FCI,CIC1/n1224:FCITOFCO_DEL, 0.162,R8C23D.FCI,R8C23D.FCO,CIC1/SLICE_188:ROUTE, 0.000,R8C23D.FCO,R8C24A.FCI,CIC1/n1225:FCITOFCO_DEL, 0.162,R8C24A.FCI,R8C24A.FCO,CIC1/SLICE_187:ROUTE, 0.000,R8C24A.FCO,R8C24B.FCI,CIC1/n1226:FCITOFCO_DEL, 0.162,R8C24B.FCI,R8C24B.FCO,CIC1/SLICE_186:ROUTE, 0.000,R8C24B.FCO,R8C24C.FCI,CIC1/n1227:FCITOFCO_DEL, 0.162,R8C24C.FCI,R8C24C.FCO,CIC1/SLICE_185:ROUTE, 0.000,R8C24C.FCO,R8C24D.FCI,CIC1/n1228:FCITOFCO_DEL, 0.162,R8C24D.FCI,R8C24D.FCO,CIC1/SLICE_184:ROUTE, 0.000,R8C24D.FCO,R8C25A.FCI,CIC1/n1229:FCITOFCO_DEL, 0.162,R8C25A.FCI,R8C25A.FCO,CIC1/SLICE_183:ROUTE, 0.000,R8C25A.FCO,R8C25B.FCI,CIC1/n1230:FCITOFCO_DEL, 0.162,R8C25B.FCI,R8C25B.FCO,CIC1/SLICE_182:ROUTE, 0.000,R8C25B.FCO,R8C25C.FCI,CIC1/n1231:FCITOFCO_DEL, 0.162,R8C25C.FCI,R8C25C.FCO,CIC1/SLICE_181:ROUTE, 0.000,R8C25C.FCO,R8C25D.FCI,CIC1/n1232:FCITOFCO_DEL, 0.162,R8C25D.FCI,R8C25D.FCO,CIC1/SLICE_180:ROUTE, 0.000,R8C25D.FCO,R8C26A.FCI,CIC1/n1233:FCITOFCO_DEL, 0.162,R8C26A.FCI,R8C26A.FCO,CIC1/SLICE_179:ROUTE, 0.000,R8C26A.FCO,R8C26B.FCI,CIC1/n1234:FCITOFCO_DEL, 0.162,R8C26B.FCI,R8C26B.FCO,CIC1/SLICE_178:ROUTE, 0.000,R8C26B.FCO,R8C26C.FCI,CIC1/n1235:FCITOFCO_DEL, 0.162,R8C26C.FCI,R8C26C.FCO,CIC1/SLICE_177:ROUTE, 0.000,R8C26C.FCO,R8C26D.FCI,CIC1/n1236:FCITOFCO_DEL, 0.162,R8C26D.FCI,R8C26D.FCO,CIC1/SLICE_176:ROUTE, 0.000,R8C26D.FCO,R8C27A.FCI,CIC1/n1237:FCITOFCO_DEL, 0.162,R8C27A.FCI,R8C27A.FCO,CIC1/SLICE_175:ROUTE, 0.000,R8C27A.FCO,R8C27B.FCI,CIC1/n1238:FCITOFCO_DEL, 0.162,R8C27B.FCI,R8C27B.FCO,CIC1/SLICE_174:ROUTE, 0.000,R8C27B.FCO,R8C27C.FCI,CIC1/n1239:FCITOFCO_DEL, 0.162,R8C27C.FCI,R8C27C.FCO,CIC1/SLICE_173:ROUTE, 0.000,R8C27C.FCO,R8C27D.FCI,CIC1/n1240:FCITOFCO_DEL, 0.162,R8C27D.FCI,R8C27D.FCO,CIC1/SLICE_172:ROUTE, 0.000,R8C27D.FCO,R8C28A.FCI,CIC1/n1241:FCITOFCO_DEL, 0.162,R8C28A.FCI,R8C28A.FCO,CIC1/SLICE_171:ROUTE, 0.000,R8C28A.FCO,R8C28B.FCI,CIC1/n1242:FCITOFCO_DEL, 0.162,R8C28B.FCI,R8C28B.FCO,CIC1/SLICE_170:ROUTE, 0.000,R8C28B.FCO,R8C28C.FCI,CIC1/n1243:FCITOFCO_DEL, 0.162,R8C28C.FCI,R8C28C.FCO,CIC1/SLICE_169:ROUTE, 0.000,R8C28C.FCO,R8C28D.FCI,CIC1/n1244:FCITOFCO_DEL, 0.162,R8C28D.FCI,R8C28D.FCO,CIC1/SLICE_168:ROUTE, 0.000,R8C28D.FCO,R8C29A.FCI,CIC1/n1245:FCITOFCO_DEL, 0.162,R8C29A.FCI,R8C29A.FCO,CIC1/SLICE_167:ROUTE, 0.000,R8C29A.FCO,R8C29B.FCI,CIC1/n1246:FCITOFCO_DEL, 0.162,R8C29B.FCI,R8C29B.FCO,CIC1/SLICE_166:ROUTE, 0.000,R8C29B.FCO,R8C29C.FCI,CIC1/n1247:FCITOFCO_DEL, 0.162,R8C29C.FCI,R8C29C.FCO,CIC1/SLICE_165:ROUTE, 0.000,R8C29C.FCO,R8C29D.FCI,CIC1/n1248:FCITOFCO_DEL, 0.162,R8C29D.FCI,R8C29D.FCO,CIC1/SLICE_164:ROUTE, 0.000,R8C29D.FCO,R8C30A.FCI,CIC1/n1249:FCITOFCO_DEL, 0.162,R8C30A.FCI,R8C30A.FCO,CIC1/SLICE_163:ROUTE, 0.000,R8C30A.FCO,R8C30B.FCI,CIC1/n1250:FCITOFCO_DEL, 0.162,R8C30B.FCI,R8C30B.FCO,CIC1/SLICE_162:ROUTE, 0.000,R8C30B.FCO,R8C30C.FCI,CIC1/n1251:FCITOF1_DEL, 0.643,R8C30C.FCI,R8C30C.F1,CIC1/SLICE_161:ROUTE, 0.000,R8C30C.F1,R8C30C.DI1,CIC1/d3_63_N_1277_61">Data path</A> CIC1/SLICE_353 to CIC1/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18A.CLK to     R11C18A.Q0 <A href="#@comp:CIC1/SLICE_353">CIC1/SLICE_353</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     2.055<A href="#@net:CIC1/d2_0:R11C18A.Q0:R8C23A.B0:2.055">     R11C18A.Q0 to R8C23A.B0     </A> <A href="#@net:CIC1/d2_0">CIC1/d2_0</A>
C0TOFCO_DE  ---     1.023      R8C23A.B0 to     R8C23A.FCO <A href="#@comp:CIC1/SLICE_191">CIC1/SLICE_191</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1222:R8C23A.FCO:R8C23B.FCI:0.000">     R8C23A.FCO to R8C23B.FCI    </A> <A href="#@net:CIC1/n1222">CIC1/n1222</A>
FCITOFCO_D  ---     0.162     R8C23B.FCI to     R8C23B.FCO <A href="#@comp:CIC1/SLICE_190">CIC1/SLICE_190</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1223:R8C23B.FCO:R8C23C.FCI:0.000">     R8C23B.FCO to R8C23C.FCI    </A> <A href="#@net:CIC1/n1223">CIC1/n1223</A>
FCITOFCO_D  ---     0.162     R8C23C.FCI to     R8C23C.FCO <A href="#@comp:CIC1/SLICE_189">CIC1/SLICE_189</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1224:R8C23C.FCO:R8C23D.FCI:0.000">     R8C23C.FCO to R8C23D.FCI    </A> <A href="#@net:CIC1/n1224">CIC1/n1224</A>
FCITOFCO_D  ---     0.162     R8C23D.FCI to     R8C23D.FCO <A href="#@comp:CIC1/SLICE_188">CIC1/SLICE_188</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1225:R8C23D.FCO:R8C24A.FCI:0.000">     R8C23D.FCO to R8C24A.FCI    </A> <A href="#@net:CIC1/n1225">CIC1/n1225</A>
FCITOFCO_D  ---     0.162     R8C24A.FCI to     R8C24A.FCO <A href="#@comp:CIC1/SLICE_187">CIC1/SLICE_187</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1226:R8C24A.FCO:R8C24B.FCI:0.000">     R8C24A.FCO to R8C24B.FCI    </A> <A href="#@net:CIC1/n1226">CIC1/n1226</A>
FCITOFCO_D  ---     0.162     R8C24B.FCI to     R8C24B.FCO <A href="#@comp:CIC1/SLICE_186">CIC1/SLICE_186</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1227:R8C24B.FCO:R8C24C.FCI:0.000">     R8C24B.FCO to R8C24C.FCI    </A> <A href="#@net:CIC1/n1227">CIC1/n1227</A>
FCITOFCO_D  ---     0.162     R8C24C.FCI to     R8C24C.FCO <A href="#@comp:CIC1/SLICE_185">CIC1/SLICE_185</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1228:R8C24C.FCO:R8C24D.FCI:0.000">     R8C24C.FCO to R8C24D.FCI    </A> <A href="#@net:CIC1/n1228">CIC1/n1228</A>
FCITOFCO_D  ---     0.162     R8C24D.FCI to     R8C24D.FCO <A href="#@comp:CIC1/SLICE_184">CIC1/SLICE_184</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1229:R8C24D.FCO:R8C25A.FCI:0.000">     R8C24D.FCO to R8C25A.FCI    </A> <A href="#@net:CIC1/n1229">CIC1/n1229</A>
FCITOFCO_D  ---     0.162     R8C25A.FCI to     R8C25A.FCO <A href="#@comp:CIC1/SLICE_183">CIC1/SLICE_183</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1230:R8C25A.FCO:R8C25B.FCI:0.000">     R8C25A.FCO to R8C25B.FCI    </A> <A href="#@net:CIC1/n1230">CIC1/n1230</A>
FCITOFCO_D  ---     0.162     R8C25B.FCI to     R8C25B.FCO <A href="#@comp:CIC1/SLICE_182">CIC1/SLICE_182</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1231:R8C25B.FCO:R8C25C.FCI:0.000">     R8C25B.FCO to R8C25C.FCI    </A> <A href="#@net:CIC1/n1231">CIC1/n1231</A>
FCITOFCO_D  ---     0.162     R8C25C.FCI to     R8C25C.FCO <A href="#@comp:CIC1/SLICE_181">CIC1/SLICE_181</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1232:R8C25C.FCO:R8C25D.FCI:0.000">     R8C25C.FCO to R8C25D.FCI    </A> <A href="#@net:CIC1/n1232">CIC1/n1232</A>
FCITOFCO_D  ---     0.162     R8C25D.FCI to     R8C25D.FCO <A href="#@comp:CIC1/SLICE_180">CIC1/SLICE_180</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1233:R8C25D.FCO:R8C26A.FCI:0.000">     R8C25D.FCO to R8C26A.FCI    </A> <A href="#@net:CIC1/n1233">CIC1/n1233</A>
FCITOFCO_D  ---     0.162     R8C26A.FCI to     R8C26A.FCO <A href="#@comp:CIC1/SLICE_179">CIC1/SLICE_179</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1234:R8C26A.FCO:R8C26B.FCI:0.000">     R8C26A.FCO to R8C26B.FCI    </A> <A href="#@net:CIC1/n1234">CIC1/n1234</A>
FCITOFCO_D  ---     0.162     R8C26B.FCI to     R8C26B.FCO <A href="#@comp:CIC1/SLICE_178">CIC1/SLICE_178</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1235:R8C26B.FCO:R8C26C.FCI:0.000">     R8C26B.FCO to R8C26C.FCI    </A> <A href="#@net:CIC1/n1235">CIC1/n1235</A>
FCITOFCO_D  ---     0.162     R8C26C.FCI to     R8C26C.FCO <A href="#@comp:CIC1/SLICE_177">CIC1/SLICE_177</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1236:R8C26C.FCO:R8C26D.FCI:0.000">     R8C26C.FCO to R8C26D.FCI    </A> <A href="#@net:CIC1/n1236">CIC1/n1236</A>
FCITOFCO_D  ---     0.162     R8C26D.FCI to     R8C26D.FCO <A href="#@comp:CIC1/SLICE_176">CIC1/SLICE_176</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1237:R8C26D.FCO:R8C27A.FCI:0.000">     R8C26D.FCO to R8C27A.FCI    </A> <A href="#@net:CIC1/n1237">CIC1/n1237</A>
FCITOFCO_D  ---     0.162     R8C27A.FCI to     R8C27A.FCO <A href="#@comp:CIC1/SLICE_175">CIC1/SLICE_175</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1238:R8C27A.FCO:R8C27B.FCI:0.000">     R8C27A.FCO to R8C27B.FCI    </A> <A href="#@net:CIC1/n1238">CIC1/n1238</A>
FCITOFCO_D  ---     0.162     R8C27B.FCI to     R8C27B.FCO <A href="#@comp:CIC1/SLICE_174">CIC1/SLICE_174</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1239:R8C27B.FCO:R8C27C.FCI:0.000">     R8C27B.FCO to R8C27C.FCI    </A> <A href="#@net:CIC1/n1239">CIC1/n1239</A>
FCITOFCO_D  ---     0.162     R8C27C.FCI to     R8C27C.FCO <A href="#@comp:CIC1/SLICE_173">CIC1/SLICE_173</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1240:R8C27C.FCO:R8C27D.FCI:0.000">     R8C27C.FCO to R8C27D.FCI    </A> <A href="#@net:CIC1/n1240">CIC1/n1240</A>
FCITOFCO_D  ---     0.162     R8C27D.FCI to     R8C27D.FCO <A href="#@comp:CIC1/SLICE_172">CIC1/SLICE_172</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1241:R8C27D.FCO:R8C28A.FCI:0.000">     R8C27D.FCO to R8C28A.FCI    </A> <A href="#@net:CIC1/n1241">CIC1/n1241</A>
FCITOFCO_D  ---     0.162     R8C28A.FCI to     R8C28A.FCO <A href="#@comp:CIC1/SLICE_171">CIC1/SLICE_171</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1242:R8C28A.FCO:R8C28B.FCI:0.000">     R8C28A.FCO to R8C28B.FCI    </A> <A href="#@net:CIC1/n1242">CIC1/n1242</A>
FCITOFCO_D  ---     0.162     R8C28B.FCI to     R8C28B.FCO <A href="#@comp:CIC1/SLICE_170">CIC1/SLICE_170</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1243:R8C28B.FCO:R8C28C.FCI:0.000">     R8C28B.FCO to R8C28C.FCI    </A> <A href="#@net:CIC1/n1243">CIC1/n1243</A>
FCITOFCO_D  ---     0.162     R8C28C.FCI to     R8C28C.FCO <A href="#@comp:CIC1/SLICE_169">CIC1/SLICE_169</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1244:R8C28C.FCO:R8C28D.FCI:0.000">     R8C28C.FCO to R8C28D.FCI    </A> <A href="#@net:CIC1/n1244">CIC1/n1244</A>
FCITOFCO_D  ---     0.162     R8C28D.FCI to     R8C28D.FCO <A href="#@comp:CIC1/SLICE_168">CIC1/SLICE_168</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1245:R8C28D.FCO:R8C29A.FCI:0.000">     R8C28D.FCO to R8C29A.FCI    </A> <A href="#@net:CIC1/n1245">CIC1/n1245</A>
FCITOFCO_D  ---     0.162     R8C29A.FCI to     R8C29A.FCO <A href="#@comp:CIC1/SLICE_167">CIC1/SLICE_167</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1246:R8C29A.FCO:R8C29B.FCI:0.000">     R8C29A.FCO to R8C29B.FCI    </A> <A href="#@net:CIC1/n1246">CIC1/n1246</A>
FCITOFCO_D  ---     0.162     R8C29B.FCI to     R8C29B.FCO <A href="#@comp:CIC1/SLICE_166">CIC1/SLICE_166</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1247:R8C29B.FCO:R8C29C.FCI:0.000">     R8C29B.FCO to R8C29C.FCI    </A> <A href="#@net:CIC1/n1247">CIC1/n1247</A>
FCITOFCO_D  ---     0.162     R8C29C.FCI to     R8C29C.FCO <A href="#@comp:CIC1/SLICE_165">CIC1/SLICE_165</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1248:R8C29C.FCO:R8C29D.FCI:0.000">     R8C29C.FCO to R8C29D.FCI    </A> <A href="#@net:CIC1/n1248">CIC1/n1248</A>
FCITOFCO_D  ---     0.162     R8C29D.FCI to     R8C29D.FCO <A href="#@comp:CIC1/SLICE_164">CIC1/SLICE_164</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1249:R8C29D.FCO:R8C30A.FCI:0.000">     R8C29D.FCO to R8C30A.FCI    </A> <A href="#@net:CIC1/n1249">CIC1/n1249</A>
FCITOFCO_D  ---     0.162     R8C30A.FCI to     R8C30A.FCO <A href="#@comp:CIC1/SLICE_163">CIC1/SLICE_163</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1250:R8C30A.FCO:R8C30B.FCI:0.000">     R8C30A.FCO to R8C30B.FCI    </A> <A href="#@net:CIC1/n1250">CIC1/n1250</A>
FCITOFCO_D  ---     0.162     R8C30B.FCI to     R8C30B.FCO <A href="#@comp:CIC1/SLICE_162">CIC1/SLICE_162</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1251:R8C30B.FCO:R8C30C.FCI:0.000">     R8C30B.FCO to R8C30C.FCI    </A> <A href="#@net:CIC1/n1251">CIC1/n1251</A>
FCITOF1_DE  ---     0.643     R8C30C.FCI to      R8C30C.F1 <A href="#@comp:CIC1/SLICE_161">CIC1/SLICE_161</A>
ROUTE         1     0.000<A href="#@net:CIC1/d3_63_N_1277_61:R8C30C.F1:R8C30C.DI1:0.000">      R8C30C.F1 to R8C30C.DI1    </A> <A href="#@net:CIC1/d3_63_N_1277_61">CIC1/d3_63_N_1277_61</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.871   (76.8% logic, 23.2% route), 32 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18A.CLK:1.898">     RPLL.CLKOP to R11C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R8C30C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R8C30C.CLK:1.898">     RPLL.CLKOP to R8C30C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.677ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_287">CIC1/d6_i0_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_289">CIC1/d7_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.844ns  (76.7% logic, 23.3% route), 33 logic levels.

 Constraint Details:

      8.844ns physical path delay CIC1/SLICE_287 to CIC1/SLICE_289 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.677ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R17C28B.CLK,R17C28B.Q1,CIC1/SLICE_287:ROUTE, 2.058,R17C28B.Q1,R16C22B.B1,CIC1/d6_2:C1TOFCO_DEL, 0.889,R16C22B.B1,R16C22B.FCO,CIC1/SLICE_320:ROUTE, 0.000,R16C22B.FCO,R16C22C.FCI,CIC1/n1092:FCITOFCO_DEL, 0.162,R16C22C.FCI,R16C22C.FCO,CIC1/SLICE_319:ROUTE, 0.000,R16C22C.FCO,R16C22D.FCI,CIC1/n1093:FCITOFCO_DEL, 0.162,R16C22D.FCI,R16C22D.FCO,CIC1/SLICE_318:ROUTE, 0.000,R16C22D.FCO,R16C23A.FCI,CIC1/n1094:FCITOFCO_DEL, 0.162,R16C23A.FCI,R16C23A.FCO,CIC1/SLICE_317:ROUTE, 0.000,R16C23A.FCO,R16C23B.FCI,CIC1/n1095:FCITOFCO_DEL, 0.162,R16C23B.FCI,R16C23B.FCO,CIC1/SLICE_316:ROUTE, 0.000,R16C23B.FCO,R16C23C.FCI,CIC1/n1096:FCITOFCO_DEL, 0.162,R16C23C.FCI,R16C23C.FCO,CIC1/SLICE_315:ROUTE, 0.000,R16C23C.FCO,R16C23D.FCI,CIC1/n1097:FCITOFCO_DEL, 0.162,R16C23D.FCI,R16C23D.FCO,CIC1/SLICE_314:ROUTE, 0.000,R16C23D.FCO,R16C24A.FCI,CIC1/n1098:FCITOFCO_DEL, 0.162,R16C24A.FCI,R16C24A.FCO,CIC1/SLICE_313:ROUTE, 0.000,R16C24A.FCO,R16C24B.FCI,CIC1/n1099:FCITOFCO_DEL, 0.162,R16C24B.FCI,R16C24B.FCO,CIC1/SLICE_312:ROUTE, 0.000,R16C24B.FCO,R16C24C.FCI,CIC1/n1100:FCITOFCO_DEL, 0.162,R16C24C.FCI,R16C24C.FCO,CIC1/SLICE_311:ROUTE, 0.000,R16C24C.FCO,R16C24D.FCI,CIC1/n1101:FCITOFCO_DEL, 0.162,R16C24D.FCI,R16C24D.FCO,CIC1/SLICE_310:ROUTE, 0.000,R16C24D.FCO,R16C25A.FCI,CIC1/n1102:FCITOFCO_DEL, 0.162,R16C25A.FCI,R16C25A.FCO,CIC1/SLICE_309:ROUTE, 0.000,R16C25A.FCO,R16C25B.FCI,CIC1/n1103:FCITOFCO_DEL, 0.162,R16C25B.FCI,R16C25B.FCO,CIC1/SLICE_308:ROUTE, 0.000,R16C25B.FCO,R16C25C.FCI,CIC1/n1104:FCITOFCO_DEL, 0.162,R16C25C.FCI,R16C25C.FCO,CIC1/SLICE_307:ROUTE, 0.000,R16C25C.FCO,R16C25D.FCI,CIC1/n1105:FCITOFCO_DEL, 0.162,R16C25D.FCI,R16C25D.FCO,CIC1/SLICE_306:ROUTE, 0.000,R16C25D.FCO,R16C26A.FCI,CIC1/n1106:FCITOFCO_DEL, 0.162,R16C26A.FCI,R16C26A.FCO,CIC1/SLICE_305:ROUTE, 0.000,R16C26A.FCO,R16C26B.FCI,CIC1/n1107:FCITOFCO_DEL, 0.162,R16C26B.FCI,R16C26B.FCO,CIC1/SLICE_304:ROUTE, 0.000,R16C26B.FCO,R16C26C.FCI,CIC1/n1108:FCITOFCO_DEL, 0.162,R16C26C.FCI,R16C26C.FCO,CIC1/SLICE_303:ROUTE, 0.000,R16C26C.FCO,R16C26D.FCI,CIC1/n1109:FCITOFCO_DEL, 0.162,R16C26D.FCI,R16C26D.FCO,CIC1/SLICE_302:ROUTE, 0.000,R16C26D.FCO,R16C27A.FCI,CIC1/n1110:FCITOFCO_DEL, 0.162,R16C27A.FCI,R16C27A.FCO,CIC1/SLICE_301:ROUTE, 0.000,R16C27A.FCO,R16C27B.FCI,CIC1/n1111:FCITOFCO_DEL, 0.162,R16C27B.FCI,R16C27B.FCO,CIC1/SLICE_300:ROUTE, 0.000,R16C27B.FCO,R16C27C.FCI,CIC1/n1112:FCITOFCO_DEL, 0.162,R16C27C.FCI,R16C27C.FCO,CIC1/SLICE_299:ROUTE, 0.000,R16C27C.FCO,R16C27D.FCI,CIC1/n1113:FCITOFCO_DEL, 0.162,R16C27D.FCI,R16C27D.FCO,CIC1/SLICE_298:ROUTE, 0.000,R16C27D.FCO,R16C28A.FCI,CIC1/n1114:FCITOFCO_DEL, 0.162,R16C28A.FCI,R16C28A.FCO,CIC1/SLICE_297:ROUTE, 0.000,R16C28A.FCO,R16C28B.FCI,CIC1/n1115:FCITOFCO_DEL, 0.162,R16C28B.FCI,R16C28B.FCO,CIC1/SLICE_296:ROUTE, 0.000,R16C28B.FCO,R16C28C.FCI,CIC1/n1116:FCITOFCO_DEL, 0.162,R16C28C.FCI,R16C28C.FCO,CIC1/SLICE_295:ROUTE, 0.000,R16C28C.FCO,R16C28D.FCI,CIC1/n1117:FCITOFCO_DEL, 0.162,R16C28D.FCI,R16C28D.FCO,CIC1/SLICE_294:ROUTE, 0.000,R16C28D.FCO,R16C29A.FCI,CIC1/n1118:FCITOFCO_DEL, 0.162,R16C29A.FCI,R16C29A.FCO,CIC1/SLICE_293:ROUTE, 0.000,R16C29A.FCO,R16C29B.FCI,CIC1/n1119:FCITOFCO_DEL, 0.162,R16C29B.FCI,R16C29B.FCO,CIC1/SLICE_292:ROUTE, 0.000,R16C29B.FCO,R16C29C.FCI,CIC1/n1120:FCITOFCO_DEL, 0.162,R16C29C.FCI,R16C29C.FCO,CIC1/SLICE_291:ROUTE, 0.000,R16C29C.FCO,R16C29D.FCI,CIC1/n1121:FCITOFCO_DEL, 0.162,R16C29D.FCI,R16C29D.FCO,CIC1/SLICE_290:ROUTE, 0.000,R16C29D.FCO,R16C30A.FCI,CIC1/n1122:FCITOF0_DEL, 0.585,R16C30A.FCI,R16C30A.F0,CIC1/SLICE_289:ROUTE, 0.000,R16C30A.F0,R16C30A.DI0,CIC1/n1373_adj_2374">Data path</A> CIC1/SLICE_287 to CIC1/SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C28B.CLK to     R17C28B.Q1 <A href="#@comp:CIC1/SLICE_287">CIC1/SLICE_287</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.058<A href="#@net:CIC1/d6_2:R17C28B.Q1:R16C22B.B1:2.058">     R17C28B.Q1 to R16C22B.B1    </A> <A href="#@net:CIC1/d6_2">CIC1/d6_2</A>
C1TOFCO_DE  ---     0.889     R16C22B.B1 to    R16C22B.FCO <A href="#@comp:CIC1/SLICE_320">CIC1/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1092:R16C22B.FCO:R16C22C.FCI:0.000">    R16C22B.FCO to R16C22C.FCI   </A> <A href="#@net:CIC1/n1092">CIC1/n1092</A>
FCITOFCO_D  ---     0.162    R16C22C.FCI to    R16C22C.FCO <A href="#@comp:CIC1/SLICE_319">CIC1/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1093:R16C22C.FCO:R16C22D.FCI:0.000">    R16C22C.FCO to R16C22D.FCI   </A> <A href="#@net:CIC1/n1093">CIC1/n1093</A>
FCITOFCO_D  ---     0.162    R16C22D.FCI to    R16C22D.FCO <A href="#@comp:CIC1/SLICE_318">CIC1/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1094:R16C22D.FCO:R16C23A.FCI:0.000">    R16C22D.FCO to R16C23A.FCI   </A> <A href="#@net:CIC1/n1094">CIC1/n1094</A>
FCITOFCO_D  ---     0.162    R16C23A.FCI to    R16C23A.FCO <A href="#@comp:CIC1/SLICE_317">CIC1/SLICE_317</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1095:R16C23A.FCO:R16C23B.FCI:0.000">    R16C23A.FCO to R16C23B.FCI   </A> <A href="#@net:CIC1/n1095">CIC1/n1095</A>
FCITOFCO_D  ---     0.162    R16C23B.FCI to    R16C23B.FCO <A href="#@comp:CIC1/SLICE_316">CIC1/SLICE_316</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1096:R16C23B.FCO:R16C23C.FCI:0.000">    R16C23B.FCO to R16C23C.FCI   </A> <A href="#@net:CIC1/n1096">CIC1/n1096</A>
FCITOFCO_D  ---     0.162    R16C23C.FCI to    R16C23C.FCO <A href="#@comp:CIC1/SLICE_315">CIC1/SLICE_315</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1097:R16C23C.FCO:R16C23D.FCI:0.000">    R16C23C.FCO to R16C23D.FCI   </A> <A href="#@net:CIC1/n1097">CIC1/n1097</A>
FCITOFCO_D  ---     0.162    R16C23D.FCI to    R16C23D.FCO <A href="#@comp:CIC1/SLICE_314">CIC1/SLICE_314</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1098:R16C23D.FCO:R16C24A.FCI:0.000">    R16C23D.FCO to R16C24A.FCI   </A> <A href="#@net:CIC1/n1098">CIC1/n1098</A>
FCITOFCO_D  ---     0.162    R16C24A.FCI to    R16C24A.FCO <A href="#@comp:CIC1/SLICE_313">CIC1/SLICE_313</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1099:R16C24A.FCO:R16C24B.FCI:0.000">    R16C24A.FCO to R16C24B.FCI   </A> <A href="#@net:CIC1/n1099">CIC1/n1099</A>
FCITOFCO_D  ---     0.162    R16C24B.FCI to    R16C24B.FCO <A href="#@comp:CIC1/SLICE_312">CIC1/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1100:R16C24B.FCO:R16C24C.FCI:0.000">    R16C24B.FCO to R16C24C.FCI   </A> <A href="#@net:CIC1/n1100">CIC1/n1100</A>
FCITOFCO_D  ---     0.162    R16C24C.FCI to    R16C24C.FCO <A href="#@comp:CIC1/SLICE_311">CIC1/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1101:R16C24C.FCO:R16C24D.FCI:0.000">    R16C24C.FCO to R16C24D.FCI   </A> <A href="#@net:CIC1/n1101">CIC1/n1101</A>
FCITOFCO_D  ---     0.162    R16C24D.FCI to    R16C24D.FCO <A href="#@comp:CIC1/SLICE_310">CIC1/SLICE_310</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1102:R16C24D.FCO:R16C25A.FCI:0.000">    R16C24D.FCO to R16C25A.FCI   </A> <A href="#@net:CIC1/n1102">CIC1/n1102</A>
FCITOFCO_D  ---     0.162    R16C25A.FCI to    R16C25A.FCO <A href="#@comp:CIC1/SLICE_309">CIC1/SLICE_309</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1103:R16C25A.FCO:R16C25B.FCI:0.000">    R16C25A.FCO to R16C25B.FCI   </A> <A href="#@net:CIC1/n1103">CIC1/n1103</A>
FCITOFCO_D  ---     0.162    R16C25B.FCI to    R16C25B.FCO <A href="#@comp:CIC1/SLICE_308">CIC1/SLICE_308</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1104:R16C25B.FCO:R16C25C.FCI:0.000">    R16C25B.FCO to R16C25C.FCI   </A> <A href="#@net:CIC1/n1104">CIC1/n1104</A>
FCITOFCO_D  ---     0.162    R16C25C.FCI to    R16C25C.FCO <A href="#@comp:CIC1/SLICE_307">CIC1/SLICE_307</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1105:R16C25C.FCO:R16C25D.FCI:0.000">    R16C25C.FCO to R16C25D.FCI   </A> <A href="#@net:CIC1/n1105">CIC1/n1105</A>
FCITOFCO_D  ---     0.162    R16C25D.FCI to    R16C25D.FCO <A href="#@comp:CIC1/SLICE_306">CIC1/SLICE_306</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1106:R16C25D.FCO:R16C26A.FCI:0.000">    R16C25D.FCO to R16C26A.FCI   </A> <A href="#@net:CIC1/n1106">CIC1/n1106</A>
FCITOFCO_D  ---     0.162    R16C26A.FCI to    R16C26A.FCO <A href="#@comp:CIC1/SLICE_305">CIC1/SLICE_305</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1107:R16C26A.FCO:R16C26B.FCI:0.000">    R16C26A.FCO to R16C26B.FCI   </A> <A href="#@net:CIC1/n1107">CIC1/n1107</A>
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO <A href="#@comp:CIC1/SLICE_304">CIC1/SLICE_304</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1108:R16C26B.FCO:R16C26C.FCI:0.000">    R16C26B.FCO to R16C26C.FCI   </A> <A href="#@net:CIC1/n1108">CIC1/n1108</A>
FCITOFCO_D  ---     0.162    R16C26C.FCI to    R16C26C.FCO <A href="#@comp:CIC1/SLICE_303">CIC1/SLICE_303</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1109:R16C26C.FCO:R16C26D.FCI:0.000">    R16C26C.FCO to R16C26D.FCI   </A> <A href="#@net:CIC1/n1109">CIC1/n1109</A>
FCITOFCO_D  ---     0.162    R16C26D.FCI to    R16C26D.FCO <A href="#@comp:CIC1/SLICE_302">CIC1/SLICE_302</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1110:R16C26D.FCO:R16C27A.FCI:0.000">    R16C26D.FCO to R16C27A.FCI   </A> <A href="#@net:CIC1/n1110">CIC1/n1110</A>
FCITOFCO_D  ---     0.162    R16C27A.FCI to    R16C27A.FCO <A href="#@comp:CIC1/SLICE_301">CIC1/SLICE_301</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1111:R16C27A.FCO:R16C27B.FCI:0.000">    R16C27A.FCO to R16C27B.FCI   </A> <A href="#@net:CIC1/n1111">CIC1/n1111</A>
FCITOFCO_D  ---     0.162    R16C27B.FCI to    R16C27B.FCO <A href="#@comp:CIC1/SLICE_300">CIC1/SLICE_300</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1112:R16C27B.FCO:R16C27C.FCI:0.000">    R16C27B.FCO to R16C27C.FCI   </A> <A href="#@net:CIC1/n1112">CIC1/n1112</A>
FCITOFCO_D  ---     0.162    R16C27C.FCI to    R16C27C.FCO <A href="#@comp:CIC1/SLICE_299">CIC1/SLICE_299</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1113:R16C27C.FCO:R16C27D.FCI:0.000">    R16C27C.FCO to R16C27D.FCI   </A> <A href="#@net:CIC1/n1113">CIC1/n1113</A>
FCITOFCO_D  ---     0.162    R16C27D.FCI to    R16C27D.FCO <A href="#@comp:CIC1/SLICE_298">CIC1/SLICE_298</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1114:R16C27D.FCO:R16C28A.FCI:0.000">    R16C27D.FCO to R16C28A.FCI   </A> <A href="#@net:CIC1/n1114">CIC1/n1114</A>
FCITOFCO_D  ---     0.162    R16C28A.FCI to    R16C28A.FCO <A href="#@comp:CIC1/SLICE_297">CIC1/SLICE_297</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1115:R16C28A.FCO:R16C28B.FCI:0.000">    R16C28A.FCO to R16C28B.FCI   </A> <A href="#@net:CIC1/n1115">CIC1/n1115</A>
FCITOFCO_D  ---     0.162    R16C28B.FCI to    R16C28B.FCO <A href="#@comp:CIC1/SLICE_296">CIC1/SLICE_296</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1116:R16C28B.FCO:R16C28C.FCI:0.000">    R16C28B.FCO to R16C28C.FCI   </A> <A href="#@net:CIC1/n1116">CIC1/n1116</A>
FCITOFCO_D  ---     0.162    R16C28C.FCI to    R16C28C.FCO <A href="#@comp:CIC1/SLICE_295">CIC1/SLICE_295</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1117:R16C28C.FCO:R16C28D.FCI:0.000">    R16C28C.FCO to R16C28D.FCI   </A> <A href="#@net:CIC1/n1117">CIC1/n1117</A>
FCITOFCO_D  ---     0.162    R16C28D.FCI to    R16C28D.FCO <A href="#@comp:CIC1/SLICE_294">CIC1/SLICE_294</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1118:R16C28D.FCO:R16C29A.FCI:0.000">    R16C28D.FCO to R16C29A.FCI   </A> <A href="#@net:CIC1/n1118">CIC1/n1118</A>
FCITOFCO_D  ---     0.162    R16C29A.FCI to    R16C29A.FCO <A href="#@comp:CIC1/SLICE_293">CIC1/SLICE_293</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1119:R16C29A.FCO:R16C29B.FCI:0.000">    R16C29A.FCO to R16C29B.FCI   </A> <A href="#@net:CIC1/n1119">CIC1/n1119</A>
FCITOFCO_D  ---     0.162    R16C29B.FCI to    R16C29B.FCO <A href="#@comp:CIC1/SLICE_292">CIC1/SLICE_292</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1120:R16C29B.FCO:R16C29C.FCI:0.000">    R16C29B.FCO to R16C29C.FCI   </A> <A href="#@net:CIC1/n1120">CIC1/n1120</A>
FCITOFCO_D  ---     0.162    R16C29C.FCI to    R16C29C.FCO <A href="#@comp:CIC1/SLICE_291">CIC1/SLICE_291</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1121:R16C29C.FCO:R16C29D.FCI:0.000">    R16C29C.FCO to R16C29D.FCI   </A> <A href="#@net:CIC1/n1121">CIC1/n1121</A>
FCITOFCO_D  ---     0.162    R16C29D.FCI to    R16C29D.FCO <A href="#@comp:CIC1/SLICE_290">CIC1/SLICE_290</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1122:R16C29D.FCO:R16C30A.FCI:0.000">    R16C29D.FCO to R16C30A.FCI   </A> <A href="#@net:CIC1/n1122">CIC1/n1122</A>
FCITOF0_DE  ---     0.585    R16C30A.FCI to     R16C30A.F0 <A href="#@comp:CIC1/SLICE_289">CIC1/SLICE_289</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1373_adj_2374:R16C30A.F0:R16C30A.DI0:0.000">     R16C30A.F0 to R16C30A.DI0   </A> <A href="#@net:CIC1/n1373_adj_2374">CIC1/n1373_adj_2374</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.844   (76.7% logic, 23.3% route), 33 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R17C28B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C28B.CLK:1.898">     RPLL.CLKOP to R17C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R16C30A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C30A.CLK:1.898">     RPLL.CLKOP to R16C30A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.646ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_353">CIC1/d2_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_161">CIC1/d3_i60</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.813ns  (76.7% logic, 23.3% route), 32 logic levels.

 Constraint Details:

      8.813ns physical path delay CIC1/SLICE_353 to CIC1/SLICE_161 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.646ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R11C18A.CLK,R11C18A.Q0,CIC1/SLICE_353:ROUTE, 2.055,R11C18A.Q0,R8C23A.B0,CIC1/d2_0:C0TOFCO_DEL, 1.023,R8C23A.B0,R8C23A.FCO,CIC1/SLICE_191:ROUTE, 0.000,R8C23A.FCO,R8C23B.FCI,CIC1/n1222:FCITOFCO_DEL, 0.162,R8C23B.FCI,R8C23B.FCO,CIC1/SLICE_190:ROUTE, 0.000,R8C23B.FCO,R8C23C.FCI,CIC1/n1223:FCITOFCO_DEL, 0.162,R8C23C.FCI,R8C23C.FCO,CIC1/SLICE_189:ROUTE, 0.000,R8C23C.FCO,R8C23D.FCI,CIC1/n1224:FCITOFCO_DEL, 0.162,R8C23D.FCI,R8C23D.FCO,CIC1/SLICE_188:ROUTE, 0.000,R8C23D.FCO,R8C24A.FCI,CIC1/n1225:FCITOFCO_DEL, 0.162,R8C24A.FCI,R8C24A.FCO,CIC1/SLICE_187:ROUTE, 0.000,R8C24A.FCO,R8C24B.FCI,CIC1/n1226:FCITOFCO_DEL, 0.162,R8C24B.FCI,R8C24B.FCO,CIC1/SLICE_186:ROUTE, 0.000,R8C24B.FCO,R8C24C.FCI,CIC1/n1227:FCITOFCO_DEL, 0.162,R8C24C.FCI,R8C24C.FCO,CIC1/SLICE_185:ROUTE, 0.000,R8C24C.FCO,R8C24D.FCI,CIC1/n1228:FCITOFCO_DEL, 0.162,R8C24D.FCI,R8C24D.FCO,CIC1/SLICE_184:ROUTE, 0.000,R8C24D.FCO,R8C25A.FCI,CIC1/n1229:FCITOFCO_DEL, 0.162,R8C25A.FCI,R8C25A.FCO,CIC1/SLICE_183:ROUTE, 0.000,R8C25A.FCO,R8C25B.FCI,CIC1/n1230:FCITOFCO_DEL, 0.162,R8C25B.FCI,R8C25B.FCO,CIC1/SLICE_182:ROUTE, 0.000,R8C25B.FCO,R8C25C.FCI,CIC1/n1231:FCITOFCO_DEL, 0.162,R8C25C.FCI,R8C25C.FCO,CIC1/SLICE_181:ROUTE, 0.000,R8C25C.FCO,R8C25D.FCI,CIC1/n1232:FCITOFCO_DEL, 0.162,R8C25D.FCI,R8C25D.FCO,CIC1/SLICE_180:ROUTE, 0.000,R8C25D.FCO,R8C26A.FCI,CIC1/n1233:FCITOFCO_DEL, 0.162,R8C26A.FCI,R8C26A.FCO,CIC1/SLICE_179:ROUTE, 0.000,R8C26A.FCO,R8C26B.FCI,CIC1/n1234:FCITOFCO_DEL, 0.162,R8C26B.FCI,R8C26B.FCO,CIC1/SLICE_178:ROUTE, 0.000,R8C26B.FCO,R8C26C.FCI,CIC1/n1235:FCITOFCO_DEL, 0.162,R8C26C.FCI,R8C26C.FCO,CIC1/SLICE_177:ROUTE, 0.000,R8C26C.FCO,R8C26D.FCI,CIC1/n1236:FCITOFCO_DEL, 0.162,R8C26D.FCI,R8C26D.FCO,CIC1/SLICE_176:ROUTE, 0.000,R8C26D.FCO,R8C27A.FCI,CIC1/n1237:FCITOFCO_DEL, 0.162,R8C27A.FCI,R8C27A.FCO,CIC1/SLICE_175:ROUTE, 0.000,R8C27A.FCO,R8C27B.FCI,CIC1/n1238:FCITOFCO_DEL, 0.162,R8C27B.FCI,R8C27B.FCO,CIC1/SLICE_174:ROUTE, 0.000,R8C27B.FCO,R8C27C.FCI,CIC1/n1239:FCITOFCO_DEL, 0.162,R8C27C.FCI,R8C27C.FCO,CIC1/SLICE_173:ROUTE, 0.000,R8C27C.FCO,R8C27D.FCI,CIC1/n1240:FCITOFCO_DEL, 0.162,R8C27D.FCI,R8C27D.FCO,CIC1/SLICE_172:ROUTE, 0.000,R8C27D.FCO,R8C28A.FCI,CIC1/n1241:FCITOFCO_DEL, 0.162,R8C28A.FCI,R8C28A.FCO,CIC1/SLICE_171:ROUTE, 0.000,R8C28A.FCO,R8C28B.FCI,CIC1/n1242:FCITOFCO_DEL, 0.162,R8C28B.FCI,R8C28B.FCO,CIC1/SLICE_170:ROUTE, 0.000,R8C28B.FCO,R8C28C.FCI,CIC1/n1243:FCITOFCO_DEL, 0.162,R8C28C.FCI,R8C28C.FCO,CIC1/SLICE_169:ROUTE, 0.000,R8C28C.FCO,R8C28D.FCI,CIC1/n1244:FCITOFCO_DEL, 0.162,R8C28D.FCI,R8C28D.FCO,CIC1/SLICE_168:ROUTE, 0.000,R8C28D.FCO,R8C29A.FCI,CIC1/n1245:FCITOFCO_DEL, 0.162,R8C29A.FCI,R8C29A.FCO,CIC1/SLICE_167:ROUTE, 0.000,R8C29A.FCO,R8C29B.FCI,CIC1/n1246:FCITOFCO_DEL, 0.162,R8C29B.FCI,R8C29B.FCO,CIC1/SLICE_166:ROUTE, 0.000,R8C29B.FCO,R8C29C.FCI,CIC1/n1247:FCITOFCO_DEL, 0.162,R8C29C.FCI,R8C29C.FCO,CIC1/SLICE_165:ROUTE, 0.000,R8C29C.FCO,R8C29D.FCI,CIC1/n1248:FCITOFCO_DEL, 0.162,R8C29D.FCI,R8C29D.FCO,CIC1/SLICE_164:ROUTE, 0.000,R8C29D.FCO,R8C30A.FCI,CIC1/n1249:FCITOFCO_DEL, 0.162,R8C30A.FCI,R8C30A.FCO,CIC1/SLICE_163:ROUTE, 0.000,R8C30A.FCO,R8C30B.FCI,CIC1/n1250:FCITOFCO_DEL, 0.162,R8C30B.FCI,R8C30B.FCO,CIC1/SLICE_162:ROUTE, 0.000,R8C30B.FCO,R8C30C.FCI,CIC1/n1251:FCITOF0_DEL, 0.585,R8C30C.FCI,R8C30C.F0,CIC1/SLICE_161:ROUTE, 0.000,R8C30C.F0,R8C30C.DI0,CIC1/d3_63_N_1277_60">Data path</A> CIC1/SLICE_353 to CIC1/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18A.CLK to     R11C18A.Q0 <A href="#@comp:CIC1/SLICE_353">CIC1/SLICE_353</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     2.055<A href="#@net:CIC1/d2_0:R11C18A.Q0:R8C23A.B0:2.055">     R11C18A.Q0 to R8C23A.B0     </A> <A href="#@net:CIC1/d2_0">CIC1/d2_0</A>
C0TOFCO_DE  ---     1.023      R8C23A.B0 to     R8C23A.FCO <A href="#@comp:CIC1/SLICE_191">CIC1/SLICE_191</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1222:R8C23A.FCO:R8C23B.FCI:0.000">     R8C23A.FCO to R8C23B.FCI    </A> <A href="#@net:CIC1/n1222">CIC1/n1222</A>
FCITOFCO_D  ---     0.162     R8C23B.FCI to     R8C23B.FCO <A href="#@comp:CIC1/SLICE_190">CIC1/SLICE_190</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1223:R8C23B.FCO:R8C23C.FCI:0.000">     R8C23B.FCO to R8C23C.FCI    </A> <A href="#@net:CIC1/n1223">CIC1/n1223</A>
FCITOFCO_D  ---     0.162     R8C23C.FCI to     R8C23C.FCO <A href="#@comp:CIC1/SLICE_189">CIC1/SLICE_189</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1224:R8C23C.FCO:R8C23D.FCI:0.000">     R8C23C.FCO to R8C23D.FCI    </A> <A href="#@net:CIC1/n1224">CIC1/n1224</A>
FCITOFCO_D  ---     0.162     R8C23D.FCI to     R8C23D.FCO <A href="#@comp:CIC1/SLICE_188">CIC1/SLICE_188</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1225:R8C23D.FCO:R8C24A.FCI:0.000">     R8C23D.FCO to R8C24A.FCI    </A> <A href="#@net:CIC1/n1225">CIC1/n1225</A>
FCITOFCO_D  ---     0.162     R8C24A.FCI to     R8C24A.FCO <A href="#@comp:CIC1/SLICE_187">CIC1/SLICE_187</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1226:R8C24A.FCO:R8C24B.FCI:0.000">     R8C24A.FCO to R8C24B.FCI    </A> <A href="#@net:CIC1/n1226">CIC1/n1226</A>
FCITOFCO_D  ---     0.162     R8C24B.FCI to     R8C24B.FCO <A href="#@comp:CIC1/SLICE_186">CIC1/SLICE_186</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1227:R8C24B.FCO:R8C24C.FCI:0.000">     R8C24B.FCO to R8C24C.FCI    </A> <A href="#@net:CIC1/n1227">CIC1/n1227</A>
FCITOFCO_D  ---     0.162     R8C24C.FCI to     R8C24C.FCO <A href="#@comp:CIC1/SLICE_185">CIC1/SLICE_185</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1228:R8C24C.FCO:R8C24D.FCI:0.000">     R8C24C.FCO to R8C24D.FCI    </A> <A href="#@net:CIC1/n1228">CIC1/n1228</A>
FCITOFCO_D  ---     0.162     R8C24D.FCI to     R8C24D.FCO <A href="#@comp:CIC1/SLICE_184">CIC1/SLICE_184</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1229:R8C24D.FCO:R8C25A.FCI:0.000">     R8C24D.FCO to R8C25A.FCI    </A> <A href="#@net:CIC1/n1229">CIC1/n1229</A>
FCITOFCO_D  ---     0.162     R8C25A.FCI to     R8C25A.FCO <A href="#@comp:CIC1/SLICE_183">CIC1/SLICE_183</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1230:R8C25A.FCO:R8C25B.FCI:0.000">     R8C25A.FCO to R8C25B.FCI    </A> <A href="#@net:CIC1/n1230">CIC1/n1230</A>
FCITOFCO_D  ---     0.162     R8C25B.FCI to     R8C25B.FCO <A href="#@comp:CIC1/SLICE_182">CIC1/SLICE_182</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1231:R8C25B.FCO:R8C25C.FCI:0.000">     R8C25B.FCO to R8C25C.FCI    </A> <A href="#@net:CIC1/n1231">CIC1/n1231</A>
FCITOFCO_D  ---     0.162     R8C25C.FCI to     R8C25C.FCO <A href="#@comp:CIC1/SLICE_181">CIC1/SLICE_181</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1232:R8C25C.FCO:R8C25D.FCI:0.000">     R8C25C.FCO to R8C25D.FCI    </A> <A href="#@net:CIC1/n1232">CIC1/n1232</A>
FCITOFCO_D  ---     0.162     R8C25D.FCI to     R8C25D.FCO <A href="#@comp:CIC1/SLICE_180">CIC1/SLICE_180</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1233:R8C25D.FCO:R8C26A.FCI:0.000">     R8C25D.FCO to R8C26A.FCI    </A> <A href="#@net:CIC1/n1233">CIC1/n1233</A>
FCITOFCO_D  ---     0.162     R8C26A.FCI to     R8C26A.FCO <A href="#@comp:CIC1/SLICE_179">CIC1/SLICE_179</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1234:R8C26A.FCO:R8C26B.FCI:0.000">     R8C26A.FCO to R8C26B.FCI    </A> <A href="#@net:CIC1/n1234">CIC1/n1234</A>
FCITOFCO_D  ---     0.162     R8C26B.FCI to     R8C26B.FCO <A href="#@comp:CIC1/SLICE_178">CIC1/SLICE_178</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1235:R8C26B.FCO:R8C26C.FCI:0.000">     R8C26B.FCO to R8C26C.FCI    </A> <A href="#@net:CIC1/n1235">CIC1/n1235</A>
FCITOFCO_D  ---     0.162     R8C26C.FCI to     R8C26C.FCO <A href="#@comp:CIC1/SLICE_177">CIC1/SLICE_177</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1236:R8C26C.FCO:R8C26D.FCI:0.000">     R8C26C.FCO to R8C26D.FCI    </A> <A href="#@net:CIC1/n1236">CIC1/n1236</A>
FCITOFCO_D  ---     0.162     R8C26D.FCI to     R8C26D.FCO <A href="#@comp:CIC1/SLICE_176">CIC1/SLICE_176</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1237:R8C26D.FCO:R8C27A.FCI:0.000">     R8C26D.FCO to R8C27A.FCI    </A> <A href="#@net:CIC1/n1237">CIC1/n1237</A>
FCITOFCO_D  ---     0.162     R8C27A.FCI to     R8C27A.FCO <A href="#@comp:CIC1/SLICE_175">CIC1/SLICE_175</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1238:R8C27A.FCO:R8C27B.FCI:0.000">     R8C27A.FCO to R8C27B.FCI    </A> <A href="#@net:CIC1/n1238">CIC1/n1238</A>
FCITOFCO_D  ---     0.162     R8C27B.FCI to     R8C27B.FCO <A href="#@comp:CIC1/SLICE_174">CIC1/SLICE_174</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1239:R8C27B.FCO:R8C27C.FCI:0.000">     R8C27B.FCO to R8C27C.FCI    </A> <A href="#@net:CIC1/n1239">CIC1/n1239</A>
FCITOFCO_D  ---     0.162     R8C27C.FCI to     R8C27C.FCO <A href="#@comp:CIC1/SLICE_173">CIC1/SLICE_173</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1240:R8C27C.FCO:R8C27D.FCI:0.000">     R8C27C.FCO to R8C27D.FCI    </A> <A href="#@net:CIC1/n1240">CIC1/n1240</A>
FCITOFCO_D  ---     0.162     R8C27D.FCI to     R8C27D.FCO <A href="#@comp:CIC1/SLICE_172">CIC1/SLICE_172</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1241:R8C27D.FCO:R8C28A.FCI:0.000">     R8C27D.FCO to R8C28A.FCI    </A> <A href="#@net:CIC1/n1241">CIC1/n1241</A>
FCITOFCO_D  ---     0.162     R8C28A.FCI to     R8C28A.FCO <A href="#@comp:CIC1/SLICE_171">CIC1/SLICE_171</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1242:R8C28A.FCO:R8C28B.FCI:0.000">     R8C28A.FCO to R8C28B.FCI    </A> <A href="#@net:CIC1/n1242">CIC1/n1242</A>
FCITOFCO_D  ---     0.162     R8C28B.FCI to     R8C28B.FCO <A href="#@comp:CIC1/SLICE_170">CIC1/SLICE_170</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1243:R8C28B.FCO:R8C28C.FCI:0.000">     R8C28B.FCO to R8C28C.FCI    </A> <A href="#@net:CIC1/n1243">CIC1/n1243</A>
FCITOFCO_D  ---     0.162     R8C28C.FCI to     R8C28C.FCO <A href="#@comp:CIC1/SLICE_169">CIC1/SLICE_169</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1244:R8C28C.FCO:R8C28D.FCI:0.000">     R8C28C.FCO to R8C28D.FCI    </A> <A href="#@net:CIC1/n1244">CIC1/n1244</A>
FCITOFCO_D  ---     0.162     R8C28D.FCI to     R8C28D.FCO <A href="#@comp:CIC1/SLICE_168">CIC1/SLICE_168</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1245:R8C28D.FCO:R8C29A.FCI:0.000">     R8C28D.FCO to R8C29A.FCI    </A> <A href="#@net:CIC1/n1245">CIC1/n1245</A>
FCITOFCO_D  ---     0.162     R8C29A.FCI to     R8C29A.FCO <A href="#@comp:CIC1/SLICE_167">CIC1/SLICE_167</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1246:R8C29A.FCO:R8C29B.FCI:0.000">     R8C29A.FCO to R8C29B.FCI    </A> <A href="#@net:CIC1/n1246">CIC1/n1246</A>
FCITOFCO_D  ---     0.162     R8C29B.FCI to     R8C29B.FCO <A href="#@comp:CIC1/SLICE_166">CIC1/SLICE_166</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1247:R8C29B.FCO:R8C29C.FCI:0.000">     R8C29B.FCO to R8C29C.FCI    </A> <A href="#@net:CIC1/n1247">CIC1/n1247</A>
FCITOFCO_D  ---     0.162     R8C29C.FCI to     R8C29C.FCO <A href="#@comp:CIC1/SLICE_165">CIC1/SLICE_165</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1248:R8C29C.FCO:R8C29D.FCI:0.000">     R8C29C.FCO to R8C29D.FCI    </A> <A href="#@net:CIC1/n1248">CIC1/n1248</A>
FCITOFCO_D  ---     0.162     R8C29D.FCI to     R8C29D.FCO <A href="#@comp:CIC1/SLICE_164">CIC1/SLICE_164</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1249:R8C29D.FCO:R8C30A.FCI:0.000">     R8C29D.FCO to R8C30A.FCI    </A> <A href="#@net:CIC1/n1249">CIC1/n1249</A>
FCITOFCO_D  ---     0.162     R8C30A.FCI to     R8C30A.FCO <A href="#@comp:CIC1/SLICE_163">CIC1/SLICE_163</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1250:R8C30A.FCO:R8C30B.FCI:0.000">     R8C30A.FCO to R8C30B.FCI    </A> <A href="#@net:CIC1/n1250">CIC1/n1250</A>
FCITOFCO_D  ---     0.162     R8C30B.FCI to     R8C30B.FCO <A href="#@comp:CIC1/SLICE_162">CIC1/SLICE_162</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1251:R8C30B.FCO:R8C30C.FCI:0.000">     R8C30B.FCO to R8C30C.FCI    </A> <A href="#@net:CIC1/n1251">CIC1/n1251</A>
FCITOF0_DE  ---     0.585     R8C30C.FCI to      R8C30C.F0 <A href="#@comp:CIC1/SLICE_161">CIC1/SLICE_161</A>
ROUTE         1     0.000<A href="#@net:CIC1/d3_63_N_1277_60:R8C30C.F0:R8C30C.DI0:0.000">      R8C30C.F0 to R8C30C.DI0    </A> <A href="#@net:CIC1/d3_63_N_1277_60">CIC1/d3_63_N_1277_60</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.813   (76.7% logic, 23.3% route), 32 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18A.CLK:1.898">     RPLL.CLKOP to R11C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R8C30C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R8C30C.CLK:1.898">     RPLL.CLKOP to R8C30C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.643ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_330">CIC1/d8_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_338">CIC1/d9_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.810ns  (78.9% logic, 21.1% route), 34 logic levels.

 Constraint Details:

      8.810ns physical path delay CIC1/SLICE_330 to CIC1/SLICE_338 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.643ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R18C20A.CLK,R18C20A.Q1,CIC1/SLICE_330:ROUTE, 1.862,R18C20A.Q1,R12C20A.B1,CIC1/d8_0:C1TOFCO_DEL, 0.889,R12C20A.B1,R12C20A.FCO,CIC1/SLICE_43:ROUTE, 0.000,R12C20A.FCO,R12C20B.FCI,CIC1/n1027:FCITOFCO_DEL, 0.162,R12C20B.FCI,R12C20B.FCO,CIC1/SLICE_34:ROUTE, 0.000,R12C20B.FCO,R12C20C.FCI,CIC1/n1028:FCITOFCO_DEL, 0.162,R12C20C.FCI,R12C20C.FCO,CIC1/SLICE_48:ROUTE, 0.000,R12C20C.FCO,R12C20D.FCI,CIC1/n1029:FCITOFCO_DEL, 0.162,R12C20D.FCI,R12C20D.FCO,CIC1/SLICE_47:ROUTE, 0.000,R12C20D.FCO,R12C21A.FCI,CIC1/n1030:FCITOFCO_DEL, 0.162,R12C21A.FCI,R12C21A.FCO,CIC1/SLICE_40:ROUTE, 0.000,R12C21A.FCO,R12C21B.FCI,CIC1/n1031:FCITOFCO_DEL, 0.162,R12C21B.FCI,R12C21B.FCO,CIC1/SLICE_39:ROUTE, 0.000,R12C21B.FCO,R12C21C.FCI,CIC1/n1032:FCITOFCO_DEL, 0.162,R12C21C.FCI,R12C21C.FCO,CIC1/SLICE_344:ROUTE, 0.000,R12C21C.FCO,R12C21D.FCI,CIC1/n1033:FCITOFCO_DEL, 0.162,R12C21D.FCI,R12C21D.FCO,CIC1/SLICE_41:ROUTE, 0.000,R12C21D.FCO,R12C22A.FCI,CIC1/n1034:FCITOFCO_DEL, 0.162,R12C22A.FCI,R12C22A.FCO,CIC1/SLICE_42:ROUTE, 0.000,R12C22A.FCO,R12C22B.FCI,CIC1/n1035:FCITOFCO_DEL, 0.162,R12C22B.FCI,R12C22B.FCO,CIC1/SLICE_346:ROUTE, 0.000,R12C22B.FCO,R12C22C.FCI,CIC1/n1036:FCITOFCO_DEL, 0.162,R12C22C.FCI,R12C22C.FCO,CIC1/SLICE_345:ROUTE, 0.000,R12C22C.FCO,R12C22D.FCI,CIC1/n1037:FCITOFCO_DEL, 0.162,R12C22D.FCI,R12C22D.FCO,CIC1/SLICE_341:ROUTE, 0.000,R12C22D.FCO,R12C23A.FCI,CIC1/n1038:FCITOFCO_DEL, 0.162,R12C23A.FCI,R12C23A.FCO,CIC1/SLICE_339:ROUTE, 0.000,R12C23A.FCO,R12C23B.FCI,CIC1/n1039:FCITOFCO_DEL, 0.162,R12C23B.FCI,R12C23B.FCO,CIC1/SLICE_337:ROUTE, 0.000,R12C23B.FCO,R12C23C.FCI,CIC1/n1040:FCITOFCO_DEL, 0.162,R12C23C.FCI,R12C23C.FCO,CIC1/SLICE_336:ROUTE, 0.000,R12C23C.FCO,R12C23D.FCI,CIC1/n1041:FCITOFCO_DEL, 0.162,R12C23D.FCI,R12C23D.FCO,CIC1/SLICE_44:ROUTE, 0.000,R12C23D.FCO,R12C24A.FCI,CIC1/n1042:FCITOFCO_DEL, 0.162,R12C24A.FCI,R12C24A.FCO,CIC1/SLICE_335:ROUTE, 0.000,R12C24A.FCO,R12C24B.FCI,CIC1/n1043:FCITOFCO_DEL, 0.162,R12C24B.FCI,R12C24B.FCO,CIC1/SLICE_334:ROUTE, 0.000,R12C24B.FCO,R12C24C.FCI,CIC1/n1044:FCITOFCO_DEL, 0.162,R12C24C.FCI,R12C24C.FCO,CIC1/SLICE_332:ROUTE, 0.000,R12C24C.FCO,R12C24D.FCI,CIC1/n1045:FCITOFCO_DEL, 0.162,R12C24D.FCI,R12C24D.FCO,CIC1/SLICE_329:ROUTE, 0.000,R12C24D.FCO,R12C25A.FCI,CIC1/n1046:FCITOFCO_DEL, 0.162,R12C25A.FCI,R12C25A.FCO,CIC1/SLICE_45:ROUTE, 0.000,R12C25A.FCO,R12C25B.FCI,CIC1/n1047:FCITOFCO_DEL, 0.162,R12C25B.FCI,R12C25B.FCO,CIC1/SLICE_328:ROUTE, 0.000,R12C25B.FCO,R12C25C.FCI,CIC1/n1048:FCITOFCO_DEL, 0.162,R12C25C.FCI,R12C25C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R12C25C.FCO,R12C25D.FCI,CIC1/n1049:FCITOFCO_DEL, 0.162,R12C25D.FCI,R12C25D.FCO,CIC1/SLICE_46:ROUTE, 0.000,R12C25D.FCO,R12C26A.FCI,CIC1/n1050:FCITOFCO_DEL, 0.162,R12C26A.FCI,R12C26A.FCO,CIC1/SLICE_331:ROUTE, 0.000,R12C26A.FCO,R12C26B.FCI,CIC1/n1051:FCITOFCO_DEL, 0.162,R12C26B.FCI,R12C26B.FCO,CIC1/SLICE_49:ROUTE, 0.000,R12C26B.FCO,R12C26C.FCI,CIC1/n1052:FCITOFCO_DEL, 0.162,R12C26C.FCI,R12C26C.FCO,CIC1/SLICE_351:ROUTE, 0.000,R12C26C.FCO,R12C26D.FCI,CIC1/n1053:FCITOFCO_DEL, 0.162,R12C26D.FCI,R12C26D.FCO,CIC1/SLICE_350:ROUTE, 0.000,R12C26D.FCO,R12C27A.FCI,CIC1/n1054:FCITOFCO_DEL, 0.162,R12C27A.FCI,R12C27A.FCO,CIC1/SLICE_349:ROUTE, 0.000,R12C27A.FCO,R12C27B.FCI,CIC1/n1055:FCITOFCO_DEL, 0.162,R12C27B.FCI,R12C27B.FCO,CIC1/SLICE_348:ROUTE, 0.000,R12C27B.FCO,R12C27C.FCI,CIC1/n1056:FCITOFCO_DEL, 0.162,R12C27C.FCI,R12C27C.FCO,CIC1/SLICE_347:ROUTE, 0.000,R12C27C.FCO,R12C27D.FCI,CIC1/n1057:FCITOFCO_DEL, 0.162,R12C27D.FCI,R12C27D.FCO,CIC1/SLICE_340:ROUTE, 0.000,R12C27D.FCO,R12C28A.FCI,CIC1/n1058:FCITOF0_DEL, 0.585,R12C28A.FCI,R12C28A.F0,CIC1/SLICE_338:ROUTE, 0.000,R12C28A.F0,R12C28A.DI0,CIC1/n1503">Data path</A> CIC1/SLICE_330 to CIC1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q1 <A href="#@comp:CIC1/SLICE_330">CIC1/SLICE_330</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.862<A href="#@net:CIC1/d8_0:R18C20A.Q1:R12C20A.B1:1.862">     R18C20A.Q1 to R12C20A.B1    </A> <A href="#@net:CIC1/d8_0">CIC1/d8_0</A>
C1TOFCO_DE  ---     0.889     R12C20A.B1 to    R12C20A.FCO <A href="#@comp:CIC1/SLICE_43">CIC1/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1027:R12C20A.FCO:R12C20B.FCI:0.000">    R12C20A.FCO to R12C20B.FCI   </A> <A href="#@net:CIC1/n1027">CIC1/n1027</A>
FCITOFCO_D  ---     0.162    R12C20B.FCI to    R12C20B.FCO <A href="#@comp:CIC1/SLICE_34">CIC1/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1028:R12C20B.FCO:R12C20C.FCI:0.000">    R12C20B.FCO to R12C20C.FCI   </A> <A href="#@net:CIC1/n1028">CIC1/n1028</A>
FCITOFCO_D  ---     0.162    R12C20C.FCI to    R12C20C.FCO <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1029:R12C20C.FCO:R12C20D.FCI:0.000">    R12C20C.FCO to R12C20D.FCI   </A> <A href="#@net:CIC1/n1029">CIC1/n1029</A>
FCITOFCO_D  ---     0.162    R12C20D.FCI to    R12C20D.FCO <A href="#@comp:CIC1/SLICE_47">CIC1/SLICE_47</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1030:R12C20D.FCO:R12C21A.FCI:0.000">    R12C20D.FCO to R12C21A.FCI   </A> <A href="#@net:CIC1/n1030">CIC1/n1030</A>
FCITOFCO_D  ---     0.162    R12C21A.FCI to    R12C21A.FCO <A href="#@comp:CIC1/SLICE_40">CIC1/SLICE_40</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1031:R12C21A.FCO:R12C21B.FCI:0.000">    R12C21A.FCO to R12C21B.FCI   </A> <A href="#@net:CIC1/n1031">CIC1/n1031</A>
FCITOFCO_D  ---     0.162    R12C21B.FCI to    R12C21B.FCO <A href="#@comp:CIC1/SLICE_39">CIC1/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1032:R12C21B.FCO:R12C21C.FCI:0.000">    R12C21B.FCO to R12C21C.FCI   </A> <A href="#@net:CIC1/n1032">CIC1/n1032</A>
FCITOFCO_D  ---     0.162    R12C21C.FCI to    R12C21C.FCO <A href="#@comp:CIC1/SLICE_344">CIC1/SLICE_344</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1033:R12C21C.FCO:R12C21D.FCI:0.000">    R12C21C.FCO to R12C21D.FCI   </A> <A href="#@net:CIC1/n1033">CIC1/n1033</A>
FCITOFCO_D  ---     0.162    R12C21D.FCI to    R12C21D.FCO <A href="#@comp:CIC1/SLICE_41">CIC1/SLICE_41</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1034:R12C21D.FCO:R12C22A.FCI:0.000">    R12C21D.FCO to R12C22A.FCI   </A> <A href="#@net:CIC1/n1034">CIC1/n1034</A>
FCITOFCO_D  ---     0.162    R12C22A.FCI to    R12C22A.FCO <A href="#@comp:CIC1/SLICE_42">CIC1/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1035:R12C22A.FCO:R12C22B.FCI:0.000">    R12C22A.FCO to R12C22B.FCI   </A> <A href="#@net:CIC1/n1035">CIC1/n1035</A>
FCITOFCO_D  ---     0.162    R12C22B.FCI to    R12C22B.FCO <A href="#@comp:CIC1/SLICE_346">CIC1/SLICE_346</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1036:R12C22B.FCO:R12C22C.FCI:0.000">    R12C22B.FCO to R12C22C.FCI   </A> <A href="#@net:CIC1/n1036">CIC1/n1036</A>
FCITOFCO_D  ---     0.162    R12C22C.FCI to    R12C22C.FCO <A href="#@comp:CIC1/SLICE_345">CIC1/SLICE_345</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1037:R12C22C.FCO:R12C22D.FCI:0.000">    R12C22C.FCO to R12C22D.FCI   </A> <A href="#@net:CIC1/n1037">CIC1/n1037</A>
FCITOFCO_D  ---     0.162    R12C22D.FCI to    R12C22D.FCO <A href="#@comp:CIC1/SLICE_341">CIC1/SLICE_341</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1038:R12C22D.FCO:R12C23A.FCI:0.000">    R12C22D.FCO to R12C23A.FCI   </A> <A href="#@net:CIC1/n1038">CIC1/n1038</A>
FCITOFCO_D  ---     0.162    R12C23A.FCI to    R12C23A.FCO <A href="#@comp:CIC1/SLICE_339">CIC1/SLICE_339</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1039:R12C23A.FCO:R12C23B.FCI:0.000">    R12C23A.FCO to R12C23B.FCI   </A> <A href="#@net:CIC1/n1039">CIC1/n1039</A>
FCITOFCO_D  ---     0.162    R12C23B.FCI to    R12C23B.FCO <A href="#@comp:CIC1/SLICE_337">CIC1/SLICE_337</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1040:R12C23B.FCO:R12C23C.FCI:0.000">    R12C23B.FCO to R12C23C.FCI   </A> <A href="#@net:CIC1/n1040">CIC1/n1040</A>
FCITOFCO_D  ---     0.162    R12C23C.FCI to    R12C23C.FCO <A href="#@comp:CIC1/SLICE_336">CIC1/SLICE_336</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1041:R12C23C.FCO:R12C23D.FCI:0.000">    R12C23C.FCO to R12C23D.FCI   </A> <A href="#@net:CIC1/n1041">CIC1/n1041</A>
FCITOFCO_D  ---     0.162    R12C23D.FCI to    R12C23D.FCO <A href="#@comp:CIC1/SLICE_44">CIC1/SLICE_44</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1042:R12C23D.FCO:R12C24A.FCI:0.000">    R12C23D.FCO to R12C24A.FCI   </A> <A href="#@net:CIC1/n1042">CIC1/n1042</A>
FCITOFCO_D  ---     0.162    R12C24A.FCI to    R12C24A.FCO <A href="#@comp:CIC1/SLICE_335">CIC1/SLICE_335</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1043:R12C24A.FCO:R12C24B.FCI:0.000">    R12C24A.FCO to R12C24B.FCI   </A> <A href="#@net:CIC1/n1043">CIC1/n1043</A>
FCITOFCO_D  ---     0.162    R12C24B.FCI to    R12C24B.FCO <A href="#@comp:CIC1/SLICE_334">CIC1/SLICE_334</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1044:R12C24B.FCO:R12C24C.FCI:0.000">    R12C24B.FCO to R12C24C.FCI   </A> <A href="#@net:CIC1/n1044">CIC1/n1044</A>
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO <A href="#@comp:CIC1/SLICE_332">CIC1/SLICE_332</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1045:R12C24C.FCO:R12C24D.FCI:0.000">    R12C24C.FCO to R12C24D.FCI   </A> <A href="#@net:CIC1/n1045">CIC1/n1045</A>
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO <A href="#@comp:CIC1/SLICE_329">CIC1/SLICE_329</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1046:R12C24D.FCO:R12C25A.FCI:0.000">    R12C24D.FCO to R12C25A.FCI   </A> <A href="#@net:CIC1/n1046">CIC1/n1046</A>
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO <A href="#@comp:CIC1/SLICE_45">CIC1/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1047:R12C25A.FCO:R12C25B.FCI:0.000">    R12C25A.FCO to R12C25B.FCI   </A> <A href="#@net:CIC1/n1047">CIC1/n1047</A>
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO <A href="#@comp:CIC1/SLICE_328">CIC1/SLICE_328</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1048:R12C25B.FCO:R12C25C.FCI:0.000">    R12C25B.FCO to R12C25C.FCI   </A> <A href="#@net:CIC1/n1048">CIC1/n1048</A>
FCITOFCO_D  ---     0.162    R12C25C.FCI to    R12C25C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1049:R12C25C.FCO:R12C25D.FCI:0.000">    R12C25C.FCO to R12C25D.FCI   </A> <A href="#@net:CIC1/n1049">CIC1/n1049</A>
FCITOFCO_D  ---     0.162    R12C25D.FCI to    R12C25D.FCO <A href="#@comp:CIC1/SLICE_46">CIC1/SLICE_46</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1050:R12C25D.FCO:R12C26A.FCI:0.000">    R12C25D.FCO to R12C26A.FCI   </A> <A href="#@net:CIC1/n1050">CIC1/n1050</A>
FCITOFCO_D  ---     0.162    R12C26A.FCI to    R12C26A.FCO <A href="#@comp:CIC1/SLICE_331">CIC1/SLICE_331</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1051:R12C26A.FCO:R12C26B.FCI:0.000">    R12C26A.FCO to R12C26B.FCI   </A> <A href="#@net:CIC1/n1051">CIC1/n1051</A>
FCITOFCO_D  ---     0.162    R12C26B.FCI to    R12C26B.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1052:R12C26B.FCO:R12C26C.FCI:0.000">    R12C26B.FCO to R12C26C.FCI   </A> <A href="#@net:CIC1/n1052">CIC1/n1052</A>
FCITOFCO_D  ---     0.162    R12C26C.FCI to    R12C26C.FCO <A href="#@comp:CIC1/SLICE_351">CIC1/SLICE_351</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1053:R12C26C.FCO:R12C26D.FCI:0.000">    R12C26C.FCO to R12C26D.FCI   </A> <A href="#@net:CIC1/n1053">CIC1/n1053</A>
FCITOFCO_D  ---     0.162    R12C26D.FCI to    R12C26D.FCO <A href="#@comp:CIC1/SLICE_350">CIC1/SLICE_350</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1054:R12C26D.FCO:R12C27A.FCI:0.000">    R12C26D.FCO to R12C27A.FCI   </A> <A href="#@net:CIC1/n1054">CIC1/n1054</A>
FCITOFCO_D  ---     0.162    R12C27A.FCI to    R12C27A.FCO <A href="#@comp:CIC1/SLICE_349">CIC1/SLICE_349</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1055:R12C27A.FCO:R12C27B.FCI:0.000">    R12C27A.FCO to R12C27B.FCI   </A> <A href="#@net:CIC1/n1055">CIC1/n1055</A>
FCITOFCO_D  ---     0.162    R12C27B.FCI to    R12C27B.FCO <A href="#@comp:CIC1/SLICE_348">CIC1/SLICE_348</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1056:R12C27B.FCO:R12C27C.FCI:0.000">    R12C27B.FCO to R12C27C.FCI   </A> <A href="#@net:CIC1/n1056">CIC1/n1056</A>
FCITOFCO_D  ---     0.162    R12C27C.FCI to    R12C27C.FCO <A href="#@comp:CIC1/SLICE_347">CIC1/SLICE_347</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1057:R12C27C.FCO:R12C27D.FCI:0.000">    R12C27C.FCO to R12C27D.FCI   </A> <A href="#@net:CIC1/n1057">CIC1/n1057</A>
FCITOFCO_D  ---     0.162    R12C27D.FCI to    R12C27D.FCO <A href="#@comp:CIC1/SLICE_340">CIC1/SLICE_340</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1058:R12C27D.FCO:R12C28A.FCI:0.000">    R12C27D.FCO to R12C28A.FCI   </A> <A href="#@net:CIC1/n1058">CIC1/n1058</A>
FCITOF0_DE  ---     0.585    R12C28A.FCI to     R12C28A.F0 <A href="#@comp:CIC1/SLICE_338">CIC1/SLICE_338</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1503:R12C28A.F0:R12C28A.DI0:0.000">     R12C28A.F0 to R12C28A.DI0   </A> <A href="#@net:CIC1/n1503">CIC1/n1503</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.810   (78.9% logic, 21.1% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R18C20A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R18C20A.CLK:1.898">     RPLL.CLKOP to R18C20A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R12C28A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R12C28A.CLK:1.898">     RPLL.CLKOP to R12C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.617ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_288">CIC1/d6_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_290">CIC1/d7_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.784ns  (77.9% logic, 22.1% route), 33 logic levels.

 Constraint Details:

      8.784ns physical path delay CIC1/SLICE_288 to CIC1/SLICE_290 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.617ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R17C28A.CLK,R17C28A.Q1,CIC1/SLICE_288:ROUTE, 1.940,R17C28A.Q1,R16C22A.B1,CIC1/d6_0:C1TOFCO_DEL, 0.889,R16C22A.B1,R16C22A.FCO,CIC1/SLICE_321:ROUTE, 0.000,R16C22A.FCO,R16C22B.FCI,CIC1/n1091:FCITOFCO_DEL, 0.162,R16C22B.FCI,R16C22B.FCO,CIC1/SLICE_320:ROUTE, 0.000,R16C22B.FCO,R16C22C.FCI,CIC1/n1092:FCITOFCO_DEL, 0.162,R16C22C.FCI,R16C22C.FCO,CIC1/SLICE_319:ROUTE, 0.000,R16C22C.FCO,R16C22D.FCI,CIC1/n1093:FCITOFCO_DEL, 0.162,R16C22D.FCI,R16C22D.FCO,CIC1/SLICE_318:ROUTE, 0.000,R16C22D.FCO,R16C23A.FCI,CIC1/n1094:FCITOFCO_DEL, 0.162,R16C23A.FCI,R16C23A.FCO,CIC1/SLICE_317:ROUTE, 0.000,R16C23A.FCO,R16C23B.FCI,CIC1/n1095:FCITOFCO_DEL, 0.162,R16C23B.FCI,R16C23B.FCO,CIC1/SLICE_316:ROUTE, 0.000,R16C23B.FCO,R16C23C.FCI,CIC1/n1096:FCITOFCO_DEL, 0.162,R16C23C.FCI,R16C23C.FCO,CIC1/SLICE_315:ROUTE, 0.000,R16C23C.FCO,R16C23D.FCI,CIC1/n1097:FCITOFCO_DEL, 0.162,R16C23D.FCI,R16C23D.FCO,CIC1/SLICE_314:ROUTE, 0.000,R16C23D.FCO,R16C24A.FCI,CIC1/n1098:FCITOFCO_DEL, 0.162,R16C24A.FCI,R16C24A.FCO,CIC1/SLICE_313:ROUTE, 0.000,R16C24A.FCO,R16C24B.FCI,CIC1/n1099:FCITOFCO_DEL, 0.162,R16C24B.FCI,R16C24B.FCO,CIC1/SLICE_312:ROUTE, 0.000,R16C24B.FCO,R16C24C.FCI,CIC1/n1100:FCITOFCO_DEL, 0.162,R16C24C.FCI,R16C24C.FCO,CIC1/SLICE_311:ROUTE, 0.000,R16C24C.FCO,R16C24D.FCI,CIC1/n1101:FCITOFCO_DEL, 0.162,R16C24D.FCI,R16C24D.FCO,CIC1/SLICE_310:ROUTE, 0.000,R16C24D.FCO,R16C25A.FCI,CIC1/n1102:FCITOFCO_DEL, 0.162,R16C25A.FCI,R16C25A.FCO,CIC1/SLICE_309:ROUTE, 0.000,R16C25A.FCO,R16C25B.FCI,CIC1/n1103:FCITOFCO_DEL, 0.162,R16C25B.FCI,R16C25B.FCO,CIC1/SLICE_308:ROUTE, 0.000,R16C25B.FCO,R16C25C.FCI,CIC1/n1104:FCITOFCO_DEL, 0.162,R16C25C.FCI,R16C25C.FCO,CIC1/SLICE_307:ROUTE, 0.000,R16C25C.FCO,R16C25D.FCI,CIC1/n1105:FCITOFCO_DEL, 0.162,R16C25D.FCI,R16C25D.FCO,CIC1/SLICE_306:ROUTE, 0.000,R16C25D.FCO,R16C26A.FCI,CIC1/n1106:FCITOFCO_DEL, 0.162,R16C26A.FCI,R16C26A.FCO,CIC1/SLICE_305:ROUTE, 0.000,R16C26A.FCO,R16C26B.FCI,CIC1/n1107:FCITOFCO_DEL, 0.162,R16C26B.FCI,R16C26B.FCO,CIC1/SLICE_304:ROUTE, 0.000,R16C26B.FCO,R16C26C.FCI,CIC1/n1108:FCITOFCO_DEL, 0.162,R16C26C.FCI,R16C26C.FCO,CIC1/SLICE_303:ROUTE, 0.000,R16C26C.FCO,R16C26D.FCI,CIC1/n1109:FCITOFCO_DEL, 0.162,R16C26D.FCI,R16C26D.FCO,CIC1/SLICE_302:ROUTE, 0.000,R16C26D.FCO,R16C27A.FCI,CIC1/n1110:FCITOFCO_DEL, 0.162,R16C27A.FCI,R16C27A.FCO,CIC1/SLICE_301:ROUTE, 0.000,R16C27A.FCO,R16C27B.FCI,CIC1/n1111:FCITOFCO_DEL, 0.162,R16C27B.FCI,R16C27B.FCO,CIC1/SLICE_300:ROUTE, 0.000,R16C27B.FCO,R16C27C.FCI,CIC1/n1112:FCITOFCO_DEL, 0.162,R16C27C.FCI,R16C27C.FCO,CIC1/SLICE_299:ROUTE, 0.000,R16C27C.FCO,R16C27D.FCI,CIC1/n1113:FCITOFCO_DEL, 0.162,R16C27D.FCI,R16C27D.FCO,CIC1/SLICE_298:ROUTE, 0.000,R16C27D.FCO,R16C28A.FCI,CIC1/n1114:FCITOFCO_DEL, 0.162,R16C28A.FCI,R16C28A.FCO,CIC1/SLICE_297:ROUTE, 0.000,R16C28A.FCO,R16C28B.FCI,CIC1/n1115:FCITOFCO_DEL, 0.162,R16C28B.FCI,R16C28B.FCO,CIC1/SLICE_296:ROUTE, 0.000,R16C28B.FCO,R16C28C.FCI,CIC1/n1116:FCITOFCO_DEL, 0.162,R16C28C.FCI,R16C28C.FCO,CIC1/SLICE_295:ROUTE, 0.000,R16C28C.FCO,R16C28D.FCI,CIC1/n1117:FCITOFCO_DEL, 0.162,R16C28D.FCI,R16C28D.FCO,CIC1/SLICE_294:ROUTE, 0.000,R16C28D.FCO,R16C29A.FCI,CIC1/n1118:FCITOFCO_DEL, 0.162,R16C29A.FCI,R16C29A.FCO,CIC1/SLICE_293:ROUTE, 0.000,R16C29A.FCO,R16C29B.FCI,CIC1/n1119:FCITOFCO_DEL, 0.162,R16C29B.FCI,R16C29B.FCO,CIC1/SLICE_292:ROUTE, 0.000,R16C29B.FCO,R16C29C.FCI,CIC1/n1120:FCITOFCO_DEL, 0.162,R16C29C.FCI,R16C29C.FCO,CIC1/SLICE_291:ROUTE, 0.000,R16C29C.FCO,R16C29D.FCI,CIC1/n1121:FCITOF1_DEL, 0.643,R16C29D.FCI,R16C29D.F1,CIC1/SLICE_290:ROUTE, 0.000,R16C29D.F1,R16C29D.DI1,CIC1/n1374_adj_2373">Data path</A> CIC1/SLICE_288 to CIC1/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C28A.CLK to     R17C28A.Q1 <A href="#@comp:CIC1/SLICE_288">CIC1/SLICE_288</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.940<A href="#@net:CIC1/d6_0:R17C28A.Q1:R16C22A.B1:1.940">     R17C28A.Q1 to R16C22A.B1    </A> <A href="#@net:CIC1/d6_0">CIC1/d6_0</A>
C1TOFCO_DE  ---     0.889     R16C22A.B1 to    R16C22A.FCO <A href="#@comp:CIC1/SLICE_321">CIC1/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1091:R16C22A.FCO:R16C22B.FCI:0.000">    R16C22A.FCO to R16C22B.FCI   </A> <A href="#@net:CIC1/n1091">CIC1/n1091</A>
FCITOFCO_D  ---     0.162    R16C22B.FCI to    R16C22B.FCO <A href="#@comp:CIC1/SLICE_320">CIC1/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1092:R16C22B.FCO:R16C22C.FCI:0.000">    R16C22B.FCO to R16C22C.FCI   </A> <A href="#@net:CIC1/n1092">CIC1/n1092</A>
FCITOFCO_D  ---     0.162    R16C22C.FCI to    R16C22C.FCO <A href="#@comp:CIC1/SLICE_319">CIC1/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1093:R16C22C.FCO:R16C22D.FCI:0.000">    R16C22C.FCO to R16C22D.FCI   </A> <A href="#@net:CIC1/n1093">CIC1/n1093</A>
FCITOFCO_D  ---     0.162    R16C22D.FCI to    R16C22D.FCO <A href="#@comp:CIC1/SLICE_318">CIC1/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1094:R16C22D.FCO:R16C23A.FCI:0.000">    R16C22D.FCO to R16C23A.FCI   </A> <A href="#@net:CIC1/n1094">CIC1/n1094</A>
FCITOFCO_D  ---     0.162    R16C23A.FCI to    R16C23A.FCO <A href="#@comp:CIC1/SLICE_317">CIC1/SLICE_317</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1095:R16C23A.FCO:R16C23B.FCI:0.000">    R16C23A.FCO to R16C23B.FCI   </A> <A href="#@net:CIC1/n1095">CIC1/n1095</A>
FCITOFCO_D  ---     0.162    R16C23B.FCI to    R16C23B.FCO <A href="#@comp:CIC1/SLICE_316">CIC1/SLICE_316</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1096:R16C23B.FCO:R16C23C.FCI:0.000">    R16C23B.FCO to R16C23C.FCI   </A> <A href="#@net:CIC1/n1096">CIC1/n1096</A>
FCITOFCO_D  ---     0.162    R16C23C.FCI to    R16C23C.FCO <A href="#@comp:CIC1/SLICE_315">CIC1/SLICE_315</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1097:R16C23C.FCO:R16C23D.FCI:0.000">    R16C23C.FCO to R16C23D.FCI   </A> <A href="#@net:CIC1/n1097">CIC1/n1097</A>
FCITOFCO_D  ---     0.162    R16C23D.FCI to    R16C23D.FCO <A href="#@comp:CIC1/SLICE_314">CIC1/SLICE_314</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1098:R16C23D.FCO:R16C24A.FCI:0.000">    R16C23D.FCO to R16C24A.FCI   </A> <A href="#@net:CIC1/n1098">CIC1/n1098</A>
FCITOFCO_D  ---     0.162    R16C24A.FCI to    R16C24A.FCO <A href="#@comp:CIC1/SLICE_313">CIC1/SLICE_313</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1099:R16C24A.FCO:R16C24B.FCI:0.000">    R16C24A.FCO to R16C24B.FCI   </A> <A href="#@net:CIC1/n1099">CIC1/n1099</A>
FCITOFCO_D  ---     0.162    R16C24B.FCI to    R16C24B.FCO <A href="#@comp:CIC1/SLICE_312">CIC1/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1100:R16C24B.FCO:R16C24C.FCI:0.000">    R16C24B.FCO to R16C24C.FCI   </A> <A href="#@net:CIC1/n1100">CIC1/n1100</A>
FCITOFCO_D  ---     0.162    R16C24C.FCI to    R16C24C.FCO <A href="#@comp:CIC1/SLICE_311">CIC1/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1101:R16C24C.FCO:R16C24D.FCI:0.000">    R16C24C.FCO to R16C24D.FCI   </A> <A href="#@net:CIC1/n1101">CIC1/n1101</A>
FCITOFCO_D  ---     0.162    R16C24D.FCI to    R16C24D.FCO <A href="#@comp:CIC1/SLICE_310">CIC1/SLICE_310</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1102:R16C24D.FCO:R16C25A.FCI:0.000">    R16C24D.FCO to R16C25A.FCI   </A> <A href="#@net:CIC1/n1102">CIC1/n1102</A>
FCITOFCO_D  ---     0.162    R16C25A.FCI to    R16C25A.FCO <A href="#@comp:CIC1/SLICE_309">CIC1/SLICE_309</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1103:R16C25A.FCO:R16C25B.FCI:0.000">    R16C25A.FCO to R16C25B.FCI   </A> <A href="#@net:CIC1/n1103">CIC1/n1103</A>
FCITOFCO_D  ---     0.162    R16C25B.FCI to    R16C25B.FCO <A href="#@comp:CIC1/SLICE_308">CIC1/SLICE_308</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1104:R16C25B.FCO:R16C25C.FCI:0.000">    R16C25B.FCO to R16C25C.FCI   </A> <A href="#@net:CIC1/n1104">CIC1/n1104</A>
FCITOFCO_D  ---     0.162    R16C25C.FCI to    R16C25C.FCO <A href="#@comp:CIC1/SLICE_307">CIC1/SLICE_307</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1105:R16C25C.FCO:R16C25D.FCI:0.000">    R16C25C.FCO to R16C25D.FCI   </A> <A href="#@net:CIC1/n1105">CIC1/n1105</A>
FCITOFCO_D  ---     0.162    R16C25D.FCI to    R16C25D.FCO <A href="#@comp:CIC1/SLICE_306">CIC1/SLICE_306</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1106:R16C25D.FCO:R16C26A.FCI:0.000">    R16C25D.FCO to R16C26A.FCI   </A> <A href="#@net:CIC1/n1106">CIC1/n1106</A>
FCITOFCO_D  ---     0.162    R16C26A.FCI to    R16C26A.FCO <A href="#@comp:CIC1/SLICE_305">CIC1/SLICE_305</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1107:R16C26A.FCO:R16C26B.FCI:0.000">    R16C26A.FCO to R16C26B.FCI   </A> <A href="#@net:CIC1/n1107">CIC1/n1107</A>
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO <A href="#@comp:CIC1/SLICE_304">CIC1/SLICE_304</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1108:R16C26B.FCO:R16C26C.FCI:0.000">    R16C26B.FCO to R16C26C.FCI   </A> <A href="#@net:CIC1/n1108">CIC1/n1108</A>
FCITOFCO_D  ---     0.162    R16C26C.FCI to    R16C26C.FCO <A href="#@comp:CIC1/SLICE_303">CIC1/SLICE_303</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1109:R16C26C.FCO:R16C26D.FCI:0.000">    R16C26C.FCO to R16C26D.FCI   </A> <A href="#@net:CIC1/n1109">CIC1/n1109</A>
FCITOFCO_D  ---     0.162    R16C26D.FCI to    R16C26D.FCO <A href="#@comp:CIC1/SLICE_302">CIC1/SLICE_302</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1110:R16C26D.FCO:R16C27A.FCI:0.000">    R16C26D.FCO to R16C27A.FCI   </A> <A href="#@net:CIC1/n1110">CIC1/n1110</A>
FCITOFCO_D  ---     0.162    R16C27A.FCI to    R16C27A.FCO <A href="#@comp:CIC1/SLICE_301">CIC1/SLICE_301</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1111:R16C27A.FCO:R16C27B.FCI:0.000">    R16C27A.FCO to R16C27B.FCI   </A> <A href="#@net:CIC1/n1111">CIC1/n1111</A>
FCITOFCO_D  ---     0.162    R16C27B.FCI to    R16C27B.FCO <A href="#@comp:CIC1/SLICE_300">CIC1/SLICE_300</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1112:R16C27B.FCO:R16C27C.FCI:0.000">    R16C27B.FCO to R16C27C.FCI   </A> <A href="#@net:CIC1/n1112">CIC1/n1112</A>
FCITOFCO_D  ---     0.162    R16C27C.FCI to    R16C27C.FCO <A href="#@comp:CIC1/SLICE_299">CIC1/SLICE_299</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1113:R16C27C.FCO:R16C27D.FCI:0.000">    R16C27C.FCO to R16C27D.FCI   </A> <A href="#@net:CIC1/n1113">CIC1/n1113</A>
FCITOFCO_D  ---     0.162    R16C27D.FCI to    R16C27D.FCO <A href="#@comp:CIC1/SLICE_298">CIC1/SLICE_298</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1114:R16C27D.FCO:R16C28A.FCI:0.000">    R16C27D.FCO to R16C28A.FCI   </A> <A href="#@net:CIC1/n1114">CIC1/n1114</A>
FCITOFCO_D  ---     0.162    R16C28A.FCI to    R16C28A.FCO <A href="#@comp:CIC1/SLICE_297">CIC1/SLICE_297</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1115:R16C28A.FCO:R16C28B.FCI:0.000">    R16C28A.FCO to R16C28B.FCI   </A> <A href="#@net:CIC1/n1115">CIC1/n1115</A>
FCITOFCO_D  ---     0.162    R16C28B.FCI to    R16C28B.FCO <A href="#@comp:CIC1/SLICE_296">CIC1/SLICE_296</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1116:R16C28B.FCO:R16C28C.FCI:0.000">    R16C28B.FCO to R16C28C.FCI   </A> <A href="#@net:CIC1/n1116">CIC1/n1116</A>
FCITOFCO_D  ---     0.162    R16C28C.FCI to    R16C28C.FCO <A href="#@comp:CIC1/SLICE_295">CIC1/SLICE_295</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1117:R16C28C.FCO:R16C28D.FCI:0.000">    R16C28C.FCO to R16C28D.FCI   </A> <A href="#@net:CIC1/n1117">CIC1/n1117</A>
FCITOFCO_D  ---     0.162    R16C28D.FCI to    R16C28D.FCO <A href="#@comp:CIC1/SLICE_294">CIC1/SLICE_294</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1118:R16C28D.FCO:R16C29A.FCI:0.000">    R16C28D.FCO to R16C29A.FCI   </A> <A href="#@net:CIC1/n1118">CIC1/n1118</A>
FCITOFCO_D  ---     0.162    R16C29A.FCI to    R16C29A.FCO <A href="#@comp:CIC1/SLICE_293">CIC1/SLICE_293</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1119:R16C29A.FCO:R16C29B.FCI:0.000">    R16C29A.FCO to R16C29B.FCI   </A> <A href="#@net:CIC1/n1119">CIC1/n1119</A>
FCITOFCO_D  ---     0.162    R16C29B.FCI to    R16C29B.FCO <A href="#@comp:CIC1/SLICE_292">CIC1/SLICE_292</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1120:R16C29B.FCO:R16C29C.FCI:0.000">    R16C29B.FCO to R16C29C.FCI   </A> <A href="#@net:CIC1/n1120">CIC1/n1120</A>
FCITOFCO_D  ---     0.162    R16C29C.FCI to    R16C29C.FCO <A href="#@comp:CIC1/SLICE_291">CIC1/SLICE_291</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1121:R16C29C.FCO:R16C29D.FCI:0.000">    R16C29C.FCO to R16C29D.FCI   </A> <A href="#@net:CIC1/n1121">CIC1/n1121</A>
FCITOF1_DE  ---     0.643    R16C29D.FCI to     R16C29D.F1 <A href="#@comp:CIC1/SLICE_290">CIC1/SLICE_290</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1374_adj_2373:R16C29D.F1:R16C29D.DI1:0.000">     R16C29D.F1 to R16C29D.DI1   </A> <A href="#@net:CIC1/n1374_adj_2373">CIC1/n1374_adj_2373</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.784   (77.9% logic, 22.1% route), 33 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R17C28A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C28A.CLK:1.898">     RPLL.CLKOP to R17C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R16C29D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C29D.CLK:1.898">     RPLL.CLKOP to R16C29D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.598ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_321">CIC1/d_d8_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_338">CIC1/d9_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.765ns  (79.3% logic, 20.7% route), 34 logic levels.

 Constraint Details:

      8.765ns physical path delay CIC1/SLICE_321 to CIC1/SLICE_338 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.598ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R16C22A.CLK,R16C22A.Q0,CIC1/SLICE_321:ROUTE, 1.817,R16C22A.Q0,R12C20A.A1,CIC1/d_d8_0:C1TOFCO_DEL, 0.889,R12C20A.A1,R12C20A.FCO,CIC1/SLICE_43:ROUTE, 0.000,R12C20A.FCO,R12C20B.FCI,CIC1/n1027:FCITOFCO_DEL, 0.162,R12C20B.FCI,R12C20B.FCO,CIC1/SLICE_34:ROUTE, 0.000,R12C20B.FCO,R12C20C.FCI,CIC1/n1028:FCITOFCO_DEL, 0.162,R12C20C.FCI,R12C20C.FCO,CIC1/SLICE_48:ROUTE, 0.000,R12C20C.FCO,R12C20D.FCI,CIC1/n1029:FCITOFCO_DEL, 0.162,R12C20D.FCI,R12C20D.FCO,CIC1/SLICE_47:ROUTE, 0.000,R12C20D.FCO,R12C21A.FCI,CIC1/n1030:FCITOFCO_DEL, 0.162,R12C21A.FCI,R12C21A.FCO,CIC1/SLICE_40:ROUTE, 0.000,R12C21A.FCO,R12C21B.FCI,CIC1/n1031:FCITOFCO_DEL, 0.162,R12C21B.FCI,R12C21B.FCO,CIC1/SLICE_39:ROUTE, 0.000,R12C21B.FCO,R12C21C.FCI,CIC1/n1032:FCITOFCO_DEL, 0.162,R12C21C.FCI,R12C21C.FCO,CIC1/SLICE_344:ROUTE, 0.000,R12C21C.FCO,R12C21D.FCI,CIC1/n1033:FCITOFCO_DEL, 0.162,R12C21D.FCI,R12C21D.FCO,CIC1/SLICE_41:ROUTE, 0.000,R12C21D.FCO,R12C22A.FCI,CIC1/n1034:FCITOFCO_DEL, 0.162,R12C22A.FCI,R12C22A.FCO,CIC1/SLICE_42:ROUTE, 0.000,R12C22A.FCO,R12C22B.FCI,CIC1/n1035:FCITOFCO_DEL, 0.162,R12C22B.FCI,R12C22B.FCO,CIC1/SLICE_346:ROUTE, 0.000,R12C22B.FCO,R12C22C.FCI,CIC1/n1036:FCITOFCO_DEL, 0.162,R12C22C.FCI,R12C22C.FCO,CIC1/SLICE_345:ROUTE, 0.000,R12C22C.FCO,R12C22D.FCI,CIC1/n1037:FCITOFCO_DEL, 0.162,R12C22D.FCI,R12C22D.FCO,CIC1/SLICE_341:ROUTE, 0.000,R12C22D.FCO,R12C23A.FCI,CIC1/n1038:FCITOFCO_DEL, 0.162,R12C23A.FCI,R12C23A.FCO,CIC1/SLICE_339:ROUTE, 0.000,R12C23A.FCO,R12C23B.FCI,CIC1/n1039:FCITOFCO_DEL, 0.162,R12C23B.FCI,R12C23B.FCO,CIC1/SLICE_337:ROUTE, 0.000,R12C23B.FCO,R12C23C.FCI,CIC1/n1040:FCITOFCO_DEL, 0.162,R12C23C.FCI,R12C23C.FCO,CIC1/SLICE_336:ROUTE, 0.000,R12C23C.FCO,R12C23D.FCI,CIC1/n1041:FCITOFCO_DEL, 0.162,R12C23D.FCI,R12C23D.FCO,CIC1/SLICE_44:ROUTE, 0.000,R12C23D.FCO,R12C24A.FCI,CIC1/n1042:FCITOFCO_DEL, 0.162,R12C24A.FCI,R12C24A.FCO,CIC1/SLICE_335:ROUTE, 0.000,R12C24A.FCO,R12C24B.FCI,CIC1/n1043:FCITOFCO_DEL, 0.162,R12C24B.FCI,R12C24B.FCO,CIC1/SLICE_334:ROUTE, 0.000,R12C24B.FCO,R12C24C.FCI,CIC1/n1044:FCITOFCO_DEL, 0.162,R12C24C.FCI,R12C24C.FCO,CIC1/SLICE_332:ROUTE, 0.000,R12C24C.FCO,R12C24D.FCI,CIC1/n1045:FCITOFCO_DEL, 0.162,R12C24D.FCI,R12C24D.FCO,CIC1/SLICE_329:ROUTE, 0.000,R12C24D.FCO,R12C25A.FCI,CIC1/n1046:FCITOFCO_DEL, 0.162,R12C25A.FCI,R12C25A.FCO,CIC1/SLICE_45:ROUTE, 0.000,R12C25A.FCO,R12C25B.FCI,CIC1/n1047:FCITOFCO_DEL, 0.162,R12C25B.FCI,R12C25B.FCO,CIC1/SLICE_328:ROUTE, 0.000,R12C25B.FCO,R12C25C.FCI,CIC1/n1048:FCITOFCO_DEL, 0.162,R12C25C.FCI,R12C25C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R12C25C.FCO,R12C25D.FCI,CIC1/n1049:FCITOFCO_DEL, 0.162,R12C25D.FCI,R12C25D.FCO,CIC1/SLICE_46:ROUTE, 0.000,R12C25D.FCO,R12C26A.FCI,CIC1/n1050:FCITOFCO_DEL, 0.162,R12C26A.FCI,R12C26A.FCO,CIC1/SLICE_331:ROUTE, 0.000,R12C26A.FCO,R12C26B.FCI,CIC1/n1051:FCITOFCO_DEL, 0.162,R12C26B.FCI,R12C26B.FCO,CIC1/SLICE_49:ROUTE, 0.000,R12C26B.FCO,R12C26C.FCI,CIC1/n1052:FCITOFCO_DEL, 0.162,R12C26C.FCI,R12C26C.FCO,CIC1/SLICE_351:ROUTE, 0.000,R12C26C.FCO,R12C26D.FCI,CIC1/n1053:FCITOFCO_DEL, 0.162,R12C26D.FCI,R12C26D.FCO,CIC1/SLICE_350:ROUTE, 0.000,R12C26D.FCO,R12C27A.FCI,CIC1/n1054:FCITOFCO_DEL, 0.162,R12C27A.FCI,R12C27A.FCO,CIC1/SLICE_349:ROUTE, 0.000,R12C27A.FCO,R12C27B.FCI,CIC1/n1055:FCITOFCO_DEL, 0.162,R12C27B.FCI,R12C27B.FCO,CIC1/SLICE_348:ROUTE, 0.000,R12C27B.FCO,R12C27C.FCI,CIC1/n1056:FCITOFCO_DEL, 0.162,R12C27C.FCI,R12C27C.FCO,CIC1/SLICE_347:ROUTE, 0.000,R12C27C.FCO,R12C27D.FCI,CIC1/n1057:FCITOFCO_DEL, 0.162,R12C27D.FCI,R12C27D.FCO,CIC1/SLICE_340:ROUTE, 0.000,R12C27D.FCO,R12C28A.FCI,CIC1/n1058:FCITOF0_DEL, 0.585,R12C28A.FCI,R12C28A.F0,CIC1/SLICE_338:ROUTE, 0.000,R12C28A.F0,R12C28A.DI0,CIC1/n1503">Data path</A> CIC1/SLICE_321 to CIC1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q0 <A href="#@comp:CIC1/SLICE_321">CIC1/SLICE_321</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     1.817<A href="#@net:CIC1/d_d8_0:R16C22A.Q0:R12C20A.A1:1.817">     R16C22A.Q0 to R12C20A.A1    </A> <A href="#@net:CIC1/d_d8_0">CIC1/d_d8_0</A>
C1TOFCO_DE  ---     0.889     R12C20A.A1 to    R12C20A.FCO <A href="#@comp:CIC1/SLICE_43">CIC1/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1027:R12C20A.FCO:R12C20B.FCI:0.000">    R12C20A.FCO to R12C20B.FCI   </A> <A href="#@net:CIC1/n1027">CIC1/n1027</A>
FCITOFCO_D  ---     0.162    R12C20B.FCI to    R12C20B.FCO <A href="#@comp:CIC1/SLICE_34">CIC1/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1028:R12C20B.FCO:R12C20C.FCI:0.000">    R12C20B.FCO to R12C20C.FCI   </A> <A href="#@net:CIC1/n1028">CIC1/n1028</A>
FCITOFCO_D  ---     0.162    R12C20C.FCI to    R12C20C.FCO <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1029:R12C20C.FCO:R12C20D.FCI:0.000">    R12C20C.FCO to R12C20D.FCI   </A> <A href="#@net:CIC1/n1029">CIC1/n1029</A>
FCITOFCO_D  ---     0.162    R12C20D.FCI to    R12C20D.FCO <A href="#@comp:CIC1/SLICE_47">CIC1/SLICE_47</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1030:R12C20D.FCO:R12C21A.FCI:0.000">    R12C20D.FCO to R12C21A.FCI   </A> <A href="#@net:CIC1/n1030">CIC1/n1030</A>
FCITOFCO_D  ---     0.162    R12C21A.FCI to    R12C21A.FCO <A href="#@comp:CIC1/SLICE_40">CIC1/SLICE_40</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1031:R12C21A.FCO:R12C21B.FCI:0.000">    R12C21A.FCO to R12C21B.FCI   </A> <A href="#@net:CIC1/n1031">CIC1/n1031</A>
FCITOFCO_D  ---     0.162    R12C21B.FCI to    R12C21B.FCO <A href="#@comp:CIC1/SLICE_39">CIC1/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1032:R12C21B.FCO:R12C21C.FCI:0.000">    R12C21B.FCO to R12C21C.FCI   </A> <A href="#@net:CIC1/n1032">CIC1/n1032</A>
FCITOFCO_D  ---     0.162    R12C21C.FCI to    R12C21C.FCO <A href="#@comp:CIC1/SLICE_344">CIC1/SLICE_344</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1033:R12C21C.FCO:R12C21D.FCI:0.000">    R12C21C.FCO to R12C21D.FCI   </A> <A href="#@net:CIC1/n1033">CIC1/n1033</A>
FCITOFCO_D  ---     0.162    R12C21D.FCI to    R12C21D.FCO <A href="#@comp:CIC1/SLICE_41">CIC1/SLICE_41</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1034:R12C21D.FCO:R12C22A.FCI:0.000">    R12C21D.FCO to R12C22A.FCI   </A> <A href="#@net:CIC1/n1034">CIC1/n1034</A>
FCITOFCO_D  ---     0.162    R12C22A.FCI to    R12C22A.FCO <A href="#@comp:CIC1/SLICE_42">CIC1/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1035:R12C22A.FCO:R12C22B.FCI:0.000">    R12C22A.FCO to R12C22B.FCI   </A> <A href="#@net:CIC1/n1035">CIC1/n1035</A>
FCITOFCO_D  ---     0.162    R12C22B.FCI to    R12C22B.FCO <A href="#@comp:CIC1/SLICE_346">CIC1/SLICE_346</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1036:R12C22B.FCO:R12C22C.FCI:0.000">    R12C22B.FCO to R12C22C.FCI   </A> <A href="#@net:CIC1/n1036">CIC1/n1036</A>
FCITOFCO_D  ---     0.162    R12C22C.FCI to    R12C22C.FCO <A href="#@comp:CIC1/SLICE_345">CIC1/SLICE_345</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1037:R12C22C.FCO:R12C22D.FCI:0.000">    R12C22C.FCO to R12C22D.FCI   </A> <A href="#@net:CIC1/n1037">CIC1/n1037</A>
FCITOFCO_D  ---     0.162    R12C22D.FCI to    R12C22D.FCO <A href="#@comp:CIC1/SLICE_341">CIC1/SLICE_341</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1038:R12C22D.FCO:R12C23A.FCI:0.000">    R12C22D.FCO to R12C23A.FCI   </A> <A href="#@net:CIC1/n1038">CIC1/n1038</A>
FCITOFCO_D  ---     0.162    R12C23A.FCI to    R12C23A.FCO <A href="#@comp:CIC1/SLICE_339">CIC1/SLICE_339</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1039:R12C23A.FCO:R12C23B.FCI:0.000">    R12C23A.FCO to R12C23B.FCI   </A> <A href="#@net:CIC1/n1039">CIC1/n1039</A>
FCITOFCO_D  ---     0.162    R12C23B.FCI to    R12C23B.FCO <A href="#@comp:CIC1/SLICE_337">CIC1/SLICE_337</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1040:R12C23B.FCO:R12C23C.FCI:0.000">    R12C23B.FCO to R12C23C.FCI   </A> <A href="#@net:CIC1/n1040">CIC1/n1040</A>
FCITOFCO_D  ---     0.162    R12C23C.FCI to    R12C23C.FCO <A href="#@comp:CIC1/SLICE_336">CIC1/SLICE_336</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1041:R12C23C.FCO:R12C23D.FCI:0.000">    R12C23C.FCO to R12C23D.FCI   </A> <A href="#@net:CIC1/n1041">CIC1/n1041</A>
FCITOFCO_D  ---     0.162    R12C23D.FCI to    R12C23D.FCO <A href="#@comp:CIC1/SLICE_44">CIC1/SLICE_44</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1042:R12C23D.FCO:R12C24A.FCI:0.000">    R12C23D.FCO to R12C24A.FCI   </A> <A href="#@net:CIC1/n1042">CIC1/n1042</A>
FCITOFCO_D  ---     0.162    R12C24A.FCI to    R12C24A.FCO <A href="#@comp:CIC1/SLICE_335">CIC1/SLICE_335</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1043:R12C24A.FCO:R12C24B.FCI:0.000">    R12C24A.FCO to R12C24B.FCI   </A> <A href="#@net:CIC1/n1043">CIC1/n1043</A>
FCITOFCO_D  ---     0.162    R12C24B.FCI to    R12C24B.FCO <A href="#@comp:CIC1/SLICE_334">CIC1/SLICE_334</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1044:R12C24B.FCO:R12C24C.FCI:0.000">    R12C24B.FCO to R12C24C.FCI   </A> <A href="#@net:CIC1/n1044">CIC1/n1044</A>
FCITOFCO_D  ---     0.162    R12C24C.FCI to    R12C24C.FCO <A href="#@comp:CIC1/SLICE_332">CIC1/SLICE_332</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1045:R12C24C.FCO:R12C24D.FCI:0.000">    R12C24C.FCO to R12C24D.FCI   </A> <A href="#@net:CIC1/n1045">CIC1/n1045</A>
FCITOFCO_D  ---     0.162    R12C24D.FCI to    R12C24D.FCO <A href="#@comp:CIC1/SLICE_329">CIC1/SLICE_329</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1046:R12C24D.FCO:R12C25A.FCI:0.000">    R12C24D.FCO to R12C25A.FCI   </A> <A href="#@net:CIC1/n1046">CIC1/n1046</A>
FCITOFCO_D  ---     0.162    R12C25A.FCI to    R12C25A.FCO <A href="#@comp:CIC1/SLICE_45">CIC1/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1047:R12C25A.FCO:R12C25B.FCI:0.000">    R12C25A.FCO to R12C25B.FCI   </A> <A href="#@net:CIC1/n1047">CIC1/n1047</A>
FCITOFCO_D  ---     0.162    R12C25B.FCI to    R12C25B.FCO <A href="#@comp:CIC1/SLICE_328">CIC1/SLICE_328</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1048:R12C25B.FCO:R12C25C.FCI:0.000">    R12C25B.FCO to R12C25C.FCI   </A> <A href="#@net:CIC1/n1048">CIC1/n1048</A>
FCITOFCO_D  ---     0.162    R12C25C.FCI to    R12C25C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1049:R12C25C.FCO:R12C25D.FCI:0.000">    R12C25C.FCO to R12C25D.FCI   </A> <A href="#@net:CIC1/n1049">CIC1/n1049</A>
FCITOFCO_D  ---     0.162    R12C25D.FCI to    R12C25D.FCO <A href="#@comp:CIC1/SLICE_46">CIC1/SLICE_46</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1050:R12C25D.FCO:R12C26A.FCI:0.000">    R12C25D.FCO to R12C26A.FCI   </A> <A href="#@net:CIC1/n1050">CIC1/n1050</A>
FCITOFCO_D  ---     0.162    R12C26A.FCI to    R12C26A.FCO <A href="#@comp:CIC1/SLICE_331">CIC1/SLICE_331</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1051:R12C26A.FCO:R12C26B.FCI:0.000">    R12C26A.FCO to R12C26B.FCI   </A> <A href="#@net:CIC1/n1051">CIC1/n1051</A>
FCITOFCO_D  ---     0.162    R12C26B.FCI to    R12C26B.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1052:R12C26B.FCO:R12C26C.FCI:0.000">    R12C26B.FCO to R12C26C.FCI   </A> <A href="#@net:CIC1/n1052">CIC1/n1052</A>
FCITOFCO_D  ---     0.162    R12C26C.FCI to    R12C26C.FCO <A href="#@comp:CIC1/SLICE_351">CIC1/SLICE_351</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1053:R12C26C.FCO:R12C26D.FCI:0.000">    R12C26C.FCO to R12C26D.FCI   </A> <A href="#@net:CIC1/n1053">CIC1/n1053</A>
FCITOFCO_D  ---     0.162    R12C26D.FCI to    R12C26D.FCO <A href="#@comp:CIC1/SLICE_350">CIC1/SLICE_350</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1054:R12C26D.FCO:R12C27A.FCI:0.000">    R12C26D.FCO to R12C27A.FCI   </A> <A href="#@net:CIC1/n1054">CIC1/n1054</A>
FCITOFCO_D  ---     0.162    R12C27A.FCI to    R12C27A.FCO <A href="#@comp:CIC1/SLICE_349">CIC1/SLICE_349</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1055:R12C27A.FCO:R12C27B.FCI:0.000">    R12C27A.FCO to R12C27B.FCI   </A> <A href="#@net:CIC1/n1055">CIC1/n1055</A>
FCITOFCO_D  ---     0.162    R12C27B.FCI to    R12C27B.FCO <A href="#@comp:CIC1/SLICE_348">CIC1/SLICE_348</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1056:R12C27B.FCO:R12C27C.FCI:0.000">    R12C27B.FCO to R12C27C.FCI   </A> <A href="#@net:CIC1/n1056">CIC1/n1056</A>
FCITOFCO_D  ---     0.162    R12C27C.FCI to    R12C27C.FCO <A href="#@comp:CIC1/SLICE_347">CIC1/SLICE_347</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1057:R12C27C.FCO:R12C27D.FCI:0.000">    R12C27C.FCO to R12C27D.FCI   </A> <A href="#@net:CIC1/n1057">CIC1/n1057</A>
FCITOFCO_D  ---     0.162    R12C27D.FCI to    R12C27D.FCO <A href="#@comp:CIC1/SLICE_340">CIC1/SLICE_340</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1058:R12C27D.FCO:R12C28A.FCI:0.000">    R12C27D.FCO to R12C28A.FCI   </A> <A href="#@net:CIC1/n1058">CIC1/n1058</A>
FCITOF0_DE  ---     0.585    R12C28A.FCI to     R12C28A.F0 <A href="#@comp:CIC1/SLICE_338">CIC1/SLICE_338</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1503:R12C28A.F0:R12C28A.DI0:0.000">     R12C28A.F0 to R12C28A.DI0   </A> <A href="#@net:CIC1/n1503">CIC1/n1503</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.765   (79.3% logic, 20.7% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R16C22A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C22A.CLK:1.898">     RPLL.CLKOP to R16C22A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R12C28A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R12C28A.CLK:1.898">     RPLL.CLKOP to R12C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.582ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_301">CIC1/d_d9_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_63">CIC1/d10__0__i8</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               8.749ns  (79.4% logic, 20.6% route), 34 logic levels.

 Constraint Details:

      8.749ns physical path delay CIC1/SLICE_301 to CIC1/SLICE_63 exceeds
      8.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.167ns) by 0.582ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.452,R16C27A.CLK,R16C27A.Q1,CIC1/SLICE_301:ROUTE, 1.801,R16C27A.Q1,R15C19A.A1,CIC1/d_d9_0:C1TOFCO_DEL, 0.889,R15C19A.A1,R15C19A.FCO,CIC1/SLICE_95:ROUTE, 0.000,R15C19A.FCO,R15C19B.FCI,CIC1/n1320:FCITOFCO_DEL, 0.162,R15C19B.FCI,R15C19B.FCO,CIC1/SLICE_94:ROUTE, 0.000,R15C19B.FCO,R15C19C.FCI,CIC1/n1321:FCITOFCO_DEL, 0.162,R15C19C.FCI,R15C19C.FCO,CIC1/SLICE_93:ROUTE, 0.000,R15C19C.FCO,R15C19D.FCI,CIC1/n1322:FCITOFCO_DEL, 0.162,R15C19D.FCI,R15C19D.FCO,CIC1/SLICE_92:ROUTE, 0.000,R15C19D.FCO,R15C20A.FCI,CIC1/n1323:FCITOFCO_DEL, 0.162,R15C20A.FCI,R15C20A.FCO,CIC1/SLICE_91:ROUTE, 0.000,R15C20A.FCO,R15C20B.FCI,CIC1/n1324:FCITOFCO_DEL, 0.162,R15C20B.FCI,R15C20B.FCO,CIC1/SLICE_90:ROUTE, 0.000,R15C20B.FCO,R15C20C.FCI,CIC1/n1325:FCITOFCO_DEL, 0.162,R15C20C.FCI,R15C20C.FCO,CIC1/SLICE_89:ROUTE, 0.000,R15C20C.FCO,R15C20D.FCI,CIC1/n1326:FCITOFCO_DEL, 0.162,R15C20D.FCI,R15C20D.FCO,CIC1/SLICE_88:ROUTE, 0.000,R15C20D.FCO,R15C21A.FCI,CIC1/n1327:FCITOFCO_DEL, 0.162,R15C21A.FCI,R15C21A.FCO,CIC1/SLICE_87:ROUTE, 0.000,R15C21A.FCO,R15C21B.FCI,CIC1/n1328:FCITOFCO_DEL, 0.162,R15C21B.FCI,R15C21B.FCO,CIC1/SLICE_86:ROUTE, 0.000,R15C21B.FCO,R15C21C.FCI,CIC1/n1329:FCITOFCO_DEL, 0.162,R15C21C.FCI,R15C21C.FCO,CIC1/SLICE_85:ROUTE, 0.000,R15C21C.FCO,R15C21D.FCI,CIC1/n1330:FCITOFCO_DEL, 0.162,R15C21D.FCI,R15C21D.FCO,CIC1/SLICE_84:ROUTE, 0.000,R15C21D.FCO,R15C22A.FCI,CIC1/n1331:FCITOFCO_DEL, 0.162,R15C22A.FCI,R15C22A.FCO,CIC1/SLICE_83:ROUTE, 0.000,R15C22A.FCO,R15C22B.FCI,CIC1/n1332:FCITOFCO_DEL, 0.162,R15C22B.FCI,R15C22B.FCO,CIC1/SLICE_82:ROUTE, 0.000,R15C22B.FCO,R15C22C.FCI,CIC1/n1333:FCITOFCO_DEL, 0.162,R15C22C.FCI,R15C22C.FCO,CIC1/SLICE_81:ROUTE, 0.000,R15C22C.FCO,R15C22D.FCI,CIC1/n1334:FCITOFCO_DEL, 0.162,R15C22D.FCI,R15C22D.FCO,CIC1/SLICE_80:ROUTE, 0.000,R15C22D.FCO,R15C23A.FCI,CIC1/n1335:FCITOFCO_DEL, 0.162,R15C23A.FCI,R15C23A.FCO,CIC1/SLICE_79:ROUTE, 0.000,R15C23A.FCO,R15C23B.FCI,CIC1/n1336:FCITOFCO_DEL, 0.162,R15C23B.FCI,R15C23B.FCO,CIC1/SLICE_78:ROUTE, 0.000,R15C23B.FCO,R15C23C.FCI,CIC1/n1337:FCITOFCO_DEL, 0.162,R15C23C.FCI,R15C23C.FCO,CIC1/SLICE_77:ROUTE, 0.000,R15C23C.FCO,R15C23D.FCI,CIC1/n1338:FCITOFCO_DEL, 0.162,R15C23D.FCI,R15C23D.FCO,CIC1/SLICE_76:ROUTE, 0.000,R15C23D.FCO,R15C24A.FCI,CIC1/n1339:FCITOFCO_DEL, 0.162,R15C24A.FCI,R15C24A.FCO,CIC1/SLICE_75:ROUTE, 0.000,R15C24A.FCO,R15C24B.FCI,CIC1/n1340:FCITOFCO_DEL, 0.162,R15C24B.FCI,R15C24B.FCO,CIC1/SLICE_74:ROUTE, 0.000,R15C24B.FCO,R15C24C.FCI,CIC1/n1341:FCITOFCO_DEL, 0.162,R15C24C.FCI,R15C24C.FCO,CIC1/SLICE_73:ROUTE, 0.000,R15C24C.FCO,R15C24D.FCI,CIC1/n1342:FCITOFCO_DEL, 0.162,R15C24D.FCI,R15C24D.FCO,CIC1/SLICE_72:ROUTE, 0.000,R15C24D.FCO,R15C25A.FCI,CIC1/n1343:FCITOFCO_DEL, 0.162,R15C25A.FCI,R15C25A.FCO,CIC1/SLICE_71:ROUTE, 0.000,R15C25A.FCO,R15C25B.FCI,CIC1/n1344:FCITOFCO_DEL, 0.162,R15C25B.FCI,R15C25B.FCO,CIC1/SLICE_70:ROUTE, 0.000,R15C25B.FCO,R15C25C.FCI,CIC1/n1345:FCITOFCO_DEL, 0.162,R15C25C.FCI,R15C25C.FCO,CIC1/SLICE_69:ROUTE, 0.000,R15C25C.FCO,R15C25D.FCI,CIC1/n1346:FCITOFCO_DEL, 0.162,R15C25D.FCI,R15C25D.FCO,CIC1/SLICE_68:ROUTE, 0.000,R15C25D.FCO,R15C26A.FCI,CIC1/n1347:FCITOFCO_DEL, 0.162,R15C26A.FCI,R15C26A.FCO,CIC1/SLICE_67:ROUTE, 0.000,R15C26A.FCO,R15C26B.FCI,CIC1/n1348:FCITOFCO_DEL, 0.162,R15C26B.FCI,R15C26B.FCO,CIC1/SLICE_66:ROUTE, 0.000,R15C26B.FCO,R15C26C.FCI,CIC1/n1349:FCITOFCO_DEL, 0.162,R15C26C.FCI,R15C26C.FCO,CIC1/SLICE_65:ROUTE, 0.000,R15C26C.FCO,R15C26D.FCI,CIC1/n1350:FCITOFCO_DEL, 0.162,R15C26D.FCI,R15C26D.FCO,CIC1/SLICE_64:ROUTE, 0.000,R15C26D.FCO,R15C27A.FCI,CIC1/n1351:FCITOF0_DEL, 0.585,R15C27A.FCI,R15C27A.F0,CIC1/SLICE_63:ROUTE, 0.000,R15C27A.F0,R15C27A.DI0,CIC1/n1568">Data path</A> CIC1/SLICE_301 to CIC1/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C27A.CLK to     R16C27A.Q1 <A href="#@comp:CIC1/SLICE_301">CIC1/SLICE_301</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     1.801<A href="#@net:CIC1/d_d9_0:R16C27A.Q1:R15C19A.A1:1.801">     R16C27A.Q1 to R15C19A.A1    </A> <A href="#@net:CIC1/d_d9_0">CIC1/d_d9_0</A>
C1TOFCO_DE  ---     0.889     R15C19A.A1 to    R15C19A.FCO <A href="#@comp:CIC1/SLICE_95">CIC1/SLICE_95</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1320:R15C19A.FCO:R15C19B.FCI:0.000">    R15C19A.FCO to R15C19B.FCI   </A> <A href="#@net:CIC1/n1320">CIC1/n1320</A>
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO <A href="#@comp:CIC1/SLICE_94">CIC1/SLICE_94</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1321:R15C19B.FCO:R15C19C.FCI:0.000">    R15C19B.FCO to R15C19C.FCI   </A> <A href="#@net:CIC1/n1321">CIC1/n1321</A>
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO <A href="#@comp:CIC1/SLICE_93">CIC1/SLICE_93</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1322:R15C19C.FCO:R15C19D.FCI:0.000">    R15C19C.FCO to R15C19D.FCI   </A> <A href="#@net:CIC1/n1322">CIC1/n1322</A>
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO <A href="#@comp:CIC1/SLICE_92">CIC1/SLICE_92</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1323:R15C19D.FCO:R15C20A.FCI:0.000">    R15C19D.FCO to R15C20A.FCI   </A> <A href="#@net:CIC1/n1323">CIC1/n1323</A>
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO <A href="#@comp:CIC1/SLICE_91">CIC1/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1324:R15C20A.FCO:R15C20B.FCI:0.000">    R15C20A.FCO to R15C20B.FCI   </A> <A href="#@net:CIC1/n1324">CIC1/n1324</A>
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO <A href="#@comp:CIC1/SLICE_90">CIC1/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1325:R15C20B.FCO:R15C20C.FCI:0.000">    R15C20B.FCO to R15C20C.FCI   </A> <A href="#@net:CIC1/n1325">CIC1/n1325</A>
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO <A href="#@comp:CIC1/SLICE_89">CIC1/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1326:R15C20C.FCO:R15C20D.FCI:0.000">    R15C20C.FCO to R15C20D.FCI   </A> <A href="#@net:CIC1/n1326">CIC1/n1326</A>
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO <A href="#@comp:CIC1/SLICE_88">CIC1/SLICE_88</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1327:R15C20D.FCO:R15C21A.FCI:0.000">    R15C20D.FCO to R15C21A.FCI   </A> <A href="#@net:CIC1/n1327">CIC1/n1327</A>
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO <A href="#@comp:CIC1/SLICE_87">CIC1/SLICE_87</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1328:R15C21A.FCO:R15C21B.FCI:0.000">    R15C21A.FCO to R15C21B.FCI   </A> <A href="#@net:CIC1/n1328">CIC1/n1328</A>
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO <A href="#@comp:CIC1/SLICE_86">CIC1/SLICE_86</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1329:R15C21B.FCO:R15C21C.FCI:0.000">    R15C21B.FCO to R15C21C.FCI   </A> <A href="#@net:CIC1/n1329">CIC1/n1329</A>
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO <A href="#@comp:CIC1/SLICE_85">CIC1/SLICE_85</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1330:R15C21C.FCO:R15C21D.FCI:0.000">    R15C21C.FCO to R15C21D.FCI   </A> <A href="#@net:CIC1/n1330">CIC1/n1330</A>
FCITOFCO_D  ---     0.162    R15C21D.FCI to    R15C21D.FCO <A href="#@comp:CIC1/SLICE_84">CIC1/SLICE_84</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1331:R15C21D.FCO:R15C22A.FCI:0.000">    R15C21D.FCO to R15C22A.FCI   </A> <A href="#@net:CIC1/n1331">CIC1/n1331</A>
FCITOFCO_D  ---     0.162    R15C22A.FCI to    R15C22A.FCO <A href="#@comp:CIC1/SLICE_83">CIC1/SLICE_83</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1332:R15C22A.FCO:R15C22B.FCI:0.000">    R15C22A.FCO to R15C22B.FCI   </A> <A href="#@net:CIC1/n1332">CIC1/n1332</A>
FCITOFCO_D  ---     0.162    R15C22B.FCI to    R15C22B.FCO <A href="#@comp:CIC1/SLICE_82">CIC1/SLICE_82</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1333:R15C22B.FCO:R15C22C.FCI:0.000">    R15C22B.FCO to R15C22C.FCI   </A> <A href="#@net:CIC1/n1333">CIC1/n1333</A>
FCITOFCO_D  ---     0.162    R15C22C.FCI to    R15C22C.FCO <A href="#@comp:CIC1/SLICE_81">CIC1/SLICE_81</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1334:R15C22C.FCO:R15C22D.FCI:0.000">    R15C22C.FCO to R15C22D.FCI   </A> <A href="#@net:CIC1/n1334">CIC1/n1334</A>
FCITOFCO_D  ---     0.162    R15C22D.FCI to    R15C22D.FCO <A href="#@comp:CIC1/SLICE_80">CIC1/SLICE_80</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1335:R15C22D.FCO:R15C23A.FCI:0.000">    R15C22D.FCO to R15C23A.FCI   </A> <A href="#@net:CIC1/n1335">CIC1/n1335</A>
FCITOFCO_D  ---     0.162    R15C23A.FCI to    R15C23A.FCO <A href="#@comp:CIC1/SLICE_79">CIC1/SLICE_79</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1336:R15C23A.FCO:R15C23B.FCI:0.000">    R15C23A.FCO to R15C23B.FCI   </A> <A href="#@net:CIC1/n1336">CIC1/n1336</A>
FCITOFCO_D  ---     0.162    R15C23B.FCI to    R15C23B.FCO <A href="#@comp:CIC1/SLICE_78">CIC1/SLICE_78</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1337:R15C23B.FCO:R15C23C.FCI:0.000">    R15C23B.FCO to R15C23C.FCI   </A> <A href="#@net:CIC1/n1337">CIC1/n1337</A>
FCITOFCO_D  ---     0.162    R15C23C.FCI to    R15C23C.FCO <A href="#@comp:CIC1/SLICE_77">CIC1/SLICE_77</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1338:R15C23C.FCO:R15C23D.FCI:0.000">    R15C23C.FCO to R15C23D.FCI   </A> <A href="#@net:CIC1/n1338">CIC1/n1338</A>
FCITOFCO_D  ---     0.162    R15C23D.FCI to    R15C23D.FCO <A href="#@comp:CIC1/SLICE_76">CIC1/SLICE_76</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1339:R15C23D.FCO:R15C24A.FCI:0.000">    R15C23D.FCO to R15C24A.FCI   </A> <A href="#@net:CIC1/n1339">CIC1/n1339</A>
FCITOFCO_D  ---     0.162    R15C24A.FCI to    R15C24A.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1340:R15C24A.FCO:R15C24B.FCI:0.000">    R15C24A.FCO to R15C24B.FCI   </A> <A href="#@net:CIC1/n1340">CIC1/n1340</A>
FCITOFCO_D  ---     0.162    R15C24B.FCI to    R15C24B.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1341:R15C24B.FCO:R15C24C.FCI:0.000">    R15C24B.FCO to R15C24C.FCI   </A> <A href="#@net:CIC1/n1341">CIC1/n1341</A>
FCITOFCO_D  ---     0.162    R15C24C.FCI to    R15C24C.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1342:R15C24C.FCO:R15C24D.FCI:0.000">    R15C24C.FCO to R15C24D.FCI   </A> <A href="#@net:CIC1/n1342">CIC1/n1342</A>
FCITOFCO_D  ---     0.162    R15C24D.FCI to    R15C24D.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1343:R15C24D.FCO:R15C25A.FCI:0.000">    R15C24D.FCO to R15C25A.FCI   </A> <A href="#@net:CIC1/n1343">CIC1/n1343</A>
FCITOFCO_D  ---     0.162    R15C25A.FCI to    R15C25A.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1344:R15C25A.FCO:R15C25B.FCI:0.000">    R15C25A.FCO to R15C25B.FCI   </A> <A href="#@net:CIC1/n1344">CIC1/n1344</A>
FCITOFCO_D  ---     0.162    R15C25B.FCI to    R15C25B.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1345:R15C25B.FCO:R15C25C.FCI:0.000">    R15C25B.FCO to R15C25C.FCI   </A> <A href="#@net:CIC1/n1345">CIC1/n1345</A>
FCITOFCO_D  ---     0.162    R15C25C.FCI to    R15C25C.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1346:R15C25C.FCO:R15C25D.FCI:0.000">    R15C25C.FCO to R15C25D.FCI   </A> <A href="#@net:CIC1/n1346">CIC1/n1346</A>
FCITOFCO_D  ---     0.162    R15C25D.FCI to    R15C25D.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1347:R15C25D.FCO:R15C26A.FCI:0.000">    R15C25D.FCO to R15C26A.FCI   </A> <A href="#@net:CIC1/n1347">CIC1/n1347</A>
FCITOFCO_D  ---     0.162    R15C26A.FCI to    R15C26A.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1348:R15C26A.FCO:R15C26B.FCI:0.000">    R15C26A.FCO to R15C26B.FCI   </A> <A href="#@net:CIC1/n1348">CIC1/n1348</A>
FCITOFCO_D  ---     0.162    R15C26B.FCI to    R15C26B.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1349:R15C26B.FCO:R15C26C.FCI:0.000">    R15C26B.FCO to R15C26C.FCI   </A> <A href="#@net:CIC1/n1349">CIC1/n1349</A>
FCITOFCO_D  ---     0.162    R15C26C.FCI to    R15C26C.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1350:R15C26C.FCO:R15C26D.FCI:0.000">    R15C26C.FCO to R15C26D.FCI   </A> <A href="#@net:CIC1/n1350">CIC1/n1350</A>
FCITOFCO_D  ---     0.162    R15C26D.FCI to    R15C26D.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1351:R15C26D.FCO:R15C27A.FCI:0.000">    R15C26D.FCO to R15C27A.FCI   </A> <A href="#@net:CIC1/n1351">CIC1/n1351</A>
FCITOF0_DE  ---     0.585    R15C27A.FCI to     R15C27A.F0 <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1568:R15C27A.F0:R15C27A.DI0:0.000">     R15C27A.F0 to R15C27A.DI0   </A> <A href="#@net:CIC1/n1568">CIC1/n1568</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    8.749   (79.4% logic, 20.6% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R16C27A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C27A.CLK:1.898">     RPLL.CLKOP to R16C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R15C27A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C27A.CLK:1.898">     RPLL.CLKOP to R15C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 108.707MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_580">Mixer1/MixerOutSin_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>

   Data Path Delay:     7.408ns  (52.6% logic, 47.4% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to Mixer1/SLICE_580 and
      7.408ns delay Mixer1/SLICE_580 to MixerOutSin[7] (totaling 9.306ns) meets
     10.000ns offset PLL1/PLLInst_0 to MixerOutSin[7] by 0.694ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R17C20B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C20B.CLK:1.898">     RPLL.CLKOP to R17C20B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R17C20B.CLK,R17C20B.Q1,Mixer1/SLICE_580:ROUTE, 3.508,R17C20B.Q1,119.PADDO,MixerOutSin_c_7:DOPAD_DEL, 3.448,119.PADDO,119.PAD,MixerOutSin[7]">Data path</A> Mixer1/SLICE_580 to MixerOutSin[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q1 <A href="#@comp:Mixer1/SLICE_580">Mixer1/SLICE_580</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        58     3.508<A href="#@net:MixerOutSin_c_7:R17C20B.Q1:119.PADDO:3.508">     R17C20B.Q1 to 119.PADDO     </A> <A href="#@net:MixerOutSin_c_7">MixerOutSin_c_7</A>
DOPAD_DEL   ---     3.448      119.PADDO to        119.PAD <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>
                  --------
                    7.408   (52.6% logic, 47.4% route), 2 logic levels.


Passed:  The following path meets requirements by 0.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_829">CIC1/d_out_i0_i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     7.276ns  (53.6% logic, 46.4% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_829 and
      7.276ns delay CIC1/SLICE_829 to MYLED[2] (totaling 9.174ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[2] by 0.826ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28C.CLK:1.898">     RPLL.CLKOP to R15C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28C.CLK,R15C28C.Q1,CIC1/SLICE_829:ROUTE, 3.376,R15C28C.Q1,99.PADDO,MYLED_c_4:DOPAD_DEL, 3.448,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1/SLICE_829 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28C.CLK to     R15C28C.Q1 <A href="#@comp:CIC1/SLICE_829">CIC1/SLICE_829</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.376<A href="#@net:MYLED_c_4:R15C28C.Q1:99.PADDO:3.376">     R15C28C.Q1 to 99.PADDO      </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    7.276   (53.6% logic, 46.4% route), 2 logic levels.


Passed:  The following path meets requirements by 0.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_824">CIC1/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     7.251ns  (53.8% logic, 46.2% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_824 and
      7.251ns delay CIC1/SLICE_824 to MYLED[5] (totaling 9.149ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[5] by 0.851ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28A.CLK:1.898">     RPLL.CLKOP to R15C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28A.CLK,R15C28A.Q0,CIC1/SLICE_824:ROUTE, 3.351,R15C28A.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 3.448,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1/SLICE_824 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28A.CLK to     R15C28A.Q0 <A href="#@comp:CIC1/SLICE_824">CIC1/SLICE_824</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.351<A href="#@net:MYLED_c_5:R15C28A.Q0:105.PADDO:3.351">     R15C28A.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     3.448      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    7.251   (53.8% logic, 46.2% route), 2 logic levels.


Passed:  The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_824">CIC1/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     7.242ns  (53.9% logic, 46.1% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_824 and
      7.242ns delay CIC1/SLICE_824 to MYLED[4] (totaling 9.140ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[4] by 0.860ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28A.CLK:1.898">     RPLL.CLKOP to R15C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28A.CLK,R15C28A.Q1,CIC1/SLICE_824:ROUTE, 3.342,R15C28A.Q1,104.PADDO,n483:DOPAD_DEL, 3.448,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1/SLICE_824 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28A.CLK to     R15C28A.Q1 <A href="#@comp:CIC1/SLICE_824">CIC1/SLICE_824</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.342<A href="#@net:n483:R15C28A.Q1:104.PADDO:3.342">     R15C28A.Q1 to 104.PADDO     </A> <A href="#@net:n483">n483</A>
DOPAD_DEL   ---     3.448      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    7.242   (53.9% logic, 46.1% route), 2 logic levels.


Passed:  The following path meets requirements by 0.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_829">CIC1/d_out_i0_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     7.213ns  (54.1% logic, 45.9% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_829 and
      7.213ns delay CIC1/SLICE_829 to MYLED[3] (totaling 9.111ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[3] by 0.889ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28C.CLK:1.898">     RPLL.CLKOP to R15C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28C.CLK,R15C28C.Q0,CIC1/SLICE_829:ROUTE, 3.313,R15C28C.Q0,100.PADDO,n484:DOPAD_DEL, 3.448,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1/SLICE_829 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28C.CLK to     R15C28C.Q0 <A href="#@comp:CIC1/SLICE_829">CIC1/SLICE_829</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.313<A href="#@net:n484:R15C28C.Q0:100.PADDO:3.313">     R15C28C.Q0 to 100.PADDO     </A> <A href="#@net:n484">n484</A>
DOPAD_DEL   ---     3.448      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    7.213   (54.1% logic, 45.9% route), 2 logic levels.


Passed:  The following path meets requirements by 0.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_823">CIC1/d_out_i0_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     7.179ns  (54.3% logic, 45.7% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_823 and
      7.179ns delay CIC1/SLICE_823 to MYLED[0] (totaling 9.077ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[0] by 0.923ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28B.CLK:1.898">     RPLL.CLKOP to R15C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28B.CLK,R15C28B.Q1,CIC1/SLICE_823:ROUTE, 3.279,R15C28B.Q1,97.PADDO,MYLED_c_2:DOPAD_DEL, 3.448,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1/SLICE_823 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28B.CLK to     R15C28B.Q1 <A href="#@comp:CIC1/SLICE_823">CIC1/SLICE_823</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.279<A href="#@net:MYLED_c_2:R15C28B.Q1:97.PADDO:3.279">     R15C28B.Q1 to 97.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    7.179   (54.3% logic, 45.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_580">Mixer1/MixerOutSin_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>

   Data Path Delay:     7.100ns  (54.9% logic, 45.1% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to Mixer1/SLICE_580 and
      7.100ns delay Mixer1/SLICE_580 to MixerOutSin[6] (totaling 8.998ns) meets
     10.000ns offset PLL1/PLLInst_0 to MixerOutSin[6] by 1.002ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R17C20B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C20B.CLK:1.898">     RPLL.CLKOP to R17C20B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R17C20B.CLK,R17C20B.Q0,Mixer1/SLICE_580:ROUTE, 3.200,R17C20B.Q0,126.PADDO,MixerOutSin_c_6:DOPAD_DEL, 3.448,126.PADDO,126.PAD,MixerOutSin[6]">Data path</A> Mixer1/SLICE_580 to MixerOutSin[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q0 <A href="#@comp:Mixer1/SLICE_580">Mixer1/SLICE_580</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.200<A href="#@net:MixerOutSin_c_6:R17C20B.Q0:126.PADDO:3.200">     R17C20B.Q0 to 126.PADDO     </A> <A href="#@net:MixerOutSin_c_6">MixerOutSin_c_6</A>
DOPAD_DEL   ---     3.448      126.PADDO to        126.PAD <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>
                  --------
                    7.100   (54.9% logic, 45.1% route), 2 logic levels.


Passed:  The following path meets requirements by 1.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_823">CIC1/d_out_i0_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     7.085ns  (55.0% logic, 45.0% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to CIC1/SLICE_823 and
      7.085ns delay CIC1/SLICE_823 to MYLED[1] (totaling 8.983ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[1] by 1.017ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R15C28B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R15C28B.CLK:1.898">     RPLL.CLKOP to R15C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R15C28B.CLK,R15C28B.Q0,CIC1/SLICE_823:ROUTE, 3.185,R15C28B.Q0,98.PADDO,MYLED_c_3:DOPAD_DEL, 3.448,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1/SLICE_823 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C28B.CLK to     R15C28B.Q0 <A href="#@comp:CIC1/SLICE_823">CIC1/SLICE_823</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.185<A href="#@net:MYLED_c_3:R15C28B.Q0:98.PADDO:3.185">     R15C28B.Q0 to 98.PADDO      </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     3.448       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    7.085   (55.0% logic, 45.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">CIC1/d_clk_88</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:CIC_out_clk">CIC_out_clk</A>

   Data Path Delay:     6.861ns  (56.8% logic, 43.2% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to SLICE_18 and
      6.861ns delay SLICE_18 to CIC_out_clk (totaling 8.759ns) meets
     10.000ns offset PLL1/PLLInst_0 to CIC_out_clk by 1.241ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R16C19A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R16C19A.CLK:1.898">     RPLL.CLKOP to R16C19A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R16C19A.CLK,R16C19A.Q0,SLICE_18:ROUTE, 2.961,R16C19A.Q0,125.PADDO,CIC_out_clk_c:DOPAD_DEL, 3.448,125.PADDO,125.PAD,CIC_out_clk">Data path</A> SLICE_18 to CIC_out_clk:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C19A.CLK to     R16C19A.Q0 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.961<A href="#@net:CIC_out_clk_c:R16C19A.Q0:125.PADDO:2.961">     R16C19A.Q0 to 125.PADDO     </A> <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>
DOPAD_DEL   ---     3.448      125.PADDO to        125.PAD <A href="#@comp:CIC_out_clk">CIC_out_clk</A>
                  --------
                    6.861   (56.8% logic, 43.2% route), 2 logic levels.


Passed:  The following path meets requirements by 1.413ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_586">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     6.689ns  (58.3% logic, 41.7% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to PWM1/SLICE_586 and
      6.689ns delay PWM1/SLICE_586 to PWMOut (totaling 8.587ns) meets
     10.000ns offset PLL1/PLLInst_0 to PWMOut by 1.413ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R17C21D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C21D.CLK:1.898">     RPLL.CLKOP to R17C21D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R17C21D.CLK,R17C21D.Q0,PWM1/SLICE_586:ROUTE, 2.789,R17C21D.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 3.448,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_586 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 <A href="#@comp:PWM1/SLICE_586">PWM1/SLICE_586</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.789<A href="#@net:PWMOut_c:R17C21D.Q0:43.PADDO:2.789">     R17C21D.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    6.689   (58.3% logic, 41.7% route), 2 logic levels.

Report:    9.306ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_577">Mixer1/MixerOutSin_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>

   Data Path Delay:     5.348ns  (67.5% logic, 32.5% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_577 and
      5.348ns delay Mixer1/SLICE_577 to MixerOutSin[0] (totaling 7.099ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[0] by 7.099ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R12C18D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R12C18D.CLK:1.751">     RPLL.CLKOP to R12C18D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R12C18D.CLK,R12C18D.Q0,Mixer1/SLICE_577:ROUTE, 1.736,R12C18D.Q0,128.PADDO,MixerOutSin_c_0:DOPAD_DEL, 3.220,128.PADDO,128.PAD,MixerOutSin[0]">Data path</A> Mixer1/SLICE_577 to MixerOutSin[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R12C18D.CLK to     R12C18D.Q0 <A href="#@comp:Mixer1/SLICE_577">Mixer1/SLICE_577</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     1.736<A href="#@net:MixerOutSin_c_0:R12C18D.Q0:128.PADDO:1.736">     R12C18D.Q0 to 128.PADDO     </A> <A href="#@net:MixerOutSin_c_0">MixerOutSin_c_0</A>
DOPAD_DEL   ---     3.220      128.PADDO to        128.PAD <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>
                  --------
                    5.348   (67.5% logic, 32.5% route), 2 logic levels.


Passed:  The following path meets requirements by 7.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_579">Mixer1/MixerOutSin_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>

   Data Path Delay:     5.440ns  (66.4% logic, 33.6% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_579 and
      5.440ns delay Mixer1/SLICE_579 to MixerOutSin[5] (totaling 7.191ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[5] by 7.191ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R17C18A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R17C18A.CLK:1.751">     RPLL.CLKOP to R17C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R17C18A.CLK,R17C18A.Q1,Mixer1/SLICE_579:ROUTE, 1.828,R17C18A.Q1,52.PADDO,MixerOutSin_c_5:DOPAD_DEL, 3.220,52.PADDO,52.PAD,MixerOutSin[5]">Data path</A> Mixer1/SLICE_579 to MixerOutSin[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R17C18A.CLK to     R17C18A.Q1 <A href="#@comp:Mixer1/SLICE_579">Mixer1/SLICE_579</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.828<A href="#@net:MixerOutSin_c_5:R17C18A.Q1:52.PADDO:1.828">     R17C18A.Q1 to 52.PADDO      </A> <A href="#@net:MixerOutSin_c_5">MixerOutSin_c_5</A>
DOPAD_DEL   ---     3.220       52.PADDO to         52.PAD <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>
                  --------
                    5.440   (66.4% logic, 33.6% route), 2 logic levels.


Passed:  The following path meets requirements by 7.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_579">Mixer1/MixerOutSin_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>

   Data Path Delay:     5.467ns  (66.1% logic, 33.9% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_579 and
      5.467ns delay Mixer1/SLICE_579 to MixerOutSin[4] (totaling 7.218ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[4] by 7.218ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R17C18A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R17C18A.CLK:1.751">     RPLL.CLKOP to R17C18A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R17C18A.CLK,R17C18A.Q0,Mixer1/SLICE_579:ROUTE, 1.855,R17C18A.Q0,50.PADDO,MixerOutSin_c_4:DOPAD_DEL, 3.220,50.PADDO,50.PAD,MixerOutSin[4]">Data path</A> Mixer1/SLICE_579 to MixerOutSin[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R17C18A.CLK to     R17C18A.Q0 <A href="#@comp:Mixer1/SLICE_579">Mixer1/SLICE_579</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.855<A href="#@net:MixerOutSin_c_4:R17C18A.Q0:50.PADDO:1.855">     R17C18A.Q0 to 50.PADDO      </A> <A href="#@net:MixerOutSin_c_4">MixerOutSin_c_4</A>
DOPAD_DEL   ---     3.220       50.PADDO to         50.PAD <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>
                  --------
                    5.467   (66.1% logic, 33.9% route), 2 logic levels.


Passed:  The following path meets requirements by 7.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_578">Mixer1/MixerOutSin_i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>

   Data Path Delay:     5.549ns  (65.1% logic, 34.9% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_578 and
      5.549ns delay Mixer1/SLICE_578 to MixerOutSin[3] (totaling 7.300ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[3] by 7.300ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R17C18D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_578:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R17C18D.CLK:1.751">     RPLL.CLKOP to R17C18D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R17C18D.CLK,R17C18D.Q1,Mixer1/SLICE_578:ROUTE, 1.937,R17C18D.Q1,45.PADDO,MixerOutSin_c_3:DOPAD_DEL, 3.220,45.PADDO,45.PAD,MixerOutSin[3]">Data path</A> Mixer1/SLICE_578 to MixerOutSin[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R17C18D.CLK to     R17C18D.Q1 <A href="#@comp:Mixer1/SLICE_578">Mixer1/SLICE_578</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.937<A href="#@net:MixerOutSin_c_3:R17C18D.Q1:45.PADDO:1.937">     R17C18D.Q1 to 45.PADDO      </A> <A href="#@net:MixerOutSin_c_3">MixerOutSin_c_3</A>
DOPAD_DEL   ---     3.220       45.PADDO to         45.PAD <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>
                  --------
                    5.549   (65.1% logic, 34.9% route), 2 logic levels.


Passed:  The following path meets requirements by 7.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_127">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     5.604ns  (64.5% logic, 35.5% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to SLICE_127 and
      5.604ns delay SLICE_127 to DiffOut (totaling 7.355ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 7.355ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R6C26A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R6C26A.CLK:1.751">     RPLL.CLKOP to R6C26A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R6C26A.CLK,R6C26A.Q0,SLICE_127:ROUTE, 1.992,R6C26A.Q0,127.PADDO,DiffOut_c:DOPAD_DEL, 3.220,127.PADDO,127.PAD,DiffOut">Data path</A> SLICE_127 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R6C26A.CLK to      R6C26A.Q0 <A href="#@comp:SLICE_127">SLICE_127</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     1.992<A href="#@net:DiffOut_c:R6C26A.Q0:127.PADDO:1.992">      R6C26A.Q0 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.220      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    5.604   (64.5% logic, 35.5% route), 2 logic levels.


Passed:  The following path meets requirements by 7.391ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_578">Mixer1/MixerOutSin_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>

   Data Path Delay:     5.640ns  (64.0% logic, 36.0% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_578 and
      5.640ns delay Mixer1/SLICE_578 to MixerOutSin[2] (totaling 7.391ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[2] by 7.391ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R17C18D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_578:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R17C18D.CLK:1.751">     RPLL.CLKOP to R17C18D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R17C18D.CLK,R17C18D.Q0,Mixer1/SLICE_578:ROUTE, 2.028,R17C18D.Q0,47.PADDO,MixerOutSin_c_2:DOPAD_DEL, 3.220,47.PADDO,47.PAD,MixerOutSin[2]">Data path</A> Mixer1/SLICE_578 to MixerOutSin[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R17C18D.CLK to     R17C18D.Q0 <A href="#@comp:Mixer1/SLICE_578">Mixer1/SLICE_578</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.028<A href="#@net:MixerOutSin_c_2:R17C18D.Q0:47.PADDO:2.028">     R17C18D.Q0 to 47.PADDO      </A> <A href="#@net:MixerOutSin_c_2">MixerOutSin_c_2</A>
DOPAD_DEL   ---     3.220       47.PADDO to         47.PAD <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>
                  --------
                    5.640   (64.0% logic, 36.0% route), 2 logic levels.


Passed:  The following path meets requirements by 7.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_577">Mixer1/MixerOutSin_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>

   Data Path Delay:     5.792ns  (62.4% logic, 37.6% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_577 and
      5.792ns delay Mixer1/SLICE_577 to MixerOutSin[1] (totaling 7.543ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[1] by 7.543ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R12C18D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R12C18D.CLK:1.751">     RPLL.CLKOP to R12C18D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R12C18D.CLK,R12C18D.Q1,Mixer1/SLICE_577:ROUTE, 2.180,R12C18D.Q1,121.PADDO,MixerOutSin_c_1:DOPAD_DEL, 3.220,121.PADDO,121.PAD,MixerOutSin[1]">Data path</A> Mixer1/SLICE_577 to MixerOutSin[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R12C18D.CLK to     R12C18D.Q1 <A href="#@comp:Mixer1/SLICE_577">Mixer1/SLICE_577</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.180<A href="#@net:MixerOutSin_c_1:R12C18D.Q1:121.PADDO:2.180">     R12C18D.Q1 to 121.PADDO     </A> <A href="#@net:MixerOutSin_c_1">MixerOutSin_c_1</A>
DOPAD_DEL   ---     3.220      121.PADDO to        121.PAD <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>
                  --------
                    5.792   (62.4% logic, 37.6% route), 2 logic levels.


Passed:  The following path meets requirements by 7.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_586">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     6.001ns  (60.2% logic, 39.8% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to PWM1/SLICE_586 and
      6.001ns delay PWM1/SLICE_586 to PWMOut (totaling 7.752ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 7.752ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R17C21D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R17C21D.CLK:1.751">     RPLL.CLKOP to R17C21D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R17C21D.CLK,R17C21D.Q0,PWM1/SLICE_586:ROUTE, 2.389,R17C21D.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 3.220,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_586 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R17C21D.CLK to     R17C21D.Q0 <A href="#@comp:PWM1/SLICE_586">PWM1/SLICE_586</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.389<A href="#@net:PWMOut_c:R17C21D.Q0:43.PADDO:2.389">     R17C21D.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.220       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    6.001   (60.2% logic, 39.8% route), 2 logic levels.


Passed:  The following path meets requirements by 7.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">CIC1/d_clk_88</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:CIC_out_clk">CIC_out_clk</A>

   Data Path Delay:     6.166ns  (58.6% logic, 41.4% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to SLICE_18 and
      6.166ns delay SLICE_18 to CIC_out_clk (totaling 7.917ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to CIC_out_clk by 7.917ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R16C19A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R16C19A.CLK:1.751">     RPLL.CLKOP to R16C19A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R16C19A.CLK,R16C19A.Q0,SLICE_18:ROUTE, 2.554,R16C19A.Q0,125.PADDO,CIC_out_clk_c:DOPAD_DEL, 3.220,125.PADDO,125.PAD,CIC_out_clk">Data path</A> SLICE_18 to CIC_out_clk:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R16C19A.CLK to     R16C19A.Q0 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.554<A href="#@net:CIC_out_clk_c:R16C19A.Q0:125.PADDO:2.554">     R16C19A.Q0 to 125.PADDO     </A> <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>
DOPAD_DEL   ---     3.220      125.PADDO to        125.PAD <A href="#@comp:CIC_out_clk">CIC_out_clk</A>
                  --------
                    6.166   (58.6% logic, 41.4% route), 2 logic levels.


Passed:  The following path meets requirements by 8.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_823">CIC1/d_out_i0_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     6.255ns  (57.7% logic, 42.3% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to CIC1/SLICE_823 and
      6.255ns delay CIC1/SLICE_823 to MYLED[1] (totaling 8.006ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[1] by 8.006ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R15C28B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       526     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R15C28B.CLK:1.751">     RPLL.CLKOP to R15C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R15C28B.CLK,R15C28B.Q0,CIC1/SLICE_823:ROUTE, 2.643,R15C28B.Q0,98.PADDO,MYLED_c_3:DOPAD_DEL, 3.220,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1/SLICE_823 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R15C28B.CLK to     R15C28B.Q0 <A href="#@comp:CIC1/SLICE_823">CIC1/SLICE_823</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.643<A href="#@net:MYLED_c_3:R15C28B.Q0:98.PADDO:2.643">     R15C28B.Q0 to 98.PADDO      </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     3.220       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    6.255   (57.7% logic, 42.3% route), 2 logic levels.

Report:    7.099ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |  120.000 MHz|  108.707 MHz|  33 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 10.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    10.000 ns|     9.306 ns|   2  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 10.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     7.099 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
CIC1/n1222                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1223                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1224                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1225                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1226                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1227                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1228                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1229                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1230                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1231                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1232                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1233                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1234                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1235                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1236                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1237                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1238                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1239                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1240                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1241                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1242                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1243                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1244                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1245                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1246                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1247                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1248                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1249                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1250                              |       1|       4|     40.00%
                                        |        |        |
CIC1/n1251                              |       1|       4|     40.00%
                                        |        |        |
CIC1/d2_0                               |       4|       4|     40.00%
                                        |        |        |
CIC1/n1092                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1093                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1094                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1095                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1096                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1097                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1098                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1099                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1100                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1101                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1102                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1103                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1104                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1105                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1106                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1107                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1108                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1109                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1110                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1111                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1112                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1113                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1114                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1115                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1116                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1117                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1118                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1119                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1120                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1121                              |       1|       3|     30.00%
                                        |        |        |
CIC1/n1053                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1054                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1055                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1056                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1036                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1037                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1057                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1038                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1058                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1039                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1040                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1043                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1044                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1045                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1091                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1122                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1252                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1503                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1373_adj_2374                     |       1|       2|     20.00%
                                        |        |        |
CIC1/n1048                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1052                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1051                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1029                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1050                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1049                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1047                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1046                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1042                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1041                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1035                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1034                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1033                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1030                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1032                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1031                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1028                              |       1|       2|     20.00%
                                        |        |        |
CIC1/n1027                              |       1|       2|     20.00%
                                        |        |        |
CIC1/d6_0                               |       2|       2|     20.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 526
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: SLICE_597.Q0   Loads: 25
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 10  Score: 6862
Cumulative negative slack: 6862

Constraints cover 40175 paths, 1 nets, and 3725 connections (93.97% coverage)

