Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 21:34:41 2023
| Host         : SACHINNAIRA924 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CLA_4bits_control_sets_placed.rpt
| Design       : CLA_4bits
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              10 |           10 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           |               | r1/Q_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |               | r1/Q_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  r1/Q_reg[1]_LDC_i_1_n_0 |               | r1/Q_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  r1/Q_reg[0]_LDC_i_1_n_0 |               | r1/Q_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  r1/Q_reg[4]_LDC_i_1_n_0 |               | r1/Q_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  r1/Q_reg[2]_LDC_i_1_n_0 |               | r1/Q_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  r1/Q_reg[3]_LDC_i_1_n_0 |               | r1/Q_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+


