INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/powerpcfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerpcfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/mpc106fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpc106fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/chip_select_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_select_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/data_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/2mx9_sdramfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx9_sdramfsm
WARNING: [VRFC 10-3507] macro 'S1' redefined [C:/Users/Kayn/Downloads/lab3/2mx9_sdramfsm.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_powerpcfsm_0_0/sim/powerPCItoSDRAM_powerpcfsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_powerpcfsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mpc106fsm_0_0/sim/powerPCItoSDRAM_mpc106fsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_mpc106fsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_chip_select_splitter_0_0/sim/powerPCItoSDRAM_chip_select_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_chip_select_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_data_splitter_0_0/sim/powerPCItoSDRAM_data_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_data_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mx9_sdramfsm_0_0/sim/powerPCItoSDRAM_mx9_sdramfsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_mx9_sdramfsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.ip_user_files/bd/powerPCItoSDRAM/sim/powerPCItoSDRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab03/project_1/project_1.srcs/sources_1/bd/powerPCItoSDRAM/hdl/powerPCItoSDRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerPCItoSDRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/lab3/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
