// Seed: 4104940064
module module_0;
  assign id_1 = ~id_1;
  supply0 id_2;
  tri id_3;
  assign id_1 = id_2 && !id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    output supply0 id_7
    , id_10,
    output wor id_8
);
  assign id_10 = -id_0;
  module_0();
  wire id_11;
endmodule
module module_2 (
    output supply1 id_0,
    output tri id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    input wire id_7,
    output tri1 id_8
);
  uwire id_10;
  assign id_10 = 1;
  module_0();
endmodule
